Fitter report for sdram_instrCacheEnabled_dataCacheEnabled
Wed Apr 27 20:36:12 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Apr 27 20:36:12 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; sdram_instrCacheEnabled_dataCacheEnabled    ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 5,539 / 32,070 ( 17 % )                     ;
; Total registers                 ; 10379                                       ;
; Total pins                      ; 126 / 457 ( 28 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,186,368 / 4,065,280 ( 54 % )              ;
; Total RAM Blocks                ; 289 / 397 ( 73 % )                          ;
; Total DSP Blocks                ; 6 / 87 ( 7 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.9%      ;
;     Processor 3            ;  10.7%      ;
;     Processor 4            ;  10.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; AX               ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                            ; RESULTA          ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[0]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[1]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[3]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[7]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[8]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[10]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[11]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[12]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_bank[0]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_bank[1]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[0]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[1]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[2]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[3]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[4]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[5]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[6]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[7]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[8]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[9]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[10]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[11]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[12]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[13]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[14]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[15]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_dqm[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_dqm[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[10]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[11]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[12]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[13]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[14]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; system:u0|system_sdram_controller:sdram_controller|za_data[15]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[0]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[5]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[8]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[20]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[21]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[23]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[25]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[26]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[30]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[30]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_0|icounter[31]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_0|icounter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[5]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[16]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[16]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[22]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[25]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[26]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|Counter:custom_counter_1|icounter[31]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|Counter:custom_counter_1|icounter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|ParallelPort:led_0|iRegPort[7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|ParallelPort:led_0|iRegPort[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|ParallelPort:led_1|iRegPort[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|ParallelPort:led_1|iRegPort[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|ParallelPort:led_1|iRegPort[5]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|ParallelPort:led_1|iRegPort[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|ParallelPort:led_1|iRegPort[6]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|ParallelPort:led_1|iRegPort[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|ParallelPort:led_1|iflag                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|ParallelPort:led_1|iflag~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|ParallelPort:shared_pio|iflag                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|ParallelPort:shared_pio|iflag~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system:u0|altera_avalon_mailbox:shared_mailbox|command_reg[11]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|altera_avalon_mailbox:shared_mailbox|command_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|altera_avalon_mailbox:shared_mailbox|command_reg[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|altera_avalon_mailbox:shared_mailbox|command_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|altera_avalon_mailbox:shared_mailbox|command_reg[25]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|altera_avalon_mailbox:shared_mailbox|command_reg[25]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|altera_avalon_mailbox:shared_mailbox|command_reg[27]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|altera_avalon_mailbox:shared_mailbox|command_reg[27]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|altera_avalon_mailbox:shared_mailbox|pointer_reg[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|altera_avalon_mailbox:shared_mailbox|pointer_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; system:u0|altera_avalon_mailbox:shared_mailbox|pointer_reg[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|altera_avalon_mailbox:shared_mailbox|pointer_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|altera_avalon_mailbox:shared_mailbox|pointer_reg[14]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|altera_avalon_mailbox:shared_mailbox|pointer_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_ctrl_ld_bypass~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_ctrl_ld_signed~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_wb_rd_addr_starting~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_wr_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_inst_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[13]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[16]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[16]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[19]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[19]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[23]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[23]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[26]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_baddr[26]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_byte_en[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_ctrl_b_is_dst~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[23]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[26]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_bht_data[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_bht_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_extra_pc[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_extra_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_extra_pc[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_extra_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_iw[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_pc[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_pc[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_pc[21]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[12]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[16]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_alu_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_pc_plus_one[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_pc_plus_one[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_rot_pass2                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_st_data[6]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|W_ienable_reg_irq0                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|W_ienable_reg_irq0~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|W_ienable_reg_irq2                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|W_ienable_reg_irq2~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_address_line_field[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_address_offset_field[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_address_tag_field[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_byteenable[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_writedata[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|address[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|address[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_avalon_reg:the_system_CPU_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_avalon_reg:the_system_CPU_0_cpu_nios2_avalon_reg|oci_ienable[27]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|MonDReg[21]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_fill_has_started~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_xfer_wr_starting                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_xfer_wr_starting~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[9]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[12]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_baddr[25]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_byte_en[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_st_data[2]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_st_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_ctrl_b_is_dst~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw[23]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw[29]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_compare_op[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_compare_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_compare_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_extra_pc[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_extra_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_pc[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_pc[23]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[20]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_alu_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_dst_regnum[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_dst_regnum[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_pc_plus_one[11]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_pc_plus_one[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_rot_sel_fill1                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_rot_sel_fill1~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_st_data[17]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_st_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|W_mem_baddr[10]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|W_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[8]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[11]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[12]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[17]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[17]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_avalon_reg:the_system_CPU_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_avalon_reg:the_system_CPU_1_cpu_nios2_avalon_reg|oci_ienable[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|waitrequest                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_0[26]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_0[26]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[16]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[16]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[21]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[21]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[22]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[22]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[25]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[25]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_1[27]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_1[27]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_2[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_2[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_2[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_2[13]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_2[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_2[15]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_2[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_2[21]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_2[21]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_2[25]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_2[25]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_3[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_3[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_3[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_3[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_3[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_3[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_3[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_3[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_3[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_3[13]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_3[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_3[14]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_3[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|event_counter_3[16]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|event_counter_3[16]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|readdata[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|readdata[2]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_0[13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_0[20]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_0[20]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_0[26]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_0[26]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_0[34]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_0[34]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[1]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[7]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[7]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[14]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[16]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[23]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[23]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[25]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[28]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[28]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[33]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[33]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[35]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[35]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[36]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[36]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[41]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[41]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[43]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[43]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[51]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[51]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[53]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[53]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[55]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[55]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_1[57]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_1[57]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[12]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[24]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[24]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[31]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[33]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[33]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[35]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[35]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[36]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[36]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[55]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[55]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_2[62]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_2[62]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[13]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[15]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[22]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[22]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[29]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[29]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[34]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[34]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[37]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[37]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[41]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[41]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[42]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[42]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[45]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[45]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[46]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[46]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[54]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[54]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_0|time_counter_3[63]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_0|time_counter_3[63]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_0[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_0[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_0[21]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_0[21]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_0[25]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_0[25]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_0[31]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_1[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_1[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_1[17]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_1[17]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_2[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_2[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_2[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_2[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_2[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_2[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_2[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_2[15]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_2[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_2[25]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_2[25]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_2[26]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_2[26]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_2[31]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_3[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_3[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_3[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_3[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_3[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_3[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_3[12]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_3[12]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_3[15]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_3[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|event_counter_3[17]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|event_counter_3[17]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[15]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[17]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[17]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[23]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[23]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[24]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[24]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[26]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[26]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[31]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[35]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[35]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[37]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[37]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[43]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[43]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[44]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[44]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[47]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[47]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[57]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[57]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[60]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[60]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_0[63]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_0[63]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[11]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[15]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[23]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[23]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[25]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[34]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[34]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[37]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[37]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[41]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[41]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[61]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[61]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_1[63]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_1[63]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_2[12]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_2[12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_2[25]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_2[25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_2[34]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_2[34]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_2[36]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_2[36]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_2[47]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_2[47]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_2[51]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_2[51]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[22]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[22]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[25]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[27]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[27]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[36]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[36]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[41]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[41]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[43]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[43]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[47]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[47]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[48]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[48]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[51]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[51]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[55]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[55]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_PERC_0:perc_1|time_counter_3[57]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_PERC_0:perc_1|time_counter_3[57]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|ien_AF                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|ien_AF~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perc_0_control_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perc_0_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][89]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_receiver_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_receiver_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_receiver_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_receiver_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s1_agent_rdata_fifo|mem[0][8]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s1_agent_rdata_fifo|mem[0][9]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|av_readdata_pre[23]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[11]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[14]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[22]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[23]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[23]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[25]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_readdata_pre[25]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_1_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_1_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perc_1_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perc_1_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_receiver_translator|wait_latency_counter[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_receiver_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator|av_readdata_pre[15]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator|av_readdata_pre[15]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator|read_latency_shift_reg[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_pio_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_pio_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter|address_reg[2]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter|data_reg[3]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter|data_reg[3]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|packet_in_progress                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_008|saved_grant[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_008|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; system:u0|system_pio_0:pio_0|data_out[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_pio_0:pio_0|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|active_addr[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_sdram_controller:sdram_controller|active_addr[14]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|i_state.010                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_sdram_controller:sdram_controller|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|i_state.011                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_sdram_controller:sdram_controller|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; system:u0|system_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_sdram_controller:sdram_controller|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system:u0|system_shared_mutex_PIO:shared_mutex_pio|mutex_value[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_shared_mutex_PIO:shared_mutex_pio|mutex_value[14]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; system:u0|system_timer_0:timer_0|counter_is_running                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|counter_is_running~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[17]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[19]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[20]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[25]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[28]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[28]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_0|internal_counter[30]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_0|period_h_register[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|period_h_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_0|period_h_register[10]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_0|period_h_register[10]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system:u0|system_timer_0:timer_1|internal_counter[14]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|internal_counter[17]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|internal_counter[19]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|internal_counter[23]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|internal_counter[25]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|internal_counter[26]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|period_h_register[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|period_h_register[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|period_h_register[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|period_h_register[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|period_l_register[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system:u0|system_timer_0:timer_1|period_l_register[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; system:u0|system_timer_0:timer_1|period_l_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                       ;
+-----------------------------+-------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Name                        ; Ignored Entity          ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source             ;
+-----------------------------+-------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Location                    ;                         ;              ; ADC_CS_N            ; PIN_AJ4                         ; QSF Assignment             ;
; Location                    ;                         ;              ; ADC_DIN             ; PIN_AK4                         ; QSF Assignment             ;
; Location                    ;                         ;              ; ADC_DOUT            ; PIN_AK3                         ; QSF Assignment             ;
; Location                    ;                         ;              ; ADC_SCLK            ; PIN_AK2                         ; QSF Assignment             ;
; Location                    ;                         ;              ; AUD_ADCDAT          ; PIN_K7                          ; QSF Assignment             ;
; Location                    ;                         ;              ; AUD_ADCLRCK         ; PIN_K8                          ; QSF Assignment             ;
; Location                    ;                         ;              ; AUD_BCLK            ; PIN_H7                          ; QSF Assignment             ;
; Location                    ;                         ;              ; AUD_DACDAT          ; PIN_J7                          ; QSF Assignment             ;
; Location                    ;                         ;              ; AUD_DACLRCK         ; PIN_H8                          ; QSF Assignment             ;
; Location                    ;                         ;              ; AUD_XCK             ; PIN_G7                          ; QSF Assignment             ;
; Location                    ;                         ;              ; CLOCK2_50           ; PIN_AA16                        ; QSF Assignment             ;
; Location                    ;                         ;              ; CLOCK3_50           ; PIN_Y26                         ; QSF Assignment             ;
; Location                    ;                         ;              ; CLOCK4_50           ; PIN_K14                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR0          ; PIN_AK14                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR1          ; PIN_AH14                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR10         ; PIN_AG12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR11         ; PIN_AH13                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR12         ; PIN_AJ14                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR2          ; PIN_AG15                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR3          ; PIN_AE14                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR4          ; PIN_AB15                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR5          ; PIN_AC14                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR6          ; PIN_AD14                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR7          ; PIN_AF15                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR8          ; PIN_AH15                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_ADDR9          ; PIN_AG13                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_BA0            ; PIN_AF13                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_BA1            ; PIN_AJ12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ0            ; PIN_AK6                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ1            ; PIN_AJ7                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ10           ; PIN_AJ9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ11           ; PIN_AH9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ12           ; PIN_AH8                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ13           ; PIN_AH7                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ14           ; PIN_AJ6                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ15           ; PIN_AJ5                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ2            ; PIN_AK7                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ3            ; PIN_AK8                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ4            ; PIN_AK9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ5            ; PIN_AG10                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ6            ; PIN_AK11                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ7            ; PIN_AJ11                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ8            ; PIN_AH10                        ; QSF Assignment             ;
; Location                    ;                         ;              ; DRAM_DQ9            ; PIN_AJ10                        ; QSF Assignment             ;
; Location                    ;                         ;              ; FPGA_I2C_SCLK       ; PIN_J12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; FPGA_I2C_SDAT       ; PIN_K12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D0           ; PIN_AC18                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D1           ; PIN_Y17                         ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D10          ; PIN_AH18                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D11          ; PIN_AH17                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D12          ; PIN_AG16                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D13          ; PIN_AE16                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D14          ; PIN_AF16                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D15          ; PIN_AG17                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D16          ; PIN_AA18                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D17          ; PIN_AA19                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D18          ; PIN_AE17                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D19          ; PIN_AC20                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D2           ; PIN_AD17                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D20          ; PIN_AH19                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D21          ; PIN_AJ20                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D22          ; PIN_AH20                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D23          ; PIN_AK21                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D24          ; PIN_AD19                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D25          ; PIN_AD20                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D26          ; PIN_AE18                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D27          ; PIN_AE19                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D28          ; PIN_AF20                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D29          ; PIN_AF21                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D3           ; PIN_Y18                         ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D30          ; PIN_AF19                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D31          ; PIN_AG21                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D32          ; PIN_AF18                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D33          ; PIN_AG20                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D34          ; PIN_AG18                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D35          ; PIN_AJ21                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D4           ; PIN_AK16                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D5           ; PIN_AK18                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D6           ; PIN_AK19                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D7           ; PIN_AJ19                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D8           ; PIN_AJ17                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_0_D9           ; PIN_AJ16                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D0           ; PIN_AB17                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D1           ; PIN_AA21                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D10          ; PIN_AG26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D11          ; PIN_AH24                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D12          ; PIN_AH27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D13          ; PIN_AJ27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D14          ; PIN_AK29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D15          ; PIN_AK28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D16          ; PIN_AK27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D17          ; PIN_AJ26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D18          ; PIN_AK26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D19          ; PIN_AH25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D2           ; PIN_AB21                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D20          ; PIN_AJ25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D21          ; PIN_AJ24                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D22          ; PIN_AK24                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D23          ; PIN_AG23                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D24          ; PIN_AK23                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D25          ; PIN_AH23                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D26          ; PIN_AK22                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D27          ; PIN_AJ22                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D28          ; PIN_AH22                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D29          ; PIN_AG22                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D3           ; PIN_AC23                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D30          ; PIN_AF24                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D31          ; PIN_AF23                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D32          ; PIN_AE22                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D33          ; PIN_AD21                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D34          ; PIN_AA20                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D35          ; PIN_AC22                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D4           ; PIN_AD24                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D5           ; PIN_AE23                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D6           ; PIN_AE24                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D7           ; PIN_AF25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D8           ; PIN_AF26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; GPIO_1_D9           ; PIN_AG25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N0             ; PIN_AE26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N1             ; PIN_AE27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N2             ; PIN_AE28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N3             ; PIN_AG27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N4             ; PIN_AF28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N5             ; PIN_AG28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N6             ; PIN_AH28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N[0]           ; PIN_AE26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N[1]           ; PIN_AE27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N[2]           ; PIN_AE28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N[3]           ; PIN_AG27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N[4]           ; PIN_AF28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N[5]           ; PIN_AG28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX0_N[6]           ; PIN_AH28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N0             ; PIN_AJ29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N1             ; PIN_AH29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N2             ; PIN_AH30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N3             ; PIN_AG30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N4             ; PIN_AF29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N5             ; PIN_AF30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N6             ; PIN_AD27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N[0]           ; PIN_AJ29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N[1]           ; PIN_AH29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N[2]           ; PIN_AH30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N[3]           ; PIN_AG30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N[4]           ; PIN_AF29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N[5]           ; PIN_AF30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX1_N[6]           ; PIN_AD27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N0             ; PIN_AB23                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N1             ; PIN_AE29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N2             ; PIN_AD29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N3             ; PIN_AC28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N4             ; PIN_AD30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N5             ; PIN_AC29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N6             ; PIN_AC30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N[0]           ; PIN_AB23                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N[1]           ; PIN_AE29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N[2]           ; PIN_AD29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N[3]           ; PIN_AC28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N[4]           ; PIN_AD30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N[5]           ; PIN_AC29                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX2_N[6]           ; PIN_AC30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N0             ; PIN_AD26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N1             ; PIN_AC27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N2             ; PIN_AD25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N3             ; PIN_AC25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N4             ; PIN_AB28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N5             ; PIN_AB25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N6             ; PIN_AB22                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N[0]           ; PIN_AD26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N[1]           ; PIN_AC27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N[2]           ; PIN_AD25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N[3]           ; PIN_AC25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N[4]           ; PIN_AB28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N[5]           ; PIN_AB25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX3_N[6]           ; PIN_AB22                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N0             ; PIN_AA24                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N1             ; PIN_Y23                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N2             ; PIN_Y24                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N3             ; PIN_W22                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N4             ; PIN_W24                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N5             ; PIN_V23                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N6             ; PIN_W25                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N[0]           ; PIN_AA24                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N[1]           ; PIN_Y23                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N[2]           ; PIN_Y24                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N[3]           ; PIN_W22                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N[4]           ; PIN_W24                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N[5]           ; PIN_V23                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX4_N[6]           ; PIN_W25                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N0             ; PIN_V25                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N1             ; PIN_AA28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N2             ; PIN_Y27                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N3             ; PIN_AB27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N4             ; PIN_AB26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N5             ; PIN_AA26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N6             ; PIN_AA25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N[0]           ; PIN_V25                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N[1]           ; PIN_AA28                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N[2]           ; PIN_Y27                         ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N[3]           ; PIN_AB27                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N[4]           ; PIN_AB26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N[5]           ; PIN_AA26                        ; QSF Assignment             ;
; Location                    ;                         ;              ; HEX5_N[6]           ; PIN_AA25                        ; QSF Assignment             ;
; Location                    ;                         ;              ; IRDA_RXD            ; PIN_AA30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; IRDA_TXD            ; PIN_AB30                        ; QSF Assignment             ;
; Location                    ;                         ;              ; KEY_N0              ; PIN_AA14                        ; QSF Assignment             ;
; Location                    ;                         ;              ; KEY_N1              ; PIN_AA15                        ; QSF Assignment             ;
; Location                    ;                         ;              ; KEY_N2              ; PIN_W15                         ; QSF Assignment             ;
; Location                    ;                         ;              ; KEY_N3              ; PIN_Y16                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_0              ; PIN_V16                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_1              ; PIN_W16                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_2              ; PIN_V17                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_3              ; PIN_V18                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_4              ; PIN_W17                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_5              ; PIN_W19                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_6              ; PIN_Y19                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_7              ; PIN_W20                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_8              ; PIN_W21                         ; QSF Assignment             ;
; Location                    ;                         ;              ; LEDR_9              ; PIN_Y21                         ; QSF Assignment             ;
; Location                    ;                         ;              ; PS2_CLK             ; PIN_AD7                         ; QSF Assignment             ;
; Location                    ;                         ;              ; PS2_CLK2            ; PIN_AD9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; PS2_DAT             ; PIN_AE7                         ; QSF Assignment             ;
; Location                    ;                         ;              ; PS2_DAT2            ; PIN_AE9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[0]               ; PIN_AB12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[1]               ; PIN_AC12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[2]               ; PIN_AF9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[3]               ; PIN_AF10                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[4]               ; PIN_AD11                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[5]               ; PIN_AD12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[6]               ; PIN_AE11                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[7]               ; PIN_AC9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[8]               ; PIN_AD10                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW[9]               ; PIN_AE12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_0                ; PIN_AB12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_1                ; PIN_AC12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_2                ; PIN_AF9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_3                ; PIN_AF10                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_4                ; PIN_AD11                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_5                ; PIN_AD12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_6                ; PIN_AE11                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_7                ; PIN_AC9                         ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_8                ; PIN_AD10                        ; QSF Assignment             ;
; Location                    ;                         ;              ; SW_9                ; PIN_AE12                        ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_CLK27            ; PIN_H15                         ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA0            ; PIN_D2                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA1            ; PIN_B1                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA2            ; PIN_E2                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA3            ; PIN_B2                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA4            ; PIN_D1                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA5            ; PIN_E1                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA6            ; PIN_C2                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA7            ; PIN_B3                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA[0]          ; PIN_D2                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA[1]          ; PIN_B1                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA[2]          ; PIN_E2                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA[3]          ; PIN_B2                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA[4]          ; PIN_D1                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA[5]          ; PIN_E1                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA[6]          ; PIN_C2                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_DATA[7]          ; PIN_B3                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_HS               ; PIN_A5                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_RESET_N          ; PIN_F6                          ; QSF Assignment             ;
; Location                    ;                         ;              ; TD_VS               ; PIN_A3                          ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_BLANK_N         ; PIN_F10                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B[0]            ; PIN_B13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B[1]            ; PIN_G13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B[2]            ; PIN_H13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B[3]            ; PIN_F14                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B[4]            ; PIN_H14                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B[5]            ; PIN_F15                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B[6]            ; PIN_G15                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B[7]            ; PIN_J14                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B_0             ; PIN_B13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B_1             ; PIN_G13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B_2             ; PIN_H13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B_3             ; PIN_F14                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B_4             ; PIN_H14                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B_5             ; PIN_F15                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B_6             ; PIN_G15                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_B_7             ; PIN_J14                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_CLK             ; PIN_A11                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G[0]            ; PIN_J9                          ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G[1]            ; PIN_J10                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G[2]            ; PIN_H12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G[3]            ; PIN_G10                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G[4]            ; PIN_G11                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G[5]            ; PIN_G12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G[6]            ; PIN_F11                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G[7]            ; PIN_E11                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G_0             ; PIN_J9                          ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G_1             ; PIN_J10                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G_2             ; PIN_H12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G_3             ; PIN_G10                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G_4             ; PIN_G11                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G_5             ; PIN_G12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G_6             ; PIN_F11                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_G_7             ; PIN_E11                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_HS              ; PIN_B11                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R[0]            ; PIN_A13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R[1]            ; PIN_C13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R[2]            ; PIN_E13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R[3]            ; PIN_B12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R[4]            ; PIN_C12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R[5]            ; PIN_D12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R[6]            ; PIN_E12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R[7]            ; PIN_F13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R_0             ; PIN_A13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R_1             ; PIN_C13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R_2             ; PIN_E13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R_3             ; PIN_B12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R_4             ; PIN_C12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R_5             ; PIN_D12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R_6             ; PIN_E12                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_R_7             ; PIN_F13                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_SYNC_N          ; PIN_C10                         ; QSF Assignment             ;
; Location                    ;                         ;              ; VGA_VS              ; PIN_D11                         ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; ADC_CS_N            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; ADC_DIN             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; ADC_DOUT            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; ADC_SCLK            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; AUD_ADCDAT          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; AUD_ADCLRCK         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; AUD_BCLK            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; AUD_DACDAT          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; AUD_DACLRCK         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; AUD_XCK             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; CLOCK2_50           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; CLOCK3_50           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; CLOCK4_50           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR0          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR1          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR10         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR11         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR12         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR2          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR3          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR4          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR5          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR6          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR7          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR8          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_ADDR9          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_BA0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_BA1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ10           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ11           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ12           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ13           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ14           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ15           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ7            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ8            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; DRAM_DQ9            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; FPGA_I2C_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; FPGA_I2C_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D0           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D1           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D10          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D11          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D12          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D13          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D14          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D15          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D16          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D17          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D18          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D19          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D2           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D20          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D21          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D22          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D23          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D24          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D25          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D26          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D27          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D28          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D29          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D3           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D30          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D31          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D32          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D33          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D34          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D35          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D4           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D5           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D6           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D7           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D8           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_0_D9           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D0           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D1           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D10          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D11          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D12          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D13          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D14          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D15          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D16          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D17          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D18          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D19          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D2           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D20          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D21          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D22          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D23          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D24          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D25          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D26          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D27          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D28          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D29          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D3           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D30          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D31          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D32          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D33          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D34          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D35          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D4           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D5           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D6           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D7           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D8           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; GPIO_1_D9           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX0_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX1_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX2_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX3_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX4_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N[0]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N[1]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N[2]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N[3]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N[4]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N[5]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HEX5_N[6]           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR0      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR1      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR10     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR11     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR12     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR13     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR14     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR2      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR3      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR4      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR5      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR6      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR7      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR8      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR9      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_BA_0       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_BA_1       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_BA_2       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DM_0       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DM_1       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DM_2       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DM_3       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ0        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ1        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ10       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ11       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ12       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ13       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ14       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ15       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ16       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ17       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ18       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ19       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ2        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ20       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ21       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ22       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ23       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ24       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ25       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ26       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ27       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ28       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ29       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ3        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ30       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ31       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ4        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ5        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ6        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ7        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ8        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ9        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_N0     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_N1     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_N2     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_N3     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_P0     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_P1     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_P2     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_P3     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DATA0   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DATA1   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DATA2   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DATA3   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_DATA0   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_DATA1   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_DATA2   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_DATA3   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DATA0     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DATA1     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DATA2     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DATA3     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_GPIO[0]         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_GPIO[1]         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_GPIO_0_D        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_GPIO_1_D        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_DATA0        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_DATA1        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_DATA2        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_DATA3        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA0       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA1       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA2       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA3       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA4       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA5       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA6       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA7       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; IRDA_RXD            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; IRDA_TXD            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; KEY_N0              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; KEY_N1              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; KEY_N2              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; KEY_N3              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_0              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_1              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_2              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_3              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_4              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_5              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_6              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_7              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_8              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; LEDR_9              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; PS2_CLK             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; PS2_CLK2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; PS2_DAT             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; PS2_DAT2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[0]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[1]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[2]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[3]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[4]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[5]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[6]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[7]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[8]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW[9]               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_0                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_1                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_2                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_3                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_4                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_5                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_6                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_7                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_8                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; SW_9                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_CLK27            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA0            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA1            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA2            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA3            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA4            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA5            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA6            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA7            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA[0]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA[1]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA[2]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA[3]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA[4]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA[5]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA[6]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_DATA[7]          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_HS               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_RESET_N          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; TD_VS               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_BLANK_N         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B[0]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B[1]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B[2]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B[3]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B[4]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B[5]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B[6]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B[7]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B_0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B_1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B_2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B_3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B_4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B_5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B_6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_B_7             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_CLK             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G[0]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G[1]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G[2]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G[3]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G[4]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G[5]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G[6]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G[7]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G_0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G_1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G_2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G_3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G_4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G_5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G_6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_G_7             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_HS              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R[0]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R[1]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R[2]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R[3]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R[4]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R[5]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R[6]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R[7]            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R_0             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R_1             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R_2             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R_3             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R_4             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R_5             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R_6             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_R_7             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_SYNC_N          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level       ;              ; VGA_VS              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[0]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[10]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[11]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[12]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[13]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[14]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[15]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[1]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[2]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[3]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[4]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[5]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[6]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[7]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[8]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_controller ;              ; za_data[9]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[0]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[10]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[11]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[12]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[13]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[14]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[15]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[1]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[2]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[3]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[4]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[5]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[6]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[7]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[8]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_controller ;              ; m_data[9]           ; ON                              ; Compiler or HDL Assignment ;
+-----------------------------+-------------------------+--------------+---------------------+---------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19613 ) ; 0.00 % ( 0 / 19613 )       ; 0.00 % ( 0 / 19613 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19613 ) ; 0.00 % ( 0 / 19613 )       ; 0.00 % ( 0 / 19613 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 17975 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 280 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1334 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 24 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,539 / 32,070        ; 17 %  ;
; ALMs needed [=A-B+C]                                        ; 5,539                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,964 / 32,070        ; 22 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,683                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,137                 ;       ;
;         [c] ALMs used for registers                         ; 2,144                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,501 / 32,070        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 76 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 75                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 943 / 3,207           ; 29 %  ;
;     -- Logic LABs                                           ; 943                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 8,432                 ;       ;
;     -- 7 input functions                                    ; 61                    ;       ;
;     -- 6 input functions                                    ; 1,520                 ;       ;
;     -- 5 input functions                                    ; 1,375                 ;       ;
;     -- 4 input functions                                    ; 1,950                 ;       ;
;     -- <=3 input functions                                  ; 3,526                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,273                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 10,310                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 9,653 / 64,140        ; 15 %  ;
;         -- Secondary logic registers                        ; 657 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,867                 ;       ;
;         -- Routing optimization registers                   ; 443                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 126 / 457             ; 28 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 289 / 397             ; 73 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,186,368 / 4,065,280 ; 54 %  ;
; Total block memory implementation bits                      ; 2,959,360 / 4,065,280 ; 73 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 6 / 87                ; 7 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 7.2% / 7.3% / 6.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 26.0% / 27.3% / 26.6% ;       ;
; Maximum fan-out                                             ; 6605                  ;       ;
; Highest non-global fan-out                                  ; 2731                  ;       ;
; Total fan-out                                               ; 80878                 ;       ;
; Average fan-out                                             ; 3.72                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                   ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5169 / 32070 ( 16 % ) ; 109 / 32070 ( < 1 % ) ; 261 / 32070 ( < 1 % )          ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5169                  ; 109                   ; 261                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6313 / 32070 ( 20 % ) ; 120 / 32070 ( < 1 % ) ; 532 / 32070 ( 2 % )            ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2553                  ; 37                    ; 93                             ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2018                  ; 59                    ; 61                             ; 0                              ;
;         [c] ALMs used for registers                         ; 1742                  ; 24                    ; 378                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1220 / 32070 ( 4 % )  ; 11 / 32070 ( < 1 % )  ; 271 / 32070 ( < 1 % )          ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 76 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                     ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 75                    ; 0                     ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 863 / 3207 ( 27 % )   ; 17 / 3207 ( < 1 % )   ; 65 / 3207 ( 2 % )              ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 863                   ; 17                    ; 65                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 7991                  ; 158                   ; 283                            ; 0                              ;
;     -- 7 input functions                                    ; 59                    ; 2                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 1416                  ; 35                    ; 69                             ; 0                              ;
;     -- 5 input functions                                    ; 1253                  ; 36                    ; 86                             ; 0                              ;
;     -- 4 input functions                                    ; 1905                  ; 23                    ; 22                             ; 0                              ;
;     -- <=3 input functions                                  ; 3358                  ; 62                    ; 106                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1804                  ; 33                    ; 436                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 8590 / 64140 ( 13 % ) ; 122 / 64140 ( < 1 % ) ; 941 / 64140 ( 1 % )            ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 581 / 64140 ( < 1 % ) ; 12 / 64140 ( < 1 % )  ; 64 / 64140 ( < 1 % )           ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 8752                  ; 122                   ; 993                            ; 0                              ;
;         -- Routing optimization registers                   ; 419                   ; 12                    ; 12                             ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
;                                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 124                   ; 0                     ; 0                              ; 2                              ;
; I/O registers                                               ; 69                    ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                     ; 2178688               ; 0                     ; 7680                           ; 0                              ;
; Total block memory implementation bits                      ; 2938880               ; 0                     ; 20480                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 287 / 397 ( 72 % )    ; 0 / 397 ( 0 % )       ; 2 / 397 ( < 1 % )              ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 6 / 87 ( 6 % )        ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 5 / 116 ( 4 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 10071                 ; 222                   ; 1383                           ; 2                              ;
;     -- Registered Input Connections                         ; 9360                  ; 143                   ; 1105                           ; 0                              ;
;     -- Output Connections                                   ; 229                   ; 642                   ; 35                             ; 10772                          ;
;     -- Registered Output Connections                        ; 16                    ; 642                   ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 79147                 ; 1827                  ; 4825                           ; 10846                          ;
;     -- Registered Connections                               ; 43337                 ; 1432                  ; 2994                           ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Top                                                  ; 176                   ; 430                   ; 120                            ; 9574                           ;
;     -- sld_hub:auto_hub                                     ; 430                   ; 30                    ; 219                            ; 185                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 120                   ; 219                   ; 64                             ; 1015                           ;
;     -- hard_block:auto_generated_inst                       ; 9574                  ; 185                   ; 1015                           ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 76                    ; 177                   ; 249                            ; 8                              ;
;     -- Output Ports                                         ; 44                    ; 194                   ; 135                            ; 13                             ;
;     -- Bidir Ports                                          ; 88                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 87                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 107                   ; 121                            ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 4                     ; 134                            ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 62                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 143                   ; 64                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 148                   ; 78                             ; 2                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 123                   ; 123                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 6606                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[0] ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[1] ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[2] ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[3] ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------+
; DRAM_DQ[0]   ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe               ;
; DRAM_DQ[10]  ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_10 ;
; DRAM_DQ[11]  ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_11 ;
; DRAM_DQ[12]  ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_12 ;
; DRAM_DQ[13]  ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_13 ;
; DRAM_DQ[14]  ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_14 ;
; DRAM_DQ[15]  ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_15 ;
; DRAM_DQ[1]   ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_1  ;
; DRAM_DQ[2]   ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_2  ;
; DRAM_DQ[3]   ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_3  ;
; DRAM_DQ[4]   ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_4  ;
; DRAM_DQ[5]   ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_5  ;
; DRAM_DQ[6]   ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_6  ;
; DRAM_DQ[7]   ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_7  ;
; DRAM_DQ[8]   ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_8  ;
; DRAM_DQ[9]   ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_9  ;
; GPIO_0_D[0]  ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_0|iRegDir[0] (inverted)                  ;
; GPIO_0_D[10] ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_1|iRegDir[2] (inverted)                  ;
; GPIO_0_D[11] ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_1|iRegDir[3] (inverted)                  ;
; GPIO_0_D[12] ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_1|iRegDir[4] (inverted)                  ;
; GPIO_0_D[13] ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_1|iRegDir[5] (inverted)                  ;
; GPIO_0_D[14] ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_1|iRegDir[6] (inverted)                  ;
; GPIO_0_D[15] ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_1|iRegDir[7] (inverted)                  ;
; GPIO_0_D[16] ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[17] ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[18] ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[19] ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[1]  ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_0|iRegDir[1] (inverted)                  ;
; GPIO_0_D[20] ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[21] ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[22] ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[23] ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[24] ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[25] ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[26] ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[27] ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[28] ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[29] ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[2]  ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_0|iRegDir[2] (inverted)                  ;
; GPIO_0_D[30] ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[31] ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[32] ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[33] ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[34] ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[35] ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_0_D[3]  ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_0|iRegDir[3] (inverted)                  ;
; GPIO_0_D[4]  ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_0|iRegDir[4] (inverted)                  ;
; GPIO_0_D[5]  ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_0|iRegDir[5] (inverted)                  ;
; GPIO_0_D[6]  ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_0|iRegDir[6] (inverted)                  ;
; GPIO_0_D[7]  ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_0|iRegDir[7] (inverted)                  ;
; GPIO_0_D[8]  ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_1|iRegDir[0] (inverted)                  ;
; GPIO_0_D[9]  ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:led_1|iRegDir[1] (inverted)                  ;
; GPIO_1_D[0]  ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:shared_pio|iRegDir[0] (inverted)             ;
; GPIO_1_D[10] ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[11] ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[12] ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[13] ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[14] ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[15] ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[16] ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[17] ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[18] ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[19] ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[1]  ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:shared_pio|iRegDir[1] (inverted)             ;
; GPIO_1_D[20] ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[21] ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[22] ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[23] ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[24] ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[25] ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[26] ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[27] ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[28] ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[29] ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[2]  ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:shared_pio|iRegDir[2] (inverted)             ;
; GPIO_1_D[30] ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[31] ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[32] ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[33] ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[34] ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[35] ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[3]  ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:shared_pio|iRegDir[3] (inverted)             ;
; GPIO_1_D[4]  ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:shared_pio|iRegDir[4] (inverted)             ;
; GPIO_1_D[5]  ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:shared_pio|iRegDir[5] (inverted)             ;
; GPIO_1_D[6]  ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:shared_pio|iRegDir[6] (inverted)             ;
; GPIO_1_D[7]  ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|ParallelPort:shared_pio|iRegDir[7] (inverted)             ;
; GPIO_1_D[8]  ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
; GPIO_1_D[9]  ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 44 / 48 ( 92 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 79 / 80 ( 99 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 3 / 32 ( 9 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY_N[0]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY_N[1]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0_D[16]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0_D[17]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1_D[34]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1_D[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1_D[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1_D[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0_D[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0_D[19]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1_D[35]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1_D[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0_D[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0_D[24]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0_D[25]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1_D[33]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1_D[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0_D[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0_D[18]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0_D[26]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0_D[27]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1_D[32]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1_D[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1_D[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0_D[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0_D[32]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0_D[30]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0_D[28]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0_D[29]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1_D[31]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1_D[30]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1_D[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1_D[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0_D[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0_D[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0_D[34]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0_D[33]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0_D[31]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1_D[29]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1_D[23]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1_D[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1_D[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0_D[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0_D[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0_D[20]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0_D[22]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1_D[28]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1_D[25]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1_D[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1_D[19]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1_D[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0_D[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0_D[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0_D[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0_D[21]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0_D[35]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1_D[27]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1_D[21]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1_D[20]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1_D[17]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1_D[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0_D[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0_D[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0_D[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0_D[23]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1_D[26]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1_D[24]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1_D[22]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1_D[18]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1_D[16]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1_D[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1_D[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY_N[2]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY_N[3]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0_D[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0_D[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; GPIO_0_D[8]   ; Missing drive strength and slew rate ;
; GPIO_0_D[9]   ; Missing drive strength and slew rate ;
; GPIO_0_D[10]  ; Missing drive strength and slew rate ;
; GPIO_0_D[11]  ; Missing drive strength and slew rate ;
; GPIO_0_D[12]  ; Missing drive strength and slew rate ;
; GPIO_0_D[13]  ; Missing drive strength and slew rate ;
; GPIO_0_D[14]  ; Missing drive strength and slew rate ;
; GPIO_0_D[15]  ; Missing drive strength and slew rate ;
; GPIO_1_D[0]   ; Missing drive strength and slew rate ;
; GPIO_1_D[1]   ; Missing drive strength and slew rate ;
; GPIO_1_D[2]   ; Missing drive strength and slew rate ;
; GPIO_1_D[3]   ; Missing drive strength and slew rate ;
; GPIO_1_D[4]   ; Missing drive strength and slew rate ;
; GPIO_1_D[5]   ; Missing drive strength and slew rate ;
; GPIO_1_D[6]   ; Missing drive strength and slew rate ;
; GPIO_1_D[7]   ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; GPIO_0_D[0]   ; Missing drive strength and slew rate ;
; GPIO_0_D[1]   ; Missing drive strength and slew rate ;
; GPIO_0_D[2]   ; Missing drive strength and slew rate ;
; GPIO_0_D[3]   ; Missing drive strength and slew rate ;
; GPIO_0_D[4]   ; Missing drive strength and slew rate ;
; GPIO_0_D[5]   ; Missing drive strength and slew rate ;
; GPIO_0_D[6]   ; Missing drive strength and slew rate ;
; GPIO_0_D[7]   ; Missing drive strength and slew rate ;
; GPIO_0_D[16]  ; Missing drive strength and slew rate ;
; GPIO_0_D[17]  ; Missing drive strength and slew rate ;
; GPIO_0_D[18]  ; Missing drive strength and slew rate ;
; GPIO_0_D[19]  ; Missing drive strength and slew rate ;
; GPIO_0_D[20]  ; Missing drive strength and slew rate ;
; GPIO_0_D[21]  ; Missing drive strength and slew rate ;
; GPIO_0_D[22]  ; Missing drive strength and slew rate ;
; GPIO_0_D[23]  ; Missing drive strength and slew rate ;
; GPIO_0_D[24]  ; Missing drive strength and slew rate ;
; GPIO_0_D[25]  ; Missing drive strength and slew rate ;
; GPIO_0_D[26]  ; Missing drive strength and slew rate ;
; GPIO_0_D[27]  ; Missing drive strength and slew rate ;
; GPIO_0_D[28]  ; Missing drive strength and slew rate ;
; GPIO_0_D[29]  ; Missing drive strength and slew rate ;
; GPIO_0_D[30]  ; Missing drive strength and slew rate ;
; GPIO_0_D[31]  ; Missing drive strength and slew rate ;
; GPIO_0_D[32]  ; Missing drive strength and slew rate ;
; GPIO_0_D[33]  ; Missing drive strength and slew rate ;
; GPIO_0_D[34]  ; Missing drive strength and slew rate ;
; GPIO_0_D[35]  ; Missing drive strength and slew rate ;
; GPIO_1_D[8]   ; Missing drive strength and slew rate ;
; GPIO_1_D[9]   ; Missing drive strength and slew rate ;
; GPIO_1_D[10]  ; Missing drive strength and slew rate ;
; GPIO_1_D[11]  ; Missing drive strength and slew rate ;
; GPIO_1_D[12]  ; Missing drive strength and slew rate ;
; GPIO_1_D[13]  ; Missing drive strength and slew rate ;
; GPIO_1_D[14]  ; Missing drive strength and slew rate ;
; GPIO_1_D[15]  ; Missing drive strength and slew rate ;
; GPIO_1_D[16]  ; Missing drive strength and slew rate ;
; GPIO_1_D[17]  ; Missing drive strength and slew rate ;
; GPIO_1_D[18]  ; Missing drive strength and slew rate ;
; GPIO_1_D[19]  ; Missing drive strength and slew rate ;
; GPIO_1_D[20]  ; Missing drive strength and slew rate ;
; GPIO_1_D[21]  ; Missing drive strength and slew rate ;
; GPIO_1_D[22]  ; Missing drive strength and slew rate ;
; GPIO_1_D[23]  ; Missing drive strength and slew rate ;
; GPIO_1_D[24]  ; Missing drive strength and slew rate ;
; GPIO_1_D[25]  ; Missing drive strength and slew rate ;
; GPIO_1_D[26]  ; Missing drive strength and slew rate ;
; GPIO_1_D[27]  ; Missing drive strength and slew rate ;
; GPIO_1_D[28]  ; Missing drive strength and slew rate ;
; GPIO_1_D[29]  ; Missing drive strength and slew rate ;
; GPIO_1_D[30]  ; Missing drive strength and slew rate ;
; GPIO_1_D[31]  ; Missing drive strength and slew rate ;
; GPIO_1_D[32]  ; Missing drive strength and slew rate ;
; GPIO_1_D[33]  ; Missing drive strength and slew rate ;
; GPIO_1_D[34]  ; Missing drive strength and slew rate ;
; GPIO_1_D[35]  ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                              ;
+----------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                    ;                           ;
+----------------------------------------------------------------------------------------------------+---------------------------+
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                    ; Integer PLL               ;
;     -- PLL Location                                                                                ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                     ; Global Clock              ;
;     -- PLL Bandwidth                                                                               ; Auto                      ;
;         -- PLL Bandwidth Range                                                                     ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                   ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                  ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                           ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                          ; Normal                    ;
;     -- PLL Freq Min Lock                                                                           ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                           ; 133.333333 MHz            ;
;     -- PLL Enable                                                                                  ; On                        ;
;     -- PLL Fractional Division                                                                     ; N/A                       ;
;     -- M Counter                                                                                   ; 12                        ;
;     -- N Counter                                                                                   ; 2                         ;
;     -- PLL Refclk Select                                                                           ;                           ;
;             -- PLL Refclk Select Location                                                          ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                  ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                  ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                     ; N/A                       ;
;             -- CORECLKIN source                                                                    ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                  ; N/A                       ;
;             -- PLLIQCLKIN source                                                                   ; N/A                       ;
;             -- RXIQCLKIN source                                                                    ; N/A                       ;
;             -- CLKIN(0) source                                                                     ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                     ; N/A                       ;
;             -- CLKIN(2) source                                                                     ; N/A                       ;
;             -- CLKIN(3) source                                                                     ; N/A                       ;
;     -- PLL Output Counter                                                                          ;                           ;
;         -- system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                              ; 50.0 MHz                  ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; Off                       ;
;             -- Duty Cycle                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                           ; 6                         ;
;             -- C Counter PH Mux PRST                                                               ; 0                         ;
;             -- C Counter PRST                                                                      ; 1                         ;
;         -- system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                              ; 100.0 MHz                 ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y4_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; On                        ;
;             -- Duty Cycle                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                         ; 225.000000 degrees        ;
;             -- C Counter                                                                           ; 3                         ;
;             -- C Counter PH Mux PRST                                                               ; 7                         ;
;             -- C Counter PRST                                                                      ; 2                         ;
;         -- system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                              ; 100.0 MHz                 ;
;             -- Output Clock Location                                                               ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                              ; On                        ;
;             -- Duty Cycle                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                           ; 3                         ;
;             -- C Counter PH Mux PRST                                                               ; 0                         ;
;             -- C Counter PRST                                                                      ; 1                         ;
;                                                                                                    ;                           ;
+----------------------------------------------------------------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |DE1_SoC_top_level                                                                                                                      ; 5538.5 (0.8)         ; 6963.5 (1.0)                     ; 1501.0 (0.2)                                      ; 76.0 (0.0)                       ; 0.0 (0.0)            ; 8432 (2)            ; 10310 (0)                 ; 69 (69)       ; 2186368           ; 289   ; 6          ; 126  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_top_level                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109.0 (0.5)          ; 120.0 (0.5)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (1)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 108.5 (0.0)          ; 119.5 (0.0)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 108.5 (0.0)          ; 119.5 (0.0)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 108.5 (2.2)          ; 119.5 (4.0)                      ; 11.0 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (2)             ; 134 (9)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 106.3 (0.0)          ; 115.5 (0.0)                      ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 106.3 (82.8)         ; 115.5 (92.1)                     ; 9.2 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (113)           ; 125 (92)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 13.0 (13.0)          ; 13.2 (13.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                             ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 261.0 (-1.7)         ; 531.0 (51.7)                     ; 270.0 (53.4)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (2)             ; 1005 (120)                ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                              ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 262.7 (0.0)          ; 479.3 (0.0)                      ; 216.6 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 885 (0)                   ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                         ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 262.7 (52.3)         ; 479.3 (165.3)                    ; 216.6 (112.9)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (68)            ; 885 (315)                 ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                        ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 14.5 (13.8)          ; 23.5 (22.8)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                   ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                 ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                 ; work         ;
;                |altsyncram_jb84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jb84:auto_generated                                                                                                                                                 ; altsyncram_jb84                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                               ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 5.0 (5.0)            ; 6.5 (6.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 34.7 (34.7)          ; 41.2 (41.2)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                         ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 67.3 (0.5)           ; 151.8 (0.5)                      ; 84.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (1)              ; 323 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                            ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                               ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 55.0 (0.0)           ; 137.8 (0.0)                      ; 82.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 307 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger          ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 16.8 (16.8)          ; 72.3 (72.3)                      ; 55.5 (55.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                               ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 38.2 (0.0)           ; 65.4 (0.0)                       ; 27.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 10.5 (8.2)           ; 12.3 (8.2)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                   ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 1.5 (1.5)            ; 4.2 (4.2)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                               ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 63.7 (5.7)           ; 64.2 (6.3)                       ; 0.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (11)             ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                             ; cntr_39i                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                                   ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                   ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                   ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                               ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 30.5 (30.5)          ; 30.5 (30.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                               ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 13.8 (13.8)          ; 15.5 (15.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                 ; work         ;
;    |system:u0|                                                                                                                          ; 5167.6 (0.0)         ; 6311.5 (0.0)                     ; 1219.8 (0.0)                                      ; 76.0 (0.0)                       ; 0.0 (0.0)            ; 7989 (0)            ; 9171 (0)                  ; 0 (0)         ; 2178688           ; 287   ; 6          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0                                                                                                                                                                                                                                                                                                                                  ; system                                     ; system       ;
;       |Counter:custom_counter_0|                                                                                                        ; 18.0 (18.0)          ; 33.3 (33.3)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Counter:custom_counter_0                                                                                                                                                                                                                                                                                                         ; Counter                                    ; system       ;
;       |Counter:custom_counter_1|                                                                                                        ; 20.2 (20.2)          ; 32.9 (32.9)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|Counter:custom_counter_1                                                                                                                                                                                                                                                                                                         ; Counter                                    ; system       ;
;       |ParallelPort:led_0|                                                                                                              ; 38.8 (38.8)          ; 43.8 (43.8)                      ; 5.6 (5.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 53 (53)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|ParallelPort:led_0                                                                                                                                                                                                                                                                                                               ; ParallelPort                               ; system       ;
;       |ParallelPort:led_1|                                                                                                              ; 38.1 (38.1)          ; 40.7 (40.7)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|ParallelPort:led_1                                                                                                                                                                                                                                                                                                               ; ParallelPort                               ; system       ;
;       |ParallelPort:shared_pio|                                                                                                         ; 41.5 (41.5)          ; 46.3 (46.3)                      ; 5.5 (5.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 59 (59)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|ParallelPort:shared_pio                                                                                                                                                                                                                                                                                                          ; ParallelPort                               ; system       ;
;       |altera_avalon_mailbox:shared_mailbox|                                                                                            ; 37.7 (37.7)          ; 55.5 (55.5)                      ; 17.9 (17.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_avalon_mailbox:shared_mailbox                                                                                                                                                                                                                                                                                             ; altera_avalon_mailbox                      ; system       ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                        ; altera_irq_clock_crosser                   ; system       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                    ; altera_std_synchronizer_bundle             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                  ; altera_std_synchronizer                    ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0.6 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                   ; system       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.6 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                              ; altera_std_synchronizer                    ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                   ; system       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                              ; altera_std_synchronizer                    ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.2 (2.8)            ; 8.0 (5.0)                        ; 4.8 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller                    ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                  ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                  ; system       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4.8 (4.4)            ; 8.3 (4.9)                        ; 3.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                       ; altera_reset_controller                    ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.4 (0.4)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                        ; altera_reset_synchronizer                  ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                  ; system       ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 3.3 (2.9)            ; 8.3 (5.4)                        ; 5.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                       ; altera_reset_controller                    ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                        ; altera_reset_synchronizer                  ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                  ; system       ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 1.0 (0.3)            ; 2.0 (0.5)                        ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                       ; altera_reset_controller                    ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                  ; system       ;
;       |altera_reset_controller:rst_controller_005|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_005                                                                                                                                                                                                                                                                                       ; altera_reset_controller                    ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                  ; system       ;
;       |altera_reset_controller:rst_controller_006|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_006                                                                                                                                                                                                                                                                                       ; altera_reset_controller                    ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                  ; system       ;
;       |system_CPU_0:cpu_0|                                                                                                              ; 1102.9 (0.0)         ; 1296.9 (0.0)                     ; 212.3 (0.0)                                       ; 18.4 (0.0)                       ; 0.0 (0.0)            ; 1562 (0)            ; 1747 (0)                  ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0                                                                                                                                                                                                                                                                                                               ; system_CPU_0                               ; system       ;
;          |system_CPU_0_cpu:cpu|                                                                                                         ; 1102.9 (971.0)       ; 1296.9 (1133.2)                  ; 212.3 (180.6)                                     ; 18.4 (18.4)                      ; 0.0 (0.0)            ; 1562 (1391)         ; 1747 (1472)               ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu                                                                                                                                                                                                                                                                                          ; system_CPU_0_cpu                           ; system       ;
;             |system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht                                                                                                                                                                                                                                         ; system_CPU_0_cpu_bht_module                ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                 ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                            ; work         ;
;             |system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data                                                                                                                                                                                                                                 ; system_CPU_0_cpu_dc_data_module            ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                            ; work         ;
;             |system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag                                                                                                                                                                                                                                   ; system_CPU_0_cpu_dc_tag_module             ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                 ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                          ; altsyncram_jpi1                            ; work         ;
;             |system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim                                                                                                                                                                                                                             ; system_CPU_0_cpu_dc_victim_module          ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                            ; work         ;
;             |system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data                                                                                                                                                                                                                                 ; system_CPU_0_cpu_ic_data_module            ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                            ; work         ;
;             |system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag                                                                                                                                                                                                                                   ; system_CPU_0_cpu_ic_tag_module             ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                 ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                          ; altsyncram_pgj1                            ; work         ;
;             |system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell                                                                                                                                                                                                                                ; system_CPU_0_cpu_mult_cell                 ; system       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                    ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                    ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                    ; work         ;
;             |system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|                                                                 ; 131.9 (29.3)         ; 163.7 (32.3)                     ; 31.7 (3.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 171 (5)             ; 275 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci                                                                                                                                                                                                                                ; system_CPU_0_cpu_nios2_oci                 ; system       ;
;                |system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|                                          ; 41.8 (0.0)           ; 56.4 (0.0)                       ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper                                                                                                                                                  ; system_CPU_0_cpu_debug_slave_wrapper       ; system       ;
;                   |sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy|                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy                                                                                          ; sld_virtual_jtag_basic                     ; work         ;
;                   |system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|                                         ; 8.2 (7.6)            ; 22.8 (21.4)                      ; 14.6 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk                                                                      ; system_CPU_0_cpu_debug_slave_sysclk        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                 ; altera_std_synchronizer                    ; work         ;
;                   |system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|                                               ; 32.2 (31.0)          ; 32.3 (31.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck                                                                            ; system_CPU_0_cpu_debug_slave_tck           ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                       ; altera_std_synchronizer                    ; work         ;
;                |system_CPU_0_cpu_nios2_avalon_reg:the_system_CPU_0_cpu_nios2_avalon_reg|                                                ; 4.3 (4.3)            ; 5.0 (5.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_avalon_reg:the_system_CPU_0_cpu_nios2_avalon_reg                                                                                                                                                        ; system_CPU_0_cpu_nios2_avalon_reg          ; system       ;
;                |system_CPU_0_cpu_nios2_oci_break:the_system_CPU_0_cpu_nios2_oci_break|                                                  ; 1.9 (1.9)            ; 15.3 (15.3)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_oci_break:the_system_CPU_0_cpu_nios2_oci_break                                                                                                                                                          ; system_CPU_0_cpu_nios2_oci_break           ; system       ;
;                |system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug|                                                  ; 4.2 (3.9)            ; 5.8 (5.2)                        ; 1.6 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug                                                                                                                                                          ; system_CPU_0_cpu_nios2_oci_debug           ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                    ; work         ;
;                |system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|                                                        ; 48.9 (48.9)          ; 48.9 (48.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 51 (51)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem                                                                                                                                                                ; system_CPU_0_cpu_nios2_ocimem              ; system       ;
;                   |system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram                                                                                           ; system_CPU_0_cpu_ociram_sp_ram_module      ; system       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                  ; altsyncram_qid1                            ; work         ;
;             |system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a                                                                                                                                                                                                                 ; system_CPU_0_cpu_register_bank_a_module    ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                            ; work         ;
;             |system_CPU_0_cpu_register_bank_b_module:system_CPU_0_cpu_register_bank_b|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_register_bank_b_module:system_CPU_0_cpu_register_bank_b                                                                                                                                                                                                                 ; system_CPU_0_cpu_register_bank_b_module    ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_register_bank_b_module:system_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_register_bank_b_module:system_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                            ; work         ;
;       |system_CPU_1:cpu_1|                                                                                                              ; 1108.3 (0.0)         ; 1281.4 (0.0)                     ; 194.4 (0.0)                                       ; 21.3 (0.0)                       ; 0.0 (0.0)            ; 1552 (0)            ; 1736 (0)                  ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1                                                                                                                                                                                                                                                                                                               ; system_CPU_1                               ; system       ;
;          |system_CPU_1_cpu:cpu|                                                                                                         ; 1108.3 (968.0)       ; 1281.4 (1118.6)                  ; 194.4 (171.8)                                     ; 21.3 (21.3)                      ; 0.0 (0.0)            ; 1552 (1381)         ; 1736 (1461)               ; 0 (0)         ; 64256             ; 13    ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu                                                                                                                                                                                                                                                                                          ; system_CPU_1_cpu                           ; system       ;
;             |system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht                                                                                                                                                                                                                                         ; system_CPU_1_cpu_bht_module                ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                 ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                            ; work         ;
;             |system_CPU_1_cpu_dc_data_module:system_CPU_1_cpu_dc_data|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_data_module:system_CPU_1_cpu_dc_data                                                                                                                                                                                                                                 ; system_CPU_1_cpu_dc_data_module            ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_data_module:system_CPU_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_data_module:system_CPU_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                            ; work         ;
;             |system_CPU_1_cpu_dc_tag_module:system_CPU_1_cpu_dc_tag|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_tag_module:system_CPU_1_cpu_dc_tag                                                                                                                                                                                                                                   ; system_CPU_1_cpu_dc_tag_module             ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_tag_module:system_CPU_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                 ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_tag_module:system_CPU_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                          ; altsyncram_jpi1                            ; work         ;
;             |system_CPU_1_cpu_dc_victim_module:system_CPU_1_cpu_dc_victim|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_victim_module:system_CPU_1_cpu_dc_victim                                                                                                                                                                                                                             ; system_CPU_1_cpu_dc_victim_module          ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_victim_module:system_CPU_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_victim_module:system_CPU_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                            ; work         ;
;             |system_CPU_1_cpu_ic_data_module:system_CPU_1_cpu_ic_data|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_ic_data_module:system_CPU_1_cpu_ic_data                                                                                                                                                                                                                                 ; system_CPU_1_cpu_ic_data_module            ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_ic_data_module:system_CPU_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_ic_data_module:system_CPU_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                            ; work         ;
;             |system_CPU_1_cpu_ic_tag_module:system_CPU_1_cpu_ic_tag|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_ic_tag_module:system_CPU_1_cpu_ic_tag                                                                                                                                                                                                                                   ; system_CPU_1_cpu_ic_tag_module             ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_ic_tag_module:system_CPU_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                 ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_ic_tag_module:system_CPU_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                          ; altsyncram_pgj1                            ; work         ;
;             |system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell                                                                                                                                                                                                                                ; system_CPU_1_cpu_mult_cell                 ; system       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                    ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                    ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                    ; work         ;
;             |system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|                                                                 ; 140.3 (32.8)         ; 162.8 (33.1)                     ; 22.6 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 171 (5)             ; 275 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci                                                                                                                                                                                                                                ; system_CPU_1_cpu_nios2_oci                 ; system       ;
;                |system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|                                          ; 44.2 (0.0)           ; 58.0 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper                                                                                                                                                  ; system_CPU_1_cpu_debug_slave_wrapper       ; system       ;
;                   |sld_virtual_jtag_basic:system_CPU_1_cpu_debug_slave_phy|                                                             ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_CPU_1_cpu_debug_slave_phy                                                                                          ; sld_virtual_jtag_basic                     ; work         ;
;                   |system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|                                         ; 10.3 (9.7)           ; 21.8 (20.5)                      ; 11.5 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk                                                                      ; system_CPU_1_cpu_debug_slave_sysclk        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                 ; altera_std_synchronizer                    ; work         ;
;                   |system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|                                               ; 32.3 (31.4)          ; 34.5 (32.8)                      ; 2.2 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck                                                                            ; system_CPU_1_cpu_debug_slave_tck           ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                       ; altera_std_synchronizer                    ; work         ;
;                |system_CPU_1_cpu_nios2_avalon_reg:the_system_CPU_1_cpu_nios2_avalon_reg|                                                ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_avalon_reg:the_system_CPU_1_cpu_nios2_avalon_reg                                                                                                                                                        ; system_CPU_1_cpu_nios2_avalon_reg          ; system       ;
;                |system_CPU_1_cpu_nios2_oci_break:the_system_CPU_1_cpu_nios2_oci_break|                                                  ; 8.1 (8.1)            ; 13.4 (13.4)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_oci_break:the_system_CPU_1_cpu_nios2_oci_break                                                                                                                                                          ; system_CPU_1_cpu_nios2_oci_break           ; system       ;
;                |system_CPU_1_cpu_nios2_oci_debug:the_system_CPU_1_cpu_nios2_oci_debug|                                                  ; 5.5 (4.8)            ; 6.3 (5.4)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_oci_debug:the_system_CPU_1_cpu_nios2_oci_debug                                                                                                                                                          ; system_CPU_1_cpu_nios2_oci_debug           ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_oci_debug:the_system_CPU_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                    ; work         ;
;                |system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|                                                        ; 44.9 (44.9)          ; 46.7 (46.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 52 (52)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem                                                                                                                                                                ; system_CPU_1_cpu_nios2_ocimem              ; system       ;
;                   |system_CPU_1_cpu_ociram_sp_ram_module:system_CPU_1_cpu_ociram_sp_ram|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|system_CPU_1_cpu_ociram_sp_ram_module:system_CPU_1_cpu_ociram_sp_ram                                                                                           ; system_CPU_1_cpu_ociram_sp_ram_module      ; system       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|system_CPU_1_cpu_ociram_sp_ram_module:system_CPU_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|system_CPU_1_cpu_ociram_sp_ram_module:system_CPU_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                  ; altsyncram_qid1                            ; work         ;
;             |system_CPU_1_cpu_register_bank_a_module:system_CPU_1_cpu_register_bank_a|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_register_bank_a_module:system_CPU_1_cpu_register_bank_a                                                                                                                                                                                                                 ; system_CPU_1_cpu_register_bank_a_module    ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_register_bank_a_module:system_CPU_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_register_bank_a_module:system_CPU_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                            ; work         ;
;             |system_CPU_1_cpu_register_bank_b_module:system_CPU_1_cpu_register_bank_b|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_register_bank_b_module:system_CPU_1_cpu_register_bank_b                                                                                                                                                                                                                 ; system_CPU_1_cpu_register_bank_b_module    ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_register_bank_b_module:system_CPU_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_register_bank_b_module:system_CPU_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                            ; work         ;
;       |system_PERC_0:perc_0|                                                                                                            ; 338.4 (338.4)        ; 341.6 (341.6)                    ; 15.9 (15.9)                                       ; 12.7 (12.7)                      ; 0.0 (0.0)            ; 634 (634)           ; 489 (489)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_PERC_0:perc_0                                                                                                                                                                                                                                                                                                             ; system_PERC_0                              ; system       ;
;       |system_PERC_0:perc_1|                                                                                                            ; 344.7 (344.7)        ; 342.2 (342.2)                    ; 8.5 (8.5)                                         ; 11.0 (11.0)                      ; 0.0 (0.0)            ; 635 (635)           ; 485 (485)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_PERC_0:perc_1                                                                                                                                                                                                                                                                                                             ; system_PERC_0                              ; system       ;
;       |system_SRAM_0:sram_0|                                                                                                            ; 25.5 (0.0)           ; 30.3 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (1)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_0:sram_0                                                                                                                                                                                                                                                                                                             ; system_SRAM_0                              ; system       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 25.5 (0.0)           ; 30.3 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;             |altsyncram_4cm1:auto_generated|                                                                                            ; 25.5 (0.5)           ; 30.3 (1.0)                       ; 4.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_4cm1                            ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                 ; decode_8la                                 ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 23.0 (23.0)          ; 27.3 (27.3)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                       ; mux_5hb                                    ; work         ;
;       |system_SRAM_1:sram_1|                                                                                                            ; 25.9 (0.7)           ; 35.7 (0.7)                       ; 10.2 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 38 (2)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_1:sram_1                                                                                                                                                                                                                                                                                                             ; system_SRAM_1                              ; system       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 25.2 (0.0)           ; 35.0 (0.0)                       ; 10.2 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;             |altsyncram_5cm1:auto_generated|                                                                                            ; 25.2 (0.5)           ; 35.0 (1.0)                       ; 10.2 (0.5)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram|altsyncram_5cm1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_5cm1                            ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram|altsyncram_5cm1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                 ; decode_8la                                 ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 21.7 (21.7)          ; 31.0 (31.0)                      ; 9.7 (9.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram|altsyncram_5cm1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                       ; mux_5hb                                    ; work         ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                                                  ; 58.4 (14.4)          ; 72.1 (15.5)                      ; 13.7 (1.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (33)            ; 109 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                   ; system_jtag_uart_0                         ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 19.3 (19.3)          ; 31.7 (31.7)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                            ; alt_jtag_atlantic                          ; work         ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                                                  ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                       ; system_jtag_uart_0_scfifo_r                ; system       ;
;             |scfifo:rfifo|                                                                                                              ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; scfifo                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                               ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                   ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                            ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                   ; work         ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                                                  ; 12.4 (0.0)           ; 12.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                       ; system_jtag_uart_0_scfifo_w                ; system       ;
;             |scfifo:wfifo|                                                                                                              ; 12.4 (0.0)           ; 12.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; scfifo                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.4 (0.0)           ; 12.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.4 (0.0)           ; 12.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.4 (3.4)            ; 6.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                               ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                   ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                            ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                   ; work         ;
;       |system_jtag_uart_0:jtag_uart_1|                                                                                                  ; 61.2 (16.2)          ; 76.3 (19.1)                      ; 15.2 (2.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (35)            ; 109 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                                                                   ; system_jtag_uart_0                         ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 20.7 (20.7)          ; 31.7 (31.7)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                            ; alt_jtag_atlantic                          ; work         ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                                                  ; 12.4 (0.0)           ; 13.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                       ; system_jtag_uart_0_scfifo_r                ; system       ;
;             |scfifo:rfifo|                                                                                                              ; 12.4 (0.0)           ; 13.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; scfifo                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.4 (0.0)           ; 13.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.4 (0.0)           ; 13.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.4 (3.4)            ; 7.5 (4.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                               ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                   ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                            ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                   ; work         ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                                                  ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                       ; system_jtag_uart_0_scfifo_w                ; system       ;
;             |scfifo:wfifo|                                                                                                              ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; scfifo                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.9 (2.9)            ; 6.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                               ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                   ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                            ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                   ; work         ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 1566.1 (0.0)         ; 2179.0 (0.0)                     ; 623.7 (0.0)                                       ; 10.7 (0.0)                       ; 0.0 (0.0)            ; 2434 (0)            ; 3473 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0                   ; system       ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rdata_fifo|                                                                 ; 8.2 (8.2)            ; 9.0 (9.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 4.8 (4.8)            ; 5.8 (5.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rdata_fifo|                                                                 ; 8.7 (8.7)            ; 9.9 (9.9)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                                                                   ; 5.3 (5.3)            ; 6.3 (6.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rdata_fifo|                                                       ; 27.0 (27.0)          ; 35.2 (35.2)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|                                                         ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:custom_counter_1_avalon_slave_0_agent_rsp_fifo|                                                         ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_1_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                                         ; 15.7 (15.7)          ; 22.4 (22.4)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rdata_fifo|                                                                  ; 8.2 (8.2)            ; 13.2 (13.2)                      ; 5.1 (5.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rsp_fifo|                                                                    ; 8.0 (8.0)            ; 9.2 (9.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rdata_fifo|                                                                  ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rsp_fifo|                                                                    ; 6.5 (6.5)            ; 6.8 (6.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:perc_0_control_slave_agent_rdata_fifo|                                                                  ; 20.0 (20.0)          ; 28.1 (28.1)                      ; 9.4 (9.4)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perc_0_control_slave_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:perc_0_control_slave_agent_rsp_fifo|                                                                    ; 4.2 (4.2)            ; 4.8 (4.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perc_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:perc_1_control_slave_agent_rsp_fifo|                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perc_1_control_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|                                                                              ; 6.3 (6.3)            ; 10.5 (10.5)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 3.5 (3.5)            ; 3.8 (3.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                                ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                   ; 7.8 (7.8)            ; 7.9 (7.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; system       ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                       ; altsyncram                                 ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                        ; altsyncram_40n1                            ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                     ; 38.7 (38.7)          ; 39.8 (39.8)                      ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:shared_mailbox_avmm_msg_receiver_agent_rsp_fifo|                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rdata_fifo|                                                        ; 24.5 (24.5)          ; 29.0 (29.0)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rdata_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rsp_fifo|                                                          ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rdata_fifo|                                                                   ; 32.7 (32.7)          ; 40.2 (40.2)                      ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rsp_fifo|                                                                     ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rdata_fifo|                                                             ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rsp_fifo|                                                               ; 9.5 (9.5)            ; 10.7 (10.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:sram_0_s1_agent_rdata_fifo|                                                                             ; 30.2 (30.2)          ; 40.4 (40.4)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:sram_0_s1_agent_rsp_fifo|                                                                               ; 5.9 (5.9)            ; 6.8 (6.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:sram_1_s1_agent_rdata_fifo|                                                                             ; 9.3 (9.3)            ; 8.9 (8.9)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:sram_1_s1_agent_rsp_fifo|                                                                               ; 5.5 (5.5)            ; 6.7 (6.7)                        ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|                                                                   ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 5.6 (5.6)            ; 6.4 (6.4)                        ; 1.2 (1.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|                                                                            ; 10.4 (10.4)          ; 19.0 (19.0)                      ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                      ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 6.8 (0.0)            ; 16.1 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.8 (5.6)            ; 16.1 (14.8)                      ; 9.3 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5.6 (0.0)            ; 10.1 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5.6 (4.8)            ; 10.1 (8.5)                       ; 4.5 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 18.2 (0.0)           ; 42.9 (0.0)                       ; 25.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 18.2 (17.2)          ; 42.9 (41.7)                      ; 25.0 (24.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (9)               ; 95 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 16.6 (0.0)           ; 44.2 (0.0)                       ; 27.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 16.6 (15.3)          ; 44.2 (42.9)                      ; 27.6 (27.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 95 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 13.0 (0.0)           ; 40.6 (0.0)                       ; 27.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 13.0 (12.3)          ; 40.6 (38.9)                      ; 27.6 (26.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 6.5 (0.0)            ; 12.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.5 (6.2)            ; 12.0 (10.5)                      ; 5.5 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 24 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 29.2 (0.0)           ; 46.1 (0.0)                       ; 16.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 29.2 (28.3)          ; 46.1 (44.7)                      ; 16.9 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 116 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 26.2 (0.0)           ; 66.2 (0.0)                       ; 40.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 141 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 26.2 (25.2)          ; 66.2 (64.7)                      ; 40.2 (39.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 10 (10)             ; 141 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 11.3 (0.0)           ; 24.5 (0.0)                       ; 13.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.3 (10.1)          ; 24.5 (23.2)                      ; 13.3 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 52 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 15.7 (0.0)           ; 37.7 (0.0)                       ; 22.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.7 (14.8)          ; 37.7 (35.9)                      ; 22.0 (21.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 80 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 8.2 (0.0)            ; 16.9 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 8.2 (7.4)            ; 16.9 (15.7)                      ; 8.7 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 34 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 5.7 (0.0)            ; 8.5 (0.0)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5.7 (4.8)            ; 8.5 (7.0)                        ; 2.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 20.8 (0.0)           ; 69.7 (0.0)                       ; 48.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 20.8 (19.9)          ; 69.7 (67.9)                      ; 48.9 (48.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 142 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 5.2 (0.0)            ; 24.2 (0.0)                       ; 19.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5.2 (4.0)            ; 24.2 (22.9)                      ; 19.1 (18.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 50 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                         ; 15.6 (0.0)           ; 26.0 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.6 (15.1)          ; 26.0 (24.7)                      ; 10.4 (9.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 52 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                         ; 24.9 (0.0)           ; 32.8 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 24.9 (23.6)          ; 32.8 (30.9)                      ; 7.9 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 75 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                         ; 19.1 (0.0)           ; 22.3 (0.0)                       ; 3.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 19.1 (18.6)          ; 22.3 (21.0)                      ; 3.2 (2.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                         ; 14.3 (0.0)           ; 29.3 (0.0)                       ; 15.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 14.3 (13.7)          ; 29.3 (27.8)                      ; 15.1 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                                         ; 21.5 (0.0)           ; 33.6 (0.0)                       ; 12.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 21.5 (20.5)          ; 33.6 (31.8)                      ; 12.2 (11.4)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                                         ; 9.4 (0.0)            ; 17.3 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 9.4 (8.4)            ; 17.3 (15.9)                      ; 7.9 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 38 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                                         ; 23.9 (0.0)           ; 32.3 (0.0)                       ; 8.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 23.9 (23.2)          ; 32.3 (30.8)                      ; 8.8 (7.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                                         ; 13.6 (0.0)           ; 33.2 (0.0)                       ; 19.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 13.6 (13.4)          ; 33.2 (31.6)                      ; 19.6 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_022|                                                                         ; 15.4 (0.0)           ; 25.6 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.4 (14.2)          ; 25.6 (23.8)                      ; 10.2 (9.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_023|                                                                         ; 20.4 (0.0)           ; 24.7 (0.0)                       ; 4.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 20.4 (19.6)          ; 24.7 (23.2)                      ; 4.5 (3.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_024|                                                                         ; 15.8 (0.0)           ; 28.7 (0.0)                       ; 12.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.8 (15.3)          ; 28.7 (26.8)                      ; 12.9 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_025|                                                                         ; 14.5 (0.0)           ; 17.8 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 14.5 (13.7)          ; 17.8 (16.3)                      ; 3.3 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 40 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_026|                                                                         ; 10.9 (0.0)           ; 28.8 (0.0)                       ; 17.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 10.9 (10.3)          ; 28.8 (27.3)                      ; 17.9 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_027|                                                                         ; 12.2 (0.0)           ; 13.8 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser   ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 12.2 (11.4)          ; 13.8 (11.9)                      ; 1.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 26 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser             ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut              ; system       ;
;          |altera_merlin_master_agent:cpu_0_data_master_agent|                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                                    ; altera_merlin_master_agent                 ; system       ;
;          |altera_merlin_master_agent:cpu_1_data_master_agent|                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                    ; altera_merlin_master_agent                 ; system       ;
;          |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                  ; system       ;
;          |altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|                                                              ; 1.3 (0.8)            ; 1.5 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent                                                                                                                                                                                                                       ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                         ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:custom_counter_1_avalon_slave_0_agent|                                                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_1_avalon_slave_0_agent                                                                                                                                                                                                                       ; altera_merlin_slave_agent                  ; system       ;
;          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                         ; altera_merlin_slave_agent                  ; system       ;
;          |altera_merlin_slave_agent:led_0_avalon_slave_0_agent|                                                                         ; 7.5 (3.0)            ; 7.9 (3.3)                        ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (7)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_0_avalon_slave_0_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4.5 (4.5)            ; 4.6 (4.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:led_1_avalon_slave_0_agent|                                                                         ; 8.8 (4.3)            ; 9.2 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (7)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_1_avalon_slave_0_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_1_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:perc_0_control_slave_agent|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perc_0_control_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                  ; system       ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 0.8 (0.3)            ; 0.8 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                          ; 8.8 (4.6)            ; 9.5 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (12)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:shared_mailbox_avmm_msg_receiver_agent|                                                             ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_mailbox_avmm_msg_receiver_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent                  ; system       ;
;          |altera_merlin_slave_agent:shared_mailbox_avmm_msg_sender_agent|                                                               ; 0.8 (0.3)            ; 0.8 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_mailbox_avmm_msg_sender_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_mailbox_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:shared_mutex_pio_s1_agent|                                                                          ; 0.8 (0.6)            ; 0.8 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_mutex_pio_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_mutex_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:shared_pio_avalon_slave_0_agent|                                                                    ; 8.3 (4.0)            ; 8.7 (4.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (9)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_pio_avalon_slave_0_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4.3 (4.3)            ; 4.7 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:sram_0_s1_agent|                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; system       ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1.7 (1.2)            ; 1.7 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor           ; system       ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                  ; system       ;
;          |altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|                                                              ; 8.7 (8.7)            ; 14.6 (14.6)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                                                              ; 7.3 (7.3)            ; 13.6 (13.6)                      ; 6.3 (6.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|                                                    ; -3.5 (-3.5)          ; 13.7 (13.7)                      ; 17.2 (17.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator                                                                                                                                                                                                             ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:custom_counter_1_avalon_slave_0_translator|                                                    ; 3.0 (3.0)            ; 14.2 (14.2)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_1_avalon_slave_0_translator                                                                                                                                                                                                             ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 6.6 (6.6)            ; 9.0 (9.0)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|                                                      ; 8.0 (8.0)            ; 8.7 (8.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:led_0_avalon_slave_0_translator|                                                               ; 2.4 (2.4)            ; 5.9 (5.9)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_0_avalon_slave_0_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:led_1_avalon_slave_0_translator|                                                               ; 6.2 (6.2)            ; 7.7 (7.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_1_avalon_slave_0_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:perc_0_control_slave_translator|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perc_0_control_slave_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:perc_1_control_slave_translator|                                                               ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perc_1_control_slave_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                                                           ; 4.8 (4.8)            ; 6.2 (6.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:shared_mailbox_avmm_msg_receiver_translator|                                                   ; 12.0 (12.0)          ; 12.5 (12.5)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_receiver_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator|                                                     ; 8.6 (8.6)            ; 9.2 (9.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:shared_mutex_pio_s1_translator|                                                                ; 3.9 (3.9)            ; 17.1 (17.1)                      ; 13.2 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mutex_pio_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:shared_pio_avalon_slave_0_translator|                                                          ; 4.9 (4.9)            ; 5.5 (5.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_pio_avalon_slave_0_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:sram_0_s1_translator|                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:sram_1_s1_translator|                                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_1_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 5.1 (5.1)            ; 6.1 (6.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 2.0 (2.0)            ; 8.3 (8.3)                        ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 6.7 (6.7)            ; 7.1 (7.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator             ; system       ;
;          |altera_merlin_traffic_limiter:cpu_0_data_master_limiter|                                                                      ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter              ; system       ;
;          |altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|                                                               ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter              ; system       ;
;          |altera_merlin_traffic_limiter:cpu_1_data_master_limiter|                                                                      ; 15.7 (15.7)          ; 17.2 (17.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter              ; system       ;
;          |altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|                                                               ; 3.7 (3.7)            ; 4.3 (4.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter              ; system       ;
;          |altera_merlin_width_adapter:led_0_avalon_slave_0_cmd_width_adapter|                                                           ; 16.4 (16.4)          ; 22.3 (22.3)                      ; 6.2 (6.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 19 (19)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                ; system       ;
;          |altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter|                                                           ; 21.1 (21.1)          ; 21.5 (21.5)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 57 (57)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                ; system       ;
;          |altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter|                                                           ; 18.8 (18.8)          ; 24.3 (24.3)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                ; system       ;
;          |altera_merlin_width_adapter:led_1_avalon_slave_0_rsp_width_adapter|                                                           ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                ; system       ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                            ; 32.0 (32.0)          ; 32.5 (32.5)                      ; 0.8 (0.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 50 (50)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                ; system       ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                            ; 19.5 (19.5)          ; 21.2 (21.2)                      ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 53 (53)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                ; system       ;
;          |altera_merlin_width_adapter:shared_pio_avalon_slave_0_cmd_width_adapter|                                                      ; 18.8 (18.8)          ; 18.2 (18.2)                      ; 1.2 (1.2)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 21 (21)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:shared_pio_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                ; system       ;
;          |altera_merlin_width_adapter:shared_pio_avalon_slave_0_rsp_width_adapter|                                                      ; 24.8 (24.8)          ; 25.0 (25.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:shared_pio_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 7.2 (7.2)            ; 10.2 (10.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; system_mm_interconnect_0_cmd_demux         ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                             ; 15.8 (15.8)          ; 20.0 (20.0)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_demux         ; system       ;
;          |system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                         ; 1.7 (1.7)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                  ; system_mm_interconnect_0_cmd_demux_002     ; system       ;
;          |system_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                  ; system_mm_interconnect_0_cmd_demux_002     ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 18.0 (15.3)          ; 17.3 (14.4)                      ; 0.8 (0.6)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 50 (45)             ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_mux_003       ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                   ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                             ; 4.8 (2.5)            ; 5.2 (2.8)                        ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_mux_003       ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                   ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|                                                                             ; 17.0 (15.0)          ; 19.2 (17.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_mux_003       ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                   ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_008|                                                                             ; 17.2 (15.6)          ; 18.1 (16.2)                      ; 0.9 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (54)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_mux_003       ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.6 (1.6)            ; 1.9 (1.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                   ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_009|                                                                             ; 17.6 (15.0)          ; 17.7 (15.1)                      ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 57 (52)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_009                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_mux_003       ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                   ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|                                                                             ; 12.8 (10.8)          ; 14.0 (11.7)                      ; 1.4 (1.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 42 (38)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_mux_003       ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                   ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_018|                                                                             ; 19.2 (17.2)          ; 19.2 (17.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_018                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_mux_003       ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                   ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_019|                                                                             ; 27.2 (24.6)          ; 30.2 (27.5)                      ; 3.0 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (53)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_019                                                                                                                                                                                                                                      ; system_mm_interconnect_0_cmd_mux_003       ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                   ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 17.3 (17.3)          ; 18.3 (18.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; system_mm_interconnect_0_router            ; system       ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                               ; 19.3 (19.3)          ; 20.3 (20.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                        ; system_mm_interconnect_0_router_001        ; system       ;
;          |system_mm_interconnect_0_router_002:router_002|                                                                               ; 1.8 (1.8)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                        ; system_mm_interconnect_0_router_002        ; system       ;
;          |system_mm_interconnect_0_router_003:router_003|                                                                               ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                        ; system_mm_interconnect_0_router_003        ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                  ; system_mm_interconnect_0_rsp_demux_003     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                  ; system_mm_interconnect_0_rsp_demux_003     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                  ; system_mm_interconnect_0_rsp_demux_003     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                  ; system_mm_interconnect_0_rsp_demux_003     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_011|                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                                                                  ; system_mm_interconnect_0_rsp_demux_003     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_018|                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_018                                                                                                                                                                                                                                  ; system_mm_interconnect_0_rsp_demux_003     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_019|                                                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_019                                                                                                                                                                                                                                  ; system_mm_interconnect_0_rsp_demux_003     ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 81.3 (81.3)          ; 91.3 (91.3)                      ; 10.3 (10.3)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 240 (240)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; system_mm_interconnect_0_rsp_mux           ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                 ; 114.4 (114.4)        ; 121.8 (121.8)                    ; 8.2 (8.2)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 273 (273)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                          ; system_mm_interconnect_0_rsp_mux           ; system       ;
;          |system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                             ; 19.4 (19.4)          ; 24.3 (24.3)                      ; 5.4 (5.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 59 (59)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                      ; system_mm_interconnect_0_rsp_mux_002       ; system       ;
;          |system_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                             ; 16.8 (16.8)          ; 18.2 (18.2)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                      ; system_mm_interconnect_0_rsp_mux_002       ; system       ;
;       |system_pio_0:pio_0|                                                                                                              ; 3.0 (3.0)            ; 7.3 (7.3)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pio_0:pio_0                                                                                                                                                                                                                                                                                                               ; system_pio_0                               ; system       ;
;       |system_pio_0:pio_1|                                                                                                              ; 5.0 (5.0)            ; 6.7 (6.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pio_0:pio_1                                                                                                                                                                                                                                                                                                               ; system_pio_0                               ; system       ;
;       |system_pll_0:pll_0|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pll_0:pll_0                                                                                                                                                                                                                                                                                                               ; system_pll_0                               ; system       ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                       ; altera_pll                                 ; work         ;
;       |system_sdram_controller:sdram_controller|                                                                                        ; 164.6 (122.1)        ; 179.8 (130.9)                    ; 15.2 (8.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 250 (197)           ; 203 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                         ; system_sdram_controller                    ; system       ;
;          |system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module|                                    ; 42.5 (42.5)          ; 48.9 (48.9)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_sdram_controller:sdram_controller|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module                                                                                                                                                                                               ; system_sdram_controller_input_efifo_module ; system       ;
;       |system_shared_mutex_PIO:shared_mutex_pio|                                                                                        ; 18.8 (18.8)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_shared_mutex_PIO:shared_mutex_pio                                                                                                                                                                                                                                                                                         ; system_shared_mutex_PIO                    ; system       ;
;       |system_timer_0:timer_0|                                                                                                          ; 66.0 (66.0)          ; 77.5 (77.5)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (113)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_timer_0:timer_0                                                                                                                                                                                                                                                                                                           ; system_timer_0                             ; system       ;
;       |system_timer_0:timer_1|                                                                                                          ; 69.6 (69.6)          ; 80.3 (80.3)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (114)           ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_timer_0:timer_1                                                                                                                                                                                                                                                                                                           ; system_timer_0                             ; system       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; LEDR[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY_N[1]      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[2]      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[3]      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[8]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[9]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[10]  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[11]  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[12]  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[13]  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[14]  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[15]  ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[0]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[1]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[2]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[3]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[4]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[5]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[6]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[7]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; GPIO_0_D[0]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[1]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[2]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[3]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[4]   ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[5]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[6]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[7]   ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[16]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[17]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[18]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[19]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[20]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[21]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[22]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[23]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[24]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[25]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[26]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[27]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[28]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[29]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[30]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[31]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[32]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[33]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[34]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_D[35]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[8]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[9]   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[10]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[11]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[12]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[13]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[14]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[15]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[16]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[17]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[18]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[19]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[20]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[21]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[22]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[23]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[24]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[25]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[26]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[27]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[28]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[29]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[30]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[31]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[32]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[33]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[34]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D[35]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[0]      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                           ;
+----------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------+-------------------+---------+
; KEY_N[1]                                                                   ;                   ;         ;
; KEY_N[2]                                                                   ;                   ;         ;
; KEY_N[3]                                                                   ;                   ;         ;
; GPIO_0_D[8]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_1|iOldRdData[0]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|iRegInt~4                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|ReadData~1                             ; 0                 ; 0       ;
; GPIO_0_D[9]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_1|iOldRdData[1]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|iRegInt~5                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|ReadData~4                             ; 0                 ; 0       ;
; GPIO_0_D[10]                                                               ;                   ;         ;
;      - system:u0|ParallelPort:led_1|iOldRdData[2]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|iRegInt~2                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|ReadData~6                             ; 0                 ; 0       ;
; GPIO_0_D[11]                                                               ;                   ;         ;
;      - system:u0|ParallelPort:led_1|iOldRdData[3]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|iRegInt~6                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|ReadData~10                            ; 0                 ; 0       ;
; GPIO_0_D[12]                                                               ;                   ;         ;
;      - system:u0|ParallelPort:led_1|iOldRdData[4]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|iRegInt~7                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|ReadData~14                            ; 0                 ; 0       ;
; GPIO_0_D[13]                                                               ;                   ;         ;
;      - system:u0|ParallelPort:led_1|iOldRdData[5]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|iRegInt~3                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|ReadData~12                            ; 0                 ; 0       ;
; GPIO_0_D[14]                                                               ;                   ;         ;
;      - system:u0|ParallelPort:led_1|iOldRdData[6]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|iRegInt~0                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|ReadData~16                            ; 0                 ; 0       ;
; GPIO_0_D[15]                                                               ;                   ;         ;
;      - system:u0|ParallelPort:led_1|iOldRdData[7]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|iRegInt~1                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_1|ReadData~8                             ; 0                 ; 0       ;
; GPIO_1_D[0]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:shared_pio|ReadData~1                        ; 1                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iRegInt~0                         ; 1                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iOldRdData[0]~feeder              ; 1                 ; 0       ;
; GPIO_1_D[1]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:shared_pio|ReadData~3                        ; 1                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iOldRdData[1]                     ; 1                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iRegInt~1                         ; 1                 ; 0       ;
; GPIO_1_D[2]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:shared_pio|ReadData~4                        ; 0                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iOldRdData[2]                     ; 0                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iRegInt~2                         ; 0                 ; 0       ;
; GPIO_1_D[3]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:shared_pio|ReadData~6                        ; 0                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iOldRdData[3]                     ; 0                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iRegInt~4                         ; 0                 ; 0       ;
; GPIO_1_D[4]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:shared_pio|ReadData~8                        ; 0                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iOldRdData[4]                     ; 0                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iRegInt~6                         ; 0                 ; 0       ;
; GPIO_1_D[5]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:shared_pio|ReadData~7                        ; 1                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iOldRdData[5]                     ; 1                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iRegInt~5                         ; 1                 ; 0       ;
; GPIO_1_D[6]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:shared_pio|ReadData~9                        ; 0                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iOldRdData[6]                     ; 0                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iRegInt~7                         ; 0                 ; 0       ;
; GPIO_1_D[7]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:shared_pio|ReadData~5                        ; 1                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iOldRdData[7]                     ; 1                 ; 0       ;
;      - system:u0|ParallelPort:shared_pio|iRegInt~3                         ; 1                 ; 0       ;
; DRAM_DQ[0]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[0]       ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[1]       ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[2]       ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[3]       ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[4]       ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[5]       ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[6]       ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[7]       ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[8]       ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                 ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[9]       ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[10]      ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[11]      ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[12]      ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[13]      ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[14]      ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                ;                   ;         ;
;      - system:u0|system_sdram_controller:sdram_controller|za_data[15]      ; 0                 ; 0       ;
; GPIO_0_D[0]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_0|iOldRdData[0]                          ; 1                 ; 0       ;
;      - system:u0|ParallelPort:led_0|iRegInt~1                              ; 1                 ; 0       ;
;      - system:u0|ParallelPort:led_0|ReadData~1                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder         ; 1                 ; 0       ;
; GPIO_0_D[1]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_0|iOldRdData[1]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_0|iRegInt~2                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_0|ReadData~3                             ; 0                 ; 0       ;
; GPIO_0_D[2]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_0|iOldRdData[2]                          ; 1                 ; 0       ;
;      - system:u0|ParallelPort:led_0|iRegInt~3                              ; 1                 ; 0       ;
;      - system:u0|ParallelPort:led_0|ReadData~4                             ; 1                 ; 0       ;
; GPIO_0_D[3]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_0|iOldRdData[3]                          ; 1                 ; 0       ;
;      - system:u0|ParallelPort:led_0|iRegInt~4                              ; 1                 ; 0       ;
;      - system:u0|ParallelPort:led_0|ReadData~9                             ; 1                 ; 0       ;
; GPIO_0_D[4]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_0|iOldRdData[4]                          ; 1                 ; 0       ;
;      - system:u0|ParallelPort:led_0|iRegInt~5                              ; 1                 ; 0       ;
;      - system:u0|ParallelPort:led_0|ReadData~6                             ; 1                 ; 0       ;
; GPIO_0_D[5]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_0|iOldRdData[5]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_0|iRegInt~0                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_0|ReadData~7                             ; 0                 ; 0       ;
; GPIO_0_D[6]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_0|iOldRdData[6]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_0|iRegInt~6                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_0|ReadData~8                             ; 0                 ; 0       ;
; GPIO_0_D[7]                                                                ;                   ;         ;
;      - system:u0|ParallelPort:led_0|iOldRdData[7]                          ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_0|iRegInt~7                              ; 0                 ; 0       ;
;      - system:u0|ParallelPort:led_0|ReadData~5                             ; 0                 ; 0       ;
; GPIO_0_D[16]                                                               ;                   ;         ;
; GPIO_0_D[17]                                                               ;                   ;         ;
; GPIO_0_D[18]                                                               ;                   ;         ;
; GPIO_0_D[19]                                                               ;                   ;         ;
; GPIO_0_D[20]                                                               ;                   ;         ;
; GPIO_0_D[21]                                                               ;                   ;         ;
; GPIO_0_D[22]                                                               ;                   ;         ;
; GPIO_0_D[23]                                                               ;                   ;         ;
; GPIO_0_D[24]                                                               ;                   ;         ;
; GPIO_0_D[25]                                                               ;                   ;         ;
; GPIO_0_D[26]                                                               ;                   ;         ;
; GPIO_0_D[27]                                                               ;                   ;         ;
; GPIO_0_D[28]                                                               ;                   ;         ;
; GPIO_0_D[29]                                                               ;                   ;         ;
; GPIO_0_D[30]                                                               ;                   ;         ;
; GPIO_0_D[31]                                                               ;                   ;         ;
; GPIO_0_D[32]                                                               ;                   ;         ;
; GPIO_0_D[33]                                                               ;                   ;         ;
; GPIO_0_D[34]                                                               ;                   ;         ;
; GPIO_0_D[35]                                                               ;                   ;         ;
; GPIO_1_D[8]                                                                ;                   ;         ;
; GPIO_1_D[9]                                                                ;                   ;         ;
; GPIO_1_D[10]                                                               ;                   ;         ;
; GPIO_1_D[11]                                                               ;                   ;         ;
; GPIO_1_D[12]                                                               ;                   ;         ;
; GPIO_1_D[13]                                                               ;                   ;         ;
; GPIO_1_D[14]                                                               ;                   ;         ;
; GPIO_1_D[15]                                                               ;                   ;         ;
; GPIO_1_D[16]                                                               ;                   ;         ;
; GPIO_1_D[17]                                                               ;                   ;         ;
; GPIO_1_D[18]                                                               ;                   ;         ;
; GPIO_1_D[19]                                                               ;                   ;         ;
; GPIO_1_D[20]                                                               ;                   ;         ;
; GPIO_1_D[21]                                                               ;                   ;         ;
; GPIO_1_D[22]                                                               ;                   ;         ;
; GPIO_1_D[23]                                                               ;                   ;         ;
; GPIO_1_D[24]                                                               ;                   ;         ;
; GPIO_1_D[25]                                                               ;                   ;         ;
; GPIO_1_D[26]                                                               ;                   ;         ;
; GPIO_1_D[27]                                                               ;                   ;         ;
; GPIO_1_D[28]                                                               ;                   ;         ;
; GPIO_1_D[29]                                                               ;                   ;         ;
; GPIO_1_D[30]                                                               ;                   ;         ;
; GPIO_1_D[31]                                                               ;                   ;         ;
; GPIO_1_D[32]                                                               ;                   ;         ;
; GPIO_1_D[33]                                                               ;                   ;         ;
; GPIO_1_D[34]                                                               ;                   ;         ;
; GPIO_1_D[35]                                                               ;                   ;         ;
; CLOCK_50                                                                   ;                   ;         ;
; KEY_N[0]                                                                   ;                   ;         ;
;      - system:u0|altera_reset_controller:rst_controller_004|merged_reset~0 ; 0                 ; 0       ;
;      - system:u0|altera_reset_controller:rst_controller_001|merged_reset~0 ; 0                 ; 0       ;
;      - system:u0|altera_reset_controller:rst_controller_002|merged_reset~0 ; 0                 ; 0       ;
+----------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                  ; 6595    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 734     ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 38      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X24_Y6_N20             ; 139     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3                      ; LABCELL_X22_Y5_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X22_Y5_N0         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X23_Y5_N8              ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X23_Y5_N12        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                           ; LABCELL_X27_Y5_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                           ; LABCELL_X27_Y5_N18        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~18                          ; LABCELL_X27_Y5_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                             ; FF_X21_Y4_N41             ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]                             ; FF_X21_Y4_N44             ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~3                            ; LABCELL_X22_Y5_N57        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~12                            ; LABCELL_X23_Y4_N57        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~13                            ; LABCELL_X24_Y4_N30        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X22_Y5_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X22_Y5_N24        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X23_Y5_N27        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                    ; MLABCELL_X25_Y5_N9        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                    ; MLABCELL_X25_Y5_N48       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~14                   ; MLABCELL_X25_Y5_N51       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~5      ; LABCELL_X22_Y5_N12        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1 ; LABCELL_X22_Y5_N15        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X24_Y6_N5              ; 18      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X28_Y5_N53             ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X24_Y6_N50             ; 96      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X24_Y5_N38             ; 107     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; MLABCELL_X28_Y5_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X28_Y5_N26             ; 110     ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X22_Y5_N48        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X13_Y4_N15        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X13_Y4_N12        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X17_Y4_N35             ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X11_Y5_N7              ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; LABCELL_X18_Y3_N9         ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; LABCELL_X17_Y3_N57        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X17_Y4_N6         ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; LABCELL_X17_Y4_N3         ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X21_Y4_N20             ; 343     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; LABCELL_X17_Y4_N39        ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                                                                                             ; LABCELL_X18_Y4_N45        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                        ; LABCELL_X12_Y4_N6         ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; LABCELL_X17_Y3_N30        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; LABCELL_X17_Y3_N36        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; LABCELL_X13_Y4_N9         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X13_Y4_N27        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; LABCELL_X16_Y4_N27        ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated|cout_actual                                                                 ; LABCELL_X16_Y4_N21        ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                ; LABCELL_X13_Y4_N0         ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; LABCELL_X17_Y5_N12        ; 1       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X16_Y4_N24        ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; LABCELL_X16_Y4_N54        ; 59      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; LABCELL_X16_Y4_N0         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; LABCELL_X16_Y4_N6         ; 1       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; MLABCELL_X15_Y6_N24       ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; LABCELL_X16_Y4_N9         ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5                                                                                                                                                                                                             ; LABCELL_X18_Y6_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                        ; LABCELL_X19_Y6_N24        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; LABCELL_X18_Y3_N0         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]~0                                                                                                                                                                                                                          ; LABCELL_X17_Y4_N30        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                         ; LABCELL_X18_Y4_N54        ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X18_Y4_N57        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X17_Y3_N39        ; 208     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|Counter:custom_counter_0|ReadData[18]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y17_N21       ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|Counter:custom_counter_0|iRegReset                                                                                                                                                                                                                                                                                                               ; FF_X35_Y17_N14            ; 44      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|Counter:custom_counter_1|ReadData[6]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y12_N33       ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|Counter:custom_counter_1|iRegReset                                                                                                                                                                                                                                                                                                               ; FF_X57_Y14_N20            ; 41      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|ReadData[7]~2                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y12_N42       ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegClrInt[1]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y9_N57        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[0]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y9_N43             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[1]                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y9_N4              ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[2]                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y9_N1              ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[3]                                                                                                                                                                                                                                                                                                                    ; FF_X51_Y7_N1              ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[4]                                                                                                                                                                                                                                                                                                                    ; FF_X51_Y7_N55             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[5]                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y9_N43             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[6]                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y9_N49             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[7]                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y9_N25             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegDir[7]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y9_N39        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_0|iRegEnInt[0]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y7_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|ReadData[7]~3                                                                                                                                                                                                                                                                                                                 ; LABCELL_X62_Y6_N36        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegClrInt[2]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y6_N30        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[0]                                                                                                                                                                                                                                                                                                                    ; FF_X62_Y6_N22             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[1]                                                                                                                                                                                                                                                                                                                    ; FF_X61_Y6_N10             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[2]                                                                                                                                                                                                                                                                                                                    ; FF_X61_Y6_N29             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[3]                                                                                                                                                                                                                                                                                                                    ; FF_X62_Y6_N19             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[4]                                                                                                                                                                                                                                                                                                                    ; FF_X61_Y6_N44             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[5]                                                                                                                                                                                                                                                                                                                    ; FF_X61_Y6_N25             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[6]                                                                                                                                                                                                                                                                                                                    ; FF_X59_Y6_N5              ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[7]                                                                                                                                                                                                                                                                                                                    ; FF_X59_Y6_N1              ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegDir[7]~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X59_Y6_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:led_1|iRegEnInt[0]~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X59_Y6_N6        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|ReadData[4]~2                                                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y4_N18        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegClrInt[0]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y4_N6        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[0]                                                                                                                                                                                                                                                                                                               ; FF_X56_Y4_N29             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[1]                                                                                                                                                                                                                                                                                                               ; FF_X56_Y4_N43             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[2]                                                                                                                                                                                                                                                                                                               ; FF_X57_Y4_N49             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[3]                                                                                                                                                                                                                                                                                                               ; FF_X57_Y4_N52             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[4]                                                                                                                                                                                                                                                                                                               ; FF_X60_Y4_N7              ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[5]                                                                                                                                                                                                                                                                                                               ; FF_X57_Y4_N19             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[6]                                                                                                                                                                                                                                                                                                               ; FF_X59_Y4_N25             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[7]                                                                                                                                                                                                                                                                                                               ; FF_X60_Y4_N31             ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegDir[7]~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y4_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|ParallelPort:shared_pio|iRegEnInt[7]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y4_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_avalon_mailbox:shared_mailbox|command_comb~1                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y17_N36      ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_avalon_mailbox:shared_mailbox|pointer_comb~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y17_N57      ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_avalon_mailbox:shared_mailbox|rcv_mask~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y10_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_avalon_mailbox:shared_mailbox|snd_mask~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y17_N6       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y5_N6         ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                           ; FF_X64_Y18_N29            ; 131     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                            ; FF_X42_Y11_N26            ; 2730    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y8_N57       ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                                                                                                           ; FF_X37_Y17_N41            ; 130     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                            ; FF_X37_Y17_N56            ; 1764    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                    ; FF_X40_Y8_N26             ; 512     ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_004|merged_reset~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y4_N51       ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                    ; FF_X46_Y15_N20            ; 816     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                    ; FF_X46_Y11_N14            ; 50      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                ; FF_X37_Y16_N41            ; 2400    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y11_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y12_N39      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y12_N18      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y14_N48       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                               ; FF_X24_Y12_N50            ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                      ; FF_X13_Y12_N16            ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y15_N45       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                              ; FF_X10_Y14_N5             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                              ; FF_X23_Y9_N32             ; 912     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y12_N30       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y12_N30       ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y16_N33       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y19_N3        ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                   ; FF_X11_Y17_N38            ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y16_N51       ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                  ; FF_X11_Y15_N17            ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y17_N9        ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                              ; FF_X17_Y12_N14            ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_src2[10]~1                                                                                                                                                                                                                                                                                             ; LABCELL_X12_Y10_N33       ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y12_N54       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y16_N57       ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y16_N54       ; 194     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y16_N45       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y20_N27      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                 ; FF_X21_Y12_N14            ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y14_N45       ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y15_N0        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_address_offset_field[2]~1                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y11_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|d_writedata[26]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y14_N6        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y12_N33       ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y12_N48       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y12_N42       ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                       ; FF_X27_Y17_N37            ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y15_N27      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y16_N0        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y16_N12       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y18_N27      ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y16_N0       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                     ; FF_X29_Y9_N41             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|jxuir                                                                                ; FF_X19_Y7_N32             ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                               ; LABCELL_X19_Y7_N21        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                               ; MLABCELL_X25_Y7_N27       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|take_action_ocimem_a~2                                                               ; LABCELL_X24_Y7_N45        ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                 ; LABCELL_X24_Y7_N30        ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk|update_jdo_strobe                                                                    ; FF_X19_Y7_N50             ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[29]~13                                                                                  ; LABCELL_X22_Y6_N27        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[8]~10                                                                                   ; LABCELL_X22_Y6_N6         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[8]~9                                                                                    ; LABCELL_X23_Y7_N51        ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr~14                                                                                      ; LABCELL_X22_Y6_N18        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_avalon_reg:the_system_CPU_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                        ; LABCELL_X27_Y11_N3        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_avalon_reg:the_system_CPU_0_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                   ; LABCELL_X27_Y11_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_oci_break:the_system_CPU_0_cpu_nios2_oci_break|break_readreg[20]~0                                                                                                                                                      ; LABCELL_X19_Y7_N18        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_oci_break:the_system_CPU_0_cpu_nios2_oci_break|break_readreg[20]~1                                                                                                                                                      ; LABCELL_X22_Y7_N27        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                                   ; MLABCELL_X25_Y7_N3        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|MonDReg[13]~4                                                                                                                                                                  ; LABCELL_X22_Y8_N54        ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                               ; LABCELL_X29_Y9_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                 ; LABCELL_X27_Y11_N48       ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X66_Y7_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y8_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                                    ; MLABCELL_X65_Y9_N3        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X66_Y9_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                               ; FF_X71_Y8_N26             ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                      ; FF_X72_Y8_N16             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y10_N9       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_inst_result[17]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X75_Y10_N48       ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                              ; FF_X73_Y6_N32             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                              ; FF_X64_Y9_N38             ; 910     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                  ; LABCELL_X68_Y8_N0         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X72_Y11_N24      ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                  ; MLABCELL_X82_Y11_N21      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                      ; MLABCELL_X78_Y11_N30      ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                   ; FF_X79_Y14_N50            ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y13_N48       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                  ; FF_X80_Y11_N26            ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                          ; LABCELL_X74_Y12_N39       ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                              ; FF_X82_Y10_N14            ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                  ; FF_X74_Y7_N14             ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_src2[7]~2                                                                                                                                                                                                                                                                                              ; MLABCELL_X84_Y8_N48       ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X73_Y8_N42        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                               ; LABCELL_X77_Y11_N27       ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                ; LABCELL_X74_Y12_N24       ; 188     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                   ; LABCELL_X79_Y11_N9        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                             ; LABCELL_X75_Y11_N36       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                 ; FF_X71_Y9_N29             ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X72_Y10_N12      ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|W_ienable_reg_irq1_nxt~0                                                                                                                                                                                                                                                                                 ; LABCELL_X77_Y10_N21       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                              ; LABCELL_X61_Y10_N15       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|d_writedata[30]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y9_N30        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                     ; LABCELL_X67_Y9_N54        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y8_N9         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y10_N45       ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                       ; FF_X65_Y10_N43            ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y10_N3       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                    ; LABCELL_X73_Y13_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                  ; LABCELL_X73_Y13_N12       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                ; MLABCELL_X72_Y12_N21      ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y13_N33       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                     ; FF_X63_Y10_N14            ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|jxuir                                                                                ; FF_X40_Y11_N31            ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                               ; LABCELL_X40_Y11_N36       ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                               ; LABCELL_X61_Y7_N39        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|take_action_ocimem_a~2                                                               ; LABCELL_X57_Y7_N24        ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                 ; LABCELL_X57_Y7_N51        ; 38      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk|update_jdo_strobe                                                                    ; FF_X40_Y11_N59            ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[19]~13                                                                                  ; LABCELL_X50_Y5_N57        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[37]~23                                                                                  ; LABCELL_X50_Y5_N12        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[3]~10                                                                                   ; LABCELL_X50_Y5_N33        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[3]~9                                                                                    ; LABCELL_X50_Y5_N30        ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr~14                                                                                      ; LABCELL_X50_Y5_N48        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_avalon_reg:the_system_CPU_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                        ; LABCELL_X60_Y8_N3         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_avalon_reg:the_system_CPU_1_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                   ; LABCELL_X60_Y8_N0         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_oci_break:the_system_CPU_1_cpu_nios2_oci_break|break_readreg[17]~0                                                                                                                                                      ; LABCELL_X40_Y11_N33       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_oci_break:the_system_CPU_1_cpu_nios2_oci_break|break_readreg[17]~1                                                                                                                                                      ; LABCELL_X53_Y5_N18        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                                   ; LABCELL_X61_Y7_N57        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|MonDReg[6]~4                                                                                                                                                                   ; MLABCELL_X52_Y7_N57       ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                               ; MLABCELL_X59_Y8_N36       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                 ; LABCELL_X60_Y8_N24        ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|always0~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y25_N42       ; 68      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|always10~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y25_N27       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|always1~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y23_N51      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|always3~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y25_N45       ; 82      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|always4~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y25_N57       ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|always6~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y25_N21       ; 73      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|always7~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y25_N39       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|always9~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y25_N48       ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_0|global_reset~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y20_N42       ; 463     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|always0~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y17_N9        ; 80      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|always10~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X68_Y17_N54       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|always1~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y18_N51       ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|always3~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y17_N48       ; 74      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|always4~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y17_N42       ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|always6~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y17_N57       ; 70      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|always7~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y17_N24       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|always9~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y17_N39       ; 76      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_PERC_0:perc_1|global_reset~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X64_Y9_N6         ; 460     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                                                                 ; LABCELL_X30_Y21_N33       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated|decode_8la:decode3|w_anode1088w[2]~0                                                                                                                                                                                                                               ; LABCELL_X30_Y21_N12       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated|decode_8la:decode3|w_anode1096w[2]~0                                                                                                                                                                                                                               ; LABCELL_X30_Y21_N21       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated|decode_8la:decode3|w_anode1104w[2]~0                                                                                                                                                                                                                               ; LABCELL_X30_Y21_N42       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_0:sram_0|wren~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y20_N24      ; 132     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram|altsyncram_5cm1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                                                                 ; MLABCELL_X59_Y13_N48      ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram|altsyncram_5cm1:auto_generated|decode_8la:decode3|w_anode1088w[2]                                                                                                                                                                                                                                 ; MLABCELL_X59_Y13_N30      ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram|altsyncram_5cm1:auto_generated|decode_8la:decode3|w_anode1096w[2]                                                                                                                                                                                                                                 ; MLABCELL_X59_Y13_N33      ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram|altsyncram_5cm1:auto_generated|decode_8la:decode3|w_anode1104w[2]                                                                                                                                                                                                                                 ; MLABCELL_X59_Y13_N0       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_SRAM_1:sram_1|wren~1                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X59_Y13_N36      ; 128     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                 ; LABCELL_X27_Y7_N0         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                  ; LABCELL_X33_Y8_N54        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y7_N30       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                     ; LABCELL_X27_Y7_N18        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                    ; LABCELL_X27_Y7_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y10_N57       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                           ; FF_X31_Y12_N47            ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y12_N39       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y7_N42       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                            ; FF_X31_Y12_N26            ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                              ; LABCELL_X33_Y11_N27       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                              ; LABCELL_X31_Y12_N42       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y11_N6       ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                    ; LABCELL_X51_Y8_N24        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                              ; LABCELL_X46_Y5_N12        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                 ; LABCELL_X46_Y5_N18        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                 ; LABCELL_X46_Y5_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|fifo_rd~2                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y11_N36       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|fifo_wr                                                                                                                                                                                                                                                                                                           ; FF_X53_Y11_N44            ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|ien_AE~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X53_Y11_N39       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|rd_wfifo                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y8_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|read_0                                                                                                                                                                                                                                                                                                            ; FF_X53_Y11_N23            ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                              ; LABCELL_X50_Y11_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                              ; LABCELL_X51_Y8_N12        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart_0:jtag_uart_1|wr_rfifo                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y9_N33        ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X31_Y13_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X61_Y11_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                      ; MLABCELL_X34_Y15_N21      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rdata_fifo|always4~0                                                                                                                                                                                                                      ; MLABCELL_X34_Y15_N15      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                    ; LABCELL_X35_Y15_N36       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                        ; LABCELL_X36_Y13_N57       ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                        ; LABCELL_X36_Y13_N0        ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                          ; LABCELL_X36_Y13_N27       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X40_Y13_N0        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X42_Y12_N54       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X60_Y9_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X61_Y9_N12        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_1_avalon_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                  ; FF_X59_Y12_N14            ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perc_0_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N36       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perc_0_control_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                 ; LABCELL_X42_Y19_N39       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perc_0_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X42_Y19_N27       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X35_Y18_N36       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                             ; LABCELL_X35_Y18_N12       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                           ; MLABCELL_X34_Y20_N36      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                       ; MLABCELL_X39_Y11_N42      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                      ; LABCELL_X31_Y11_N36       ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X36_Y14_N15       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y7_N33       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y7_N3        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y7_N54       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                    ; LABCELL_X37_Y7_N0         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                    ; LABCELL_X37_Y7_N33        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                    ; LABCELL_X37_Y7_N15        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; FF_X39_Y7_N44             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                ; MLABCELL_X39_Y8_N39       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                  ; FF_X39_Y7_N26             ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                  ; FF_X39_Y7_N47             ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                  ; FF_X39_Y7_N29             ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                  ; FF_X39_Y7_N14             ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                  ; FF_X39_Y7_N17             ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rdata_fifo|always0~0                                                                                                                                                                                                                       ; LABCELL_X43_Y17_N12       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rdata_fifo|always4~0                                                                                                                                                                                                                       ; LABCELL_X45_Y17_N45       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mailbox_avmm_msg_sender_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                     ; LABCELL_X43_Y17_N48       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X48_Y16_N6        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_mutex_pio_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                ; LABCELL_X48_Y16_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                            ; LABCELL_X48_Y12_N48       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_pio_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                              ; LABCELL_X45_Y12_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X30_Y18_N57       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; MLABCELL_X28_Y20_N3       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X62_Y11_N39       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X45_Y7_N57        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                ; LABCELL_X45_Y7_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X39_Y19_N51      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                           ; LABCELL_X40_Y19_N33       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; MLABCELL_X39_Y19_N54      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                        ; LABCELL_X35_Y15_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X40_Y17_N42       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X37_Y13_N45       ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                        ; LABCELL_X50_Y11_N30       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X40_Y17_N48       ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X42_Y17_N48       ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X40_Y17_N39       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X40_Y17_N12       ; 56      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                          ; LABCELL_X37_Y11_N51       ; 69      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X37_Y19_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                          ; MLABCELL_X47_Y14_N30      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X42_Y15_N39       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                        ; LABCELL_X36_Y20_N3        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X36_Y19_N39       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                          ; LABCELL_X45_Y11_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X55_Y10_N9        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X55_Y10_N39       ; 69      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; LABCELL_X31_Y16_N45       ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; LABCELL_X36_Y13_N42       ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                               ; MLABCELL_X39_Y15_N36      ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; MLABCELL_X34_Y15_N30      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; LABCELL_X40_Y13_N27       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; LABCELL_X45_Y12_N48       ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; LABCELL_X43_Y17_N3        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; LABCELL_X45_Y7_N12        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; LABCELL_X42_Y18_N33       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; MLABCELL_X34_Y18_N21      ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                          ; MLABCELL_X34_Y18_N57      ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; MLABCELL_X39_Y11_N15      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; MLABCELL_X39_Y11_N39      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; MLABCELL_X39_Y19_N30      ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; LABCELL_X48_Y16_N12       ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                               ; LABCELL_X35_Y18_N0        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                            ; LABCELL_X35_Y18_N15       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                            ; LABCELL_X31_Y12_N48       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                              ; LABCELL_X36_Y12_N45       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                       ; LABCELL_X42_Y12_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_1_avalon_slave_0_agent|comb~0                                                                                                                                                                                                                                           ; LABCELL_X60_Y9_N6         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_1_avalon_slave_0_agent|rp_valid                                                                                                                                                                                                                                         ; LABCELL_X60_Y9_N9         ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                        ; MLABCELL_X39_Y8_N57       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_mailbox_avmm_msg_receiver_agent|m0_read~0                                                                                                                                                                                                                            ; LABCELL_X55_Y13_N39       ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                  ; LABCELL_X45_Y12_N39       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator|read_latency_shift_reg~0                                                                                                                                                                                                     ; LABCELL_X43_Y17_N21       ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                   ; LABCELL_X36_Y21_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                ; LABCELL_X36_Y12_N0        ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                            ; LABCELL_X33_Y16_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                         ; LABCELL_X33_Y16_N15       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                   ; LABCELL_X60_Y10_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                ; MLABCELL_X59_Y10_N30      ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                         ; MLABCELL_X65_Y10_N15      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_cmd_width_adapter|count~0                                                                                                                                                                                                                            ; LABCELL_X37_Y13_N39       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_cmd_width_adapter|data_reg[2]~0                                                                                                                                                                                                                      ; MLABCELL_X39_Y12_N6       ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                                                                                            ; FF_X37_Y13_N23            ; 59      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter|Equal0~0                                                                                                                                                                                                                           ; LABCELL_X42_Y12_N6        ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter|always10~1                                                                                                                                                                                                                         ; MLABCELL_X39_Y14_N42      ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter|always9~0                                                                                                                                                                                                                          ; LABCELL_X40_Y13_N30       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter|count~1                                                                                                                                                                                                                            ; MLABCELL_X59_Y9_N6        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter|data_reg[8]~0                                                                                                                                                                                                                      ; MLABCELL_X59_Y9_N48       ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                                                                                            ; FF_X55_Y9_N59             ; 60      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_1_avalon_slave_0_rsp_width_adapter|always10~1                                                                                                                                                                                                                         ; LABCELL_X60_Y9_N51        ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[1]~0                                                                                                                                                                                                                     ; LABCELL_X40_Y6_N48        ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                             ; FF_X40_Y6_N8              ; 71      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                          ; LABCELL_X36_Y14_N42       ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                           ; MLABCELL_X39_Y11_N9       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:shared_pio_avalon_slave_0_cmd_width_adapter|count~2                                                                                                                                                                                                                       ; LABCELL_X48_Y9_N6         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:shared_pio_avalon_slave_0_cmd_width_adapter|data_reg[1]~0                                                                                                                                                                                                                 ; LABCELL_X48_Y9_N12        ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:shared_pio_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                                                                                       ; FF_X50_Y10_N50            ; 63      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:shared_pio_avalon_slave_0_rsp_width_adapter|always10~1                                                                                                                                                                                                                    ; LABCELL_X48_Y12_N0        ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:shared_pio_avalon_slave_0_rsp_width_adapter|always9~0                                                                                                                                                                                                                     ; MLABCELL_X47_Y12_N6       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                   ; LABCELL_X50_Y10_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X50_Y10_N33       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                   ; LABCELL_X45_Y11_N30       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X45_Y11_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                   ; LABCELL_X31_Y13_N36       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X31_Y13_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                   ; MLABCELL_X34_Y17_N54      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                       ; MLABCELL_X28_Y20_N27      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                   ; LABCELL_X40_Y6_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X40_Y6_N9         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                   ; LABCELL_X50_Y13_N57       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|src_data[38]                                                                                                                                                                                                                                         ; MLABCELL_X47_Y13_N36      ; 37      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X50_Y13_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                   ; LABCELL_X63_Y10_N42       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_018|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X63_Y10_N30       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                   ; MLABCELL_X59_Y13_N54      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_019|update_grant~0                                                                                                                                                                                                                                       ; MLABCELL_X59_Y13_N24      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_pio_0:pio_0|always0~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y20_N6        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_pio_0:pio_1|always0~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X56_Y9_N12        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; 2702    ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y8_N1 ; 647     ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y1_N18       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|WideOr17~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y1_N0        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|active_rnw~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y3_N57       ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|comb~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y3_N21        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|m_addr[7]~2                                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y2_N36        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                             ; FF_X34_Y3_N19             ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                                                                       ; FF_X31_Y3_N14             ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X24_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X26_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X30_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X18_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X32_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X32_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X26_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X24_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X28_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X28_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X30_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X18_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N62     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N45     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                  ; LABCELL_X33_Y3_N18        ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram_controller:sdram_controller|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                  ; LABCELL_X33_Y3_N3         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_shared_mutex_PIO:shared_mutex_pio|mutex_reg_enable~8                                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y16_N54       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_shared_mutex_PIO:shared_mutex_pio|reset_reg_enable~1                                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y16_N27       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y20_N33       ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y20_N30       ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y20_N45       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y21_N21       ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y20_N48       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y21_N3        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_1|always0~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X68_Y13_N21       ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_1|always0~1                                                                                                                                                                                                                                                                                                                 ; LABCELL_X68_Y13_N45       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_1|control_wr_strobe                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y13_N21       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_1|period_h_wr_strobe                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y13_N12       ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_1|period_l_wr_strobe                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y13_N42       ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_timer_0:timer_1|snap_strobe~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y13_N30       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                       ;
+-----------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                  ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                              ; PIN_AF14                  ; 6595    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                          ; JTAG_X0_Y2_N3             ; 734     ; Global Clock         ; GCLK3            ; --                        ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; 2702    ; Global Clock         ; GCLK7            ; --                        ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]   ; PLLOUTPUTCOUNTER_X0_Y8_N1 ; 647     ; Global Clock         ; GCLK5            ; --                        ;
; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]   ; PLLOUTPUTCOUNTER_X0_Y4_N1 ; 1       ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; 2731    ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; 2401    ;
; system:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                         ; 1764    ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|A_mem_stall                                                                           ; 912     ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|A_mem_stall                                                                           ; 910     ;
; system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 816     ;
; system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 512     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF               ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jb84:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 60           ; 128          ; 60           ; yes                    ; no                      ; yes                    ; no                      ; 7680    ; 128                         ; 60                          ; 128                         ; 60                          ; 7680                ; 2           ; 0     ; None              ; M10K_X5_Y4_N0, M10K_X5_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None              ; M10K_X14_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None              ; M10K_X26_Y12_N0, M10K_X26_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152    ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1           ; 0     ; None              ; M10K_X26_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None              ; M10K_X26_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None              ; M10K_X14_Y18_N0, M10K_X26_Y17_N0, M10K_X14_Y17_N0, M10K_X14_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944    ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1           ; 0     ; None              ; M10K_X26_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None              ; M10K_X26_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None              ; M10K_X14_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_register_bank_b_module:system_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None              ; M10K_X14_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None              ; M10K_X76_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_data_module:system_CPU_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None              ; M10K_X69_Y9_N0, M10K_X69_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_tag_module:system_CPU_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152    ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1           ; 0     ; None              ; M10K_X69_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_dc_victim_module:system_CPU_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None              ; M10K_X69_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_ic_data_module:system_CPU_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None              ; M10K_X76_Y12_N0, M10K_X69_Y12_N0, M10K_X69_Y14_N0, M10K_X76_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_ic_tag_module:system_CPU_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944    ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1           ; 0     ; None              ; M10K_X76_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem|system_CPU_1_cpu_ociram_sp_ram_module:system_CPU_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None              ; M10K_X58_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_register_bank_a_module:system_CPU_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None              ; M10K_X76_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_register_bank_b_module:system_CPU_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None              ; M10K_X76_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system:u0|system_SRAM_0:sram_0|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 32000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024000 ; 32000                       ; 32                          ; --                          ; --                          ; 1024000             ; 128         ; 0     ; system_SRAM_0.hex ; M10K_X41_Y24_N0, M10K_X26_Y24_N0, M10K_X41_Y25_N0, M10K_X38_Y23_N0, M10K_X14_Y26_N0, M10K_X26_Y29_N0, M10K_X14_Y29_N0, M10K_X26_Y30_N0, M10K_X14_Y19_N0, M10K_X26_Y20_N0, M10K_X26_Y21_N0, M10K_X14_Y21_N0, M10K_X38_Y26_N0, M10K_X41_Y26_N0, M10K_X26_Y27_N0, M10K_X26_Y28_N0, M10K_X38_Y4_N0, M10K_X41_Y6_N0, M10K_X38_Y10_N0, M10K_X38_Y9_N0, M10K_X14_Y27_N0, M10K_X14_Y35_N0, M10K_X14_Y25_N0, M10K_X26_Y35_N0, M10K_X41_Y13_N0, M10K_X41_Y8_N0, M10K_X38_Y11_N0, M10K_X41_Y11_N0, M10K_X14_Y4_N0, M10K_X5_Y3_N0, M10K_X14_Y7_N0, M10K_X14_Y6_N0, M10K_X38_Y14_N0, M10K_X41_Y14_N0, M10K_X38_Y13_N0, M10K_X38_Y15_N0, M10K_X26_Y19_N0, M10K_X5_Y14_N0, M10K_X14_Y15_N0, M10K_X14_Y14_N0, M10K_X38_Y19_N0, M10K_X41_Y18_N0, M10K_X26_Y18_N0, M10K_X41_Y19_N0, M10K_X26_Y15_N0, M10K_X41_Y15_N0, M10K_X41_Y16_N0, M10K_X38_Y16_N0, M10K_X41_Y4_N0, M10K_X41_Y5_N0, M10K_X38_Y5_N0, M10K_X38_Y6_N0, M10K_X38_Y20_N0, M10K_X38_Y25_N0, M10K_X38_Y29_N0, M10K_X38_Y30_N0, M10K_X14_Y10_N0, M10K_X5_Y8_N0, M10K_X5_Y7_N0, M10K_X5_Y10_N0, M10K_X38_Y3_N0, M10K_X38_Y2_N0, M10K_X38_Y7_N0, M10K_X38_Y1_N0, M10K_X14_Y3_N0, M10K_X14_Y2_N0, M10K_X26_Y5_N0, M10K_X14_Y5_N0, M10K_X38_Y21_N0, M10K_X38_Y27_N0, M10K_X41_Y21_N0, M10K_X41_Y27_N0, M10K_X26_Y3_N0, M10K_X26_Y4_N0, M10K_X26_Y9_N0, M10K_X26_Y2_N0, M10K_X38_Y18_N0, M10K_X38_Y17_N0, M10K_X41_Y17_N0, M10K_X38_Y28_N0, M10K_X14_Y11_N0, M10K_X5_Y9_N0, M10K_X5_Y12_N0, M10K_X5_Y11_N0, M10K_X41_Y34_N0, M10K_X41_Y35_N0, M10K_X38_Y31_N0, M10K_X41_Y33_N0, M10K_X5_Y34_N0, M10K_X5_Y33_N0, M10K_X14_Y32_N0, M10K_X26_Y34_N0, M10K_X14_Y8_N0, M10K_X14_Y9_N0, M10K_X26_Y6_N0, M10K_X26_Y7_N0, M10K_X14_Y36_N0, M10K_X5_Y36_N0, M10K_X5_Y32_N0, M10K_X5_Y35_N0, M10K_X14_Y31_N0, M10K_X14_Y24_N0, M10K_X14_Y23_N0, M10K_X26_Y33_N0, M10K_X26_Y25_N0, M10K_X26_Y26_N0, M10K_X26_Y23_N0, M10K_X26_Y22_N0, M10K_X14_Y34_N0, M10K_X14_Y28_N0, M10K_X14_Y33_N0, M10K_X14_Y30_N0, M10K_X26_Y36_N0, M10K_X38_Y36_N0, M10K_X38_Y32_N0, M10K_X38_Y34_N0, M10K_X41_Y31_N0, M10K_X41_Y29_N0, M10K_X41_Y32_N0, M10K_X38_Y33_N0, M10K_X41_Y22_N0, M10K_X41_Y20_N0, M10K_X38_Y22_N0, M10K_X41_Y23_N0, M10K_X38_Y35_N0, M10K_X26_Y31_N0, M10K_X38_Y24_N0, M10K_X26_Y32_N0                ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system:u0|system_SRAM_1:sram_1|altsyncram:the_altsyncram|altsyncram_5cm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 32000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024000 ; 32000                       ; 32                          ; --                          ; --                          ; 1024000             ; 128         ; 0     ; system_SRAM_1.hex ; M10K_X76_Y19_N0, M10K_X76_Y21_N0, M10K_X69_Y21_N0, M10K_X76_Y20_N0, M10K_X76_Y10_N0, M10K_X76_Y9_N0, M10K_X69_Y7_N0, M10K_X76_Y3_N0, M10K_X69_Y18_N0, M10K_X69_Y13_N0, M10K_X69_Y17_N0, M10K_X69_Y19_N0, M10K_X58_Y3_N0, M10K_X58_Y7_N0, M10K_X69_Y1_N0, M10K_X69_Y3_N0, M10K_X76_Y25_N0, M10K_X69_Y24_N0, M10K_X76_Y30_N0, M10K_X76_Y31_N0, M10K_X69_Y28_N0, M10K_X69_Y31_N0, M10K_X76_Y32_N0, M10K_X69_Y30_N0, M10K_X58_Y24_N0, M10K_X49_Y24_N0, M10K_X49_Y23_N0, M10K_X49_Y26_N0, M10K_X58_Y21_N0, M10K_X69_Y23_N0, M10K_X58_Y19_N0, M10K_X69_Y22_N0, M10K_X49_Y20_N0, M10K_X49_Y18_N0, M10K_X58_Y20_N0, M10K_X49_Y19_N0, M10K_X58_Y27_N0, M10K_X58_Y25_N0, M10K_X49_Y27_N0, M10K_X49_Y25_N0, M10K_X49_Y16_N0, M10K_X49_Y17_N0, M10K_X49_Y15_N0, M10K_X49_Y14_N0, M10K_X58_Y10_N0, M10K_X58_Y11_N0, M10K_X58_Y6_N0, M10K_X58_Y13_N0, M10K_X76_Y15_N0, M10K_X76_Y18_N0, M10K_X76_Y16_N0, M10K_X76_Y17_N0, M10K_X58_Y9_N0, M10K_X41_Y7_N0, M10K_X41_Y3_N0, M10K_X49_Y3_N0, M10K_X49_Y28_N0, M10K_X58_Y26_N0, M10K_X49_Y21_N0, M10K_X49_Y22_N0, M10K_X49_Y13_N0, M10K_X49_Y11_N0, M10K_X58_Y12_N0, M10K_X49_Y12_N0, M10K_X58_Y30_N0, M10K_X58_Y32_N0, M10K_X49_Y32_N0, M10K_X58_Y28_N0, M10K_X49_Y30_N0, M10K_X41_Y30_N0, M10K_X41_Y28_N0, M10K_X49_Y29_N0, M10K_X76_Y28_N0, M10K_X76_Y29_N0, M10K_X76_Y27_N0, M10K_X76_Y26_N0, M10K_X49_Y2_N0, M10K_X49_Y4_N0, M10K_X58_Y1_N0, M10K_X49_Y8_N0, M10K_X58_Y18_N0, M10K_X58_Y22_N0, M10K_X58_Y23_N0, M10K_X58_Y17_N0, M10K_X58_Y33_N0, M10K_X58_Y35_N0, M10K_X49_Y35_N0, M10K_X49_Y34_N0, M10K_X69_Y27_N0, M10K_X69_Y25_N0, M10K_X69_Y29_N0, M10K_X69_Y26_N0, M10K_X58_Y31_N0, M10K_X69_Y32_N0, M10K_X69_Y33_N0, M10K_X69_Y34_N0, M10K_X58_Y14_N0, M10K_X58_Y16_N0, M10K_X69_Y15_N0, M10K_X58_Y15_N0, M10K_X49_Y31_N0, M10K_X58_Y34_N0, M10K_X58_Y29_N0, M10K_X49_Y33_N0, M10K_X58_Y2_N0, M10K_X69_Y4_N0, M10K_X69_Y2_N0, M10K_X69_Y6_N0, M10K_X76_Y4_N0, M10K_X76_Y6_N0, M10K_X69_Y5_N0, M10K_X76_Y5_N0, M10K_X49_Y7_N0, M10K_X49_Y6_N0, M10K_X58_Y5_N0, M10K_X58_Y4_N0, M10K_X49_Y10_N0, M10K_X41_Y9_N0, M10K_X41_Y10_N0, M10K_X41_Y12_N0, M10K_X76_Y33_N0, M10K_X69_Y35_N0, M10K_X76_Y35_N0, M10K_X76_Y34_N0, M10K_X76_Y23_N0, M10K_X69_Y16_N0, M10K_X69_Y20_N0, M10K_X76_Y22_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None              ; M10K_X38_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None              ; M10K_X26_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None              ; M10K_X49_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; system:u0|system_jtag_uart_0:jtag_uart_1|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None              ; M10K_X49_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None              ; M10K_X38_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                           ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X86_Y6_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 25,730 / 289,320 ( 9 % )  ;
; C12 interconnects                           ; 336 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 7,842 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 4,863 / 56,300 ( 9 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 2,377 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,898 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 498 / 12,676 ( 4 % )      ;
; R14/C12 interconnect drivers                ; 638 / 20,720 ( 3 % )      ;
; R3 interconnects                            ; 9,877 / 130,992 ( 8 % )   ;
; R6 interconnects                            ; 16,805 / 266,960 ( 6 % )  ;
; Spine clocks                                ; 22 / 360 ( 6 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 126          ; 37           ; 126          ; 0            ; 0            ; 130       ; 126          ; 0            ; 130       ; 130       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 93           ; 4            ; 130          ; 130          ; 0         ; 4            ; 130          ; 0         ; 0         ; 130          ; 130          ; 130          ; 130          ; 130          ; 130          ; 130          ; 130          ; 130          ; 130          ; 82           ; 130          ; 130          ; 130          ; 130          ; 130          ; 130          ; 130          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[16]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[17]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[18]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[19]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[20]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[21]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[22]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[23]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[24]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[25]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[26]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[27]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[28]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[29]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[30]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[31]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[32]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[33]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[34]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_D[35]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[16]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[17]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[18]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[19]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[20]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[21]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[22]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[23]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[24]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[25]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[26]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[27]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[28]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[29]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[30]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[31]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[32]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[33]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[34]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D[35]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 887.2             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 428.9             ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                      ; 6.292             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                      ; 6.292             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                      ; 6.292             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 5.945             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 5.945             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 5.945             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[37]                                                                                   ; 5.522             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[37]                                                                                   ; 5.401             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[37]                                                                                   ; 5.385             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 5.274             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 5.274             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 5.274             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 5.274             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 5.274             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 5.274             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 5.274             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[37]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[37]                                                                                   ; 5.215             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[37]                                                                                   ; 5.215             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[37]                                                                                   ; 5.215             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 5.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 5.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 5.160             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                          ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 4.855             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                              ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 4.855             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                 ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 4.855             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                    ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 4.855             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 4.855             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 4.649             ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                    ; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 4.649             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|DRsize.100                                                                               ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[35]                                                                                   ; 4.406             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[36]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[35]                                                                                   ; 4.406             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 4.397             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.327             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.327             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|DRsize.100                                                                               ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[35]                                                                                   ; 4.284             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[36]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[35]                                                                                   ; 4.284             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.089             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.086             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; 1.085             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[35]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[35]                                                                                   ; 1.085             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; 1.082             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[22]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[21]                                                                                   ; 1.082             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                              ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                              ; 1.075             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                            ; 1.073             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[35]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[35]                                                                                   ; 1.065             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.064             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[10]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[9]                                                                                    ; 1.064             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                              ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                              ; 1.060             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[7]                                                                                    ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[6]                                                                                    ; 1.057             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; 1.057             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.055             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.052             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.051             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; 1.050             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                 ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                 ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 1.049             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|DRsize.010                                                                               ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[15]                                                                                   ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 1.048             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.047             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[28]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[27]                                                                                   ; 1.047             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[30]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[29]                                                                                   ; 1.047             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[24]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[23]                                                                                   ; 1.047             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[26]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[25]                                                                                   ; 1.047             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[4]                                                                                    ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[3]                                                                                    ; 1.046             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[12]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[11]                                                                                   ; 1.046             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[4]                                                                                    ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[3]                                                                                    ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 1.045             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[29]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[28]                                                                                   ; 1.045             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[27]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[26]                                                                                   ; 1.045             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[25]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[24]                                                                                   ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.044             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                         ; 1.044             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; 1.044             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; 1.044             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[15]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[14]                                                                                   ; 1.043             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.043             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[13]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[12]                                                                                   ; 1.043             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 1.043             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                              ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                              ; 1.042             ;
; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                 ; system:u0|system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.041             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.041             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[11]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[10]                                                                                   ; 1.041             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[37]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[36]                                                                                   ; 1.039             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.038             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.037             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[11]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[10]                                                                                   ; 1.037             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[14]                                                                                   ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[13]                                                                                   ; 1.037             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[7]                                                                                    ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[6]                                                                                    ; 1.037             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[27]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[26]                                                                                   ; 1.036             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                    ; 1.035             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[29]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[28]                                                                                   ; 1.035             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[25]                                                                                   ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[24]                                                                                   ; 1.035             ;
; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[5]                                                                                    ; system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck|sr[4]                                                                                    ; 1.035             ;
; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[5]                                                                                    ; system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck|sr[4]                                                                                    ; 1.034             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "sdram_instrCacheEnabled_dataCacheEnabled"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 5 clocks (5 global)
    Info (11162): system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2961 fanout uses global clock CLKCTRL_G7
    Info (11162): system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2
    Info (11162): system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 650 fanout uses global clock CLKCTRL_G5
    Info (11162): CLOCK_50~inputCLKENA0 with 6758 fanout uses global clock CLKCTRL_G4
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 767 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system:u0|system_sdram_controller:sdram_controller|m_addr[0] is being clocked by CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Block RAM
    Extra Info (176218): Packed 160 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 50 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_D9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:19
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:29
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:34
Info (11888): Total time spent on timing analysis during the Fitter is 8.39 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:43
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0_D[16] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[17] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[18] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[19] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[20] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[21] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[22] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[23] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[24] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[25] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[26] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[27] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[28] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[29] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[30] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[31] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[32] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[33] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[34] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0_D[35] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_1_D[8] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[9] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[10] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[11] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[12] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[13] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[14] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[15] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[16] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[17] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[18] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[19] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[20] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[21] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[22] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[23] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[24] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[25] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[26] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[27] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[28] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[29] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[30] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[31] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[32] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[33] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[34] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Info (169065): Pin GPIO_1_D[35] has a permanently disabled output enable File: C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Info (144001): Generated suppressed messages file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 328 warnings
    Info: Peak virtual memory: 7168 megabytes
    Info: Processing ended: Wed Apr 27 20:36:18 2022
    Info: Elapsed time: 00:03:34
    Info: Total CPU time (on all processors): 00:08:37


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.fit.smsg.


