/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [3:0] _01_;
  wire [12:0] celloutsig_0_0z;
  reg [5:0] celloutsig_0_10z;
  wire [19:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_18z;
  wire [30:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= celloutsig_1_2z[10:1];
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= celloutsig_1_1z[13:10];
  assign celloutsig_0_0z = in_data[66:54] % { 1'h1, in_data[42:31] };
  assign celloutsig_1_7z = celloutsig_1_5z[4:2] % { 1'h1, in_data[179:178] };
  assign celloutsig_0_4z = { celloutsig_0_3z[5:3], celloutsig_0_3z } % { 1'h1, celloutsig_0_2z[11:10], celloutsig_0_3z[6:1], in_data[0] };
  assign celloutsig_1_18z = { celloutsig_1_4z[2:1], celloutsig_1_4z } % { 1'h1, celloutsig_1_6z[9:6] };
  assign celloutsig_0_7z = in_data[29:19] % { 1'h1, in_data[60:59], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z[3:2], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[8:0] };
  assign celloutsig_0_9z = in_data[68:58] % { 1'h1, celloutsig_0_0z[4:2], celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_12z[10:1] % { 1'h1, celloutsig_0_4z[7], celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_13z[8:2] % { 1'h1, celloutsig_0_8z[8:3] };
  assign celloutsig_1_1z = { celloutsig_1_0z[7:3], celloutsig_1_0z } % { 1'h1, in_data[115:103] };
  assign celloutsig_1_2z = celloutsig_1_1z[10:0] % { 1'h1, in_data[154], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_1z[6:4] % { 1'h1, celloutsig_1_3z[3:2] };
  assign celloutsig_0_3z = celloutsig_0_0z[9:3] - celloutsig_0_2z[10:4];
  assign celloutsig_1_5z = { celloutsig_1_2z[3:1], celloutsig_1_0z } - in_data[167:156];
  assign celloutsig_1_6z = { celloutsig_1_3z[4:3], celloutsig_1_5z } - celloutsig_1_1z;
  assign celloutsig_1_19z = { celloutsig_1_3z[4:0], celloutsig_1_0z, celloutsig_1_3z, _00_ } - { celloutsig_1_7z[0], _01_, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_4z[5:1] - celloutsig_0_3z[6:2];
  assign celloutsig_0_12z = { celloutsig_0_9z[10:2], celloutsig_0_7z } - in_data[35:16];
  assign celloutsig_0_1z = celloutsig_0_0z[11:4] - celloutsig_0_0z[10:3];
  assign celloutsig_0_20z = celloutsig_0_4z[5:0] - { celloutsig_0_6z[1], celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_1z[5:1], celloutsig_0_1z } - in_data[28:16];
  assign celloutsig_0_25z = celloutsig_0_12z[14:3] - { celloutsig_0_0z[4:0], celloutsig_0_21z };
  assign celloutsig_0_26z = celloutsig_0_10z[3:0] - celloutsig_0_20z[3:0];
  assign celloutsig_1_0z = in_data[131:123] - in_data[146:138];
  assign celloutsig_1_3z = in_data[178:172] - celloutsig_1_2z[6:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_10z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = celloutsig_0_1z[7:2];
  assign { out_data[132:128], out_data[126:96], out_data[43:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
