
==============================================================================
XRT Build Version: 2.6.655 (2020.1)
       Build Date: 2020-05-22 19:05:52
          Hash ID: 2d6bfe4ce91051d4e5b499d38fc493586dd4859a
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.6.655
   Kernels:                rtl_kernel_CGRA_accelerator, krnl_mm2s, krnl_s2mm
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          bf7af3c3-5831-4900-9ee2-a997aac9c6f0
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 171 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 88 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        40
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: rtl_kernel_CGRA_accelerator

Definition
----------
   Signature: rtl_kernel_CGRA_accelerator (int* axi00_ptr0, int* axi01_ptr0, int* axi02_ptr0, stream<qdma_axis<512,0,0,0>>& axis00, stream<qdma_axis<512,0,0,0>>& axis01)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m00_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m01_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m02_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          axis00
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          axis01
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

--------------------------
Instance:        CGRA_0
   Base Address: 0x1800000

   Argument:          axi00_ptr0
   Register Offset:   0x010
   Port:              m00_axi
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          axi01_ptr0
   Register Offset:   0x01c
   Port:              m01_axi
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          axi02_ptr0
   Register Offset:   0x028
   Port:              m02_axi
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          axis00
   Register Offset:   0x030
   Port:              axis00
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          axis01
   Register Offset:   0x038
   Port:              axis01
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)
Kernel: krnl_mm2s

Definition
----------
   Signature: krnl_mm2s (void* in, stream<hls::axis<ap_uint<512>, 1, 1, 16>, 0>& k2n, unsigned int size, unsigned int dest)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          K2N
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x2C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_mm2s_0
   Base Address: 0x1810000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          k2n
   Register Offset:   0x0
   Port:              K2N
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          dest
   Register Offset:   0x24
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: krnl_s2mm

Definition
----------
   Signature: krnl_s2mm (void* out, stream<hls::axis<ap_uint<512>, 1, 1, 16>, 0>& n2k, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          N2K
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_s2mm_0
   Base Address: 0x1820000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          n2k
   Register Offset:   0x0
   Port:              N2K
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --config ./config.cfg --connectivity.nk krnl_mm2s:1:krnl_mm2s_0 --connectivity.nk krnl_s2mm:1:krnl_s2mm_0 --connectivity.nk rtl_kernel_CGRA_accelerator:1:CGRA_0 --connectivity.stream_connect krnl_mm2s_0.k2n:CGRA_0.axis01 --connectivity.stream_connect CGRA_0.axis00:krnl_s2mm_0.n2k --input_files ./hw/_x.xilinx_u280_xdma_201920_3/krnl_mm2s.xo --input_files ./hw/_x.xilinx_u280_xdma_201920_3/krnl_s2mm.xo --input_files ./CGRA/rtl_kernel_CGRA_accelerator.xo --link --optimize 0 --output vadd.xclbin --platform xilinx_u280_xdma_201920_3 --report_level 0 --save-temps --target hw 
   Options:       --config ./config.cfg
                  --connectivity.nk krnl_mm2s:1:krnl_mm2s_0
                  --connectivity.nk krnl_s2mm:1:krnl_s2mm_0
                  --connectivity.nk rtl_kernel_CGRA_accelerator:1:CGRA_0
                  --connectivity.stream_connect krnl_mm2s_0.k2n:CGRA_0.axis01
                  --connectivity.stream_connect CGRA_0.axis00:krnl_s2mm_0.n2k
                  --input_files ./hw/_x.xilinx_u280_xdma_201920_3/krnl_mm2s.xo
                  --input_files ./hw/_x.xilinx_u280_xdma_201920_3/krnl_s2mm.xo
                  --input_files ./CGRA/rtl_kernel_CGRA_accelerator.xo
                  --link
                  --optimize 0
                  --output vadd.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_level 0
                  --save-temps
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
