Analysis & Synthesis report for RegFile
Thu Dec 12 17:07:01 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RegFile|LCD_Display:LCD_module|next_command
 11. State Machine - |RegFile|LCD_Display:LCD_module|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated
 18. Source assignments for ramlpm:data_mem|altsyncram:altsyncram_component|altsyncram_u092:auto_generated
 19. Parameter Settings for User Entity Instance: LCD_Display:LCD_module
 20. Parameter Settings for User Entity Instance: romlpm:inst_mem|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: ramlpm:data_mem|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 12 17:07:01 2013           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RegFile                                         ;
; Top-level Entity Name              ; RegFile                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,115                                           ;
;     Total combinational functions  ; 4,154                                           ;
;     Dedicated logic registers      ; 1,498                                           ;
; Total registers                    ; 1498                                            ;
; Total pins                         ; 116                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; RegFile            ; RegFile            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+
; mux_2_1_32b.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/mux_2_1_32b.v             ;         ;
; pc_reg.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/pc_reg.v                  ;         ;
; data.hex                         ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Tony/Documents/GitHub/ECE473_Project/data.hex                  ;         ;
; instr_mem.hex                    ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Tony/Documents/GitHub/ECE473_Project/instr_mem.hex             ;         ;
; LCD_Display.vhd                  ; yes             ; User VHDL File                        ; C:/Users/Tony/Documents/GitHub/ECE473_Project/LCD_Display.vhd           ;         ;
; CLK_DIV.VHD                      ; yes             ; User VHDL File                        ; C:/Users/Tony/Documents/GitHub/ECE473_Project/CLK_DIV.VHD               ;         ;
; pcadder.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/pcadder.v                 ;         ;
; RegModule.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/RegModule.v               ;         ;
; RegFile.bdf                      ; yes             ; User Block Diagram/Schematic File     ; C:/Users/Tony/Documents/GitHub/ECE473_Project/RegFile.bdf               ;         ;
; mymux21.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/mymux21.v                 ;         ;
; hexdigit.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/hexdigit.v                ;         ;
; ramlpm.v                         ; yes             ; User Wizard-Generated File            ; C:/Users/Tony/Documents/GitHub/ECE473_Project/ramlpm.v                  ;         ;
; clockcounter.v                   ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/clockcounter.v            ;         ;
; mux31.v                          ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/mux31.v                   ;         ;
; pipereg.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/pipereg.v                 ;         ;
; romlpm.v                         ; yes             ; User Wizard-Generated File            ; C:/Users/Tony/Documents/GitHub/ECE473_Project/romlpm.v                  ;         ;
; addr_4.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/addr_4.v                  ;         ;
; mux_21_1bit.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/mux_21_1bit.v             ;         ;
; control.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/control.v                 ;         ;
; hazard_detect.v                  ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/hazard_detect.v           ;         ;
; basic_mux31.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/basic_mux31.v             ;         ;
; fwd_unit.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/fwd_unit.v                ;         ;
; ex_control_pipe.v                ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/ex_control_pipe.v         ;         ;
; mem_control_pipe.v               ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/mem_control_pipe.v        ;         ;
; wb_control_pipe.v                ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/wb_control_pipe.v         ;         ;
; extender.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/extender.v                ;         ;
; RegDst_mux.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/RegDst_mux.v              ;         ;
; shifter.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/shifter.v                 ;         ;
; branch_adder.v                   ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/branch_adder.v            ;         ;
; concat.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/concat.v                  ;         ;
; jump_shifter.v                   ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/jump_shifter.v            ;         ;
; zero_detect.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/zero_detect.v             ;         ;
; mux_2_1_32b_2bsel.v              ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/mux_2_1_32b_2bsel.v       ;         ;
; fwd_unit_branch.v                ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/fwd_unit_branch.v         ;         ;
; gnd_extend.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/gnd_extend.v              ;         ;
; extradig.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/Tony/Documents/GitHub/ECE473_Project/extradig.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mk32.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tony/Documents/GitHub/ECE473_Project/db/altsyncram_mk32.tdf    ;         ;
; db/altsyncram_u092.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tony/Documents/GitHub/ECE473_Project/db/altsyncram_u092.tdf    ;         ;
; adder.v                          ; yes             ; Auto-Found Verilog HDL File           ; C:/Users/Tony/Documents/GitHub/ECE473_Project/adder.v                   ;         ;
; addtoled.v                       ; yes             ; Auto-Found Verilog HDL File           ; C:/Users/Tony/Documents/GitHub/ECE473_Project/addtoled.v                ;         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 5,115                        ;
;                                             ;                              ;
; Total combinational functions               ; 4154                         ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 3154                         ;
;     -- 3 input functions                    ; 566                          ;
;     -- <=2 input functions                  ; 434                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 3899                         ;
;     -- arithmetic mode                      ; 255                          ;
;                                             ;                              ;
; Total registers                             ; 1498                         ;
;     -- Dedicated logic registers            ; 1498                         ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 116                          ;
; Total memory bits                           ; 65536                        ;
; Embedded Multiplier 9-bit elements          ; 0                            ;
; Maximum fan-out node                        ; mux_21_1bit:clocksel_mux|out ;
; Maximum fan-out                             ; 1468                         ;
; Total fan-out                               ; 20604                        ;
; Average fan-out                             ; 3.53                         ;
+---------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |RegFile                                  ; 4154 (2)          ; 1498 (0)     ; 65536       ; 0            ; 0       ; 0         ; 116  ; 0            ; |RegFile                                                                                ; work         ;
;    |LCD_Display:LCD_module|               ; 859 (859)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|LCD_Display:LCD_module                                                         ; work         ;
;    |RegModule:reg_file|                   ; 1553 (1553)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|RegModule:reg_file                                                             ; work         ;
;    |adder:ALU|                            ; 711 (711)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|adder:ALU                                                                      ; work         ;
;    |addtoled:variableadd_selector|        ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|addtoled:variableadd_selector                                                  ; work         ;
;    |basic_mux31:forward_mux_rs3|          ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|basic_mux31:forward_mux_rs3                                                    ; work         ;
;    |basic_mux31:forward_mux_rs|           ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|basic_mux31:forward_mux_rs                                                     ; work         ;
;    |basic_mux31:forward_mux_rt4|          ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|basic_mux31:forward_mux_rt4                                                    ; work         ;
;    |basic_mux31:forward_mux_rt|           ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|basic_mux31:forward_mux_rt                                                     ; work         ;
;    |branch_adder:inst2|                   ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|branch_adder:inst2                                                             ; work         ;
;    |clk_div:clockdiv|                     ; 31 (31)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|clk_div:clockdiv                                                               ; work         ;
;    |clockcounter:clock_counter|           ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|clockcounter:clock_counter                                                     ; work         ;
;    |control:control_module|               ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|control:control_module                                                         ; work         ;
;    |ex_control_pipe:ex_control_pipe|      ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|ex_control_pipe:ex_control_pipe                                                ; work         ;
;    |extender:sign_extender|               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|extender:sign_extender                                                         ; work         ;
;    |extradig:variableadd1|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|extradig:variableadd1                                                          ; work         ;
;    |fwd_unit:forwarding_unit|             ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|fwd_unit:forwarding_unit                                                       ; work         ;
;    |fwd_unit_branch:inst11|               ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|fwd_unit_branch:inst11                                                         ; work         ;
;    |hazard_detect:hazard_unit|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|hazard_detect:hazard_unit                                                      ; work         ;
;    |hexdigit:PC0|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|hexdigit:PC0                                                                   ; work         ;
;    |hexdigit:PC1|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|hexdigit:PC1                                                                   ; work         ;
;    |hexdigit:clockcount0|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|hexdigit:clockcount0                                                           ; work         ;
;    |hexdigit:clockcount1|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|hexdigit:clockcount1                                                           ; work         ;
;    |hexdigit:clockcount2|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|hexdigit:clockcount2                                                           ; work         ;
;    |hexdigit:clockcount3|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|hexdigit:clockcount3                                                           ; work         ;
;    |hexdigit:variableadd0|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|hexdigit:variableadd0                                                          ; work         ;
;    |mem_control_pipe:mem_control_pipe_1|  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|mem_control_pipe:mem_control_pipe_1                                            ; work         ;
;    |mem_control_pipe:mem_control_pipe_2|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|mem_control_pipe:mem_control_pipe_2                                            ; work         ;
;    |mux31:val_at_address_selector|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|mux31:val_at_address_selector                                                  ; work         ;
;    |mux_21_1bit:clocksel_mux|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|mux_21_1bit:clocksel_mux                                                       ; work         ;
;    |mux_2_1_32b:inst5|                    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|mux_2_1_32b:inst5                                                              ; work         ;
;    |mymux21:to_reg_mux|                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|mymux21:to_reg_mux                                                             ; work         ;
;    |pc_reg:inst8|                         ; 68 (68)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|pc_reg:inst8                                                                   ; work         ;
;    |pcadder:pcadder|                      ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|pcadder:pcadder                                                                ; work         ;
;    |pipereg:EX_MEM|                       ; 69 (69)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|pipereg:EX_MEM                                                                 ; work         ;
;    |pipereg:ID_EX|                        ; 100 (100)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|pipereg:ID_EX                                                                  ; work         ;
;    |pipereg:IF_ID|                        ; 66 (66)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|pipereg:IF_ID                                                                  ; work         ;
;    |pipereg:MEM_WB|                       ; 69 (69)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|pipereg:MEM_WB                                                                 ; work         ;
;    |ramlpm:data_mem|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|ramlpm:data_mem                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|ramlpm:data_mem|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_u092:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|ramlpm:data_mem|altsyncram:altsyncram_component|altsyncram_u092:auto_generated ; work         ;
;    |romlpm:inst_mem|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|romlpm:inst_mem                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|romlpm:inst_mem|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_mk32:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated ; work         ;
;    |wb_control_pipe:wb_control_pipe_1|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|wb_control_pipe:wb_control_pipe_1                                              ; work         ;
;    |wb_control_pipe:wb_control_pipe_2|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|wb_control_pipe:wb_control_pipe_2                                              ; work         ;
;    |wb_control_pipe:wb_control_pipe_3|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|wb_control_pipe:wb_control_pipe_3                                              ; work         ;
;    |zero_detect:inst9|                    ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RegFile|zero_detect:inst9                                                              ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------+
; ramlpm:data_mem|altsyncram:altsyncram_component|altsyncram_u092:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; ../data.hex   ;
; romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; instr_mem.hex ;
+-------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------+--------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------+--------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |RegFile|ramlpm:data_mem ; C:/Users/Tony/Documents/GitHub/ECE473_Project/ramlpm.v ;
; Altera ; ROM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |RegFile|romlpm:inst_mem ; C:/Users/Tony/Documents/GitHub/ECE473_Project/romlpm.v ;
+--------+--------------+---------+--------------+--------------+--------------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RegFile|LCD_Display:LCD_module|next_command                                                                                                                                                                                                                                                                                              ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.DROP_LCD_EN ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DROP_LCD_EN   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RegFile|LCD_Display:LCD_module|state                                                                                                                                                                                                   ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_EN ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_EN   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                     ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; addtoled:variableadd_selector|addout[3]             ; addtoled:variableadd_selector|addout[6] ; yes                    ;
; addtoled:variableadd_selector|addout[2]             ; addtoled:variableadd_selector|addout[6] ; yes                    ;
; addtoled:variableadd_selector|addout[1]             ; addtoled:variableadd_selector|addout[6] ; yes                    ;
; addtoled:variableadd_selector|addout[0]             ; addtoled:variableadd_selector|addout[6] ; yes                    ;
; addtoled:variableadd_selector|addout[5]             ; addtoled:variableadd_selector|addout[6] ; yes                    ;
; addtoled:variableadd_selector|addout[4]             ; addtoled:variableadd_selector|addout[6] ; yes                    ;
; addtoled:variableadd_selector|addout[6]             ; addtoled:variableadd_selector|addout[6] ; yes                    ;
; zero_detect:inst9|zero                              ; zero_detect:inst9|zero                  ; yes                    ;
; RegModule:reg_file|rt_out[0]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[1]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[2]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[3]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[4]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[5]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[6]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[7]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[8]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[9]                        ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[10]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[11]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[12]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[13]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[14]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[15]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[16]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[17]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[18]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[19]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[20]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[21]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[22]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[23]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[24]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[25]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[26]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[27]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[28]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[29]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[30]                       ; control:control_module|always1          ; yes                    ;
; RegModule:reg_file|rt_out[31]                       ; control:control_module|always1          ; yes                    ;
; Number of user-specified and inferred latches = 40  ;                                         ;                        ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                          ;
+-------------------------------------------------+-------------------------------------------------------------+
; LCD_Display:LCD_module|LCD_RW_INT               ; Stuck at GND due to stuck port data_in                      ;
; extender:sign_extender|out[16..31]              ; Merged with extender:sign_extender|out[15]                  ;
; wb_control_pipe:wb_control_pipe_1|MemToReg_o    ; Merged with mem_control_pipe:mem_control_pipe_1|MemRead_o   ;
; pipereg:ID_EX|imm_out[16..31]                   ; Merged with pipereg:ID_EX|imm_out[15]                       ;
; LCD_Display:LCD_module|next_command.HOLD        ; Merged with LCD_Display:LCD_module|next_command.DROP_LCD_EN ;
; LCD_Display:LCD_module|next_command.RESET1      ; Merged with LCD_Display:LCD_module|next_command.DROP_LCD_EN ;
; LCD_Display:LCD_module|next_command.DROP_LCD_EN ; Stuck at GND due to stuck port data_in                      ;
; clockcounter:clock_counter|val[16..31]          ; Lost fanout                                                 ;
; Total Number of Removed Registers = 53          ;                                                             ;
+-------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1498  ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1155  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; RegModule:reg_file|register[29][5]      ; 3       ;
; RegModule:reg_file|register[29][21]     ; 3       ;
; RegModule:reg_file|register[29][9]      ; 3       ;
; RegModule:reg_file|register[29][25]     ; 3       ;
; RegModule:reg_file|register[29][13]     ; 3       ;
; RegModule:reg_file|register[29][29]     ; 3       ;
; RegModule:reg_file|register[29][17]     ; 3       ;
; RegModule:reg_file|register[29][10]     ; 3       ;
; RegModule:reg_file|register[29][26]     ; 3       ;
; RegModule:reg_file|register[29][6]      ; 3       ;
; RegModule:reg_file|register[29][22]     ; 3       ;
; RegModule:reg_file|register[29][14]     ; 3       ;
; RegModule:reg_file|register[29][30]     ; 3       ;
; RegModule:reg_file|register[29][2]      ; 3       ;
; RegModule:reg_file|register[29][18]     ; 3       ;
; RegModule:reg_file|register[29][11]     ; 3       ;
; RegModule:reg_file|register[29][15]     ; 3       ;
; RegModule:reg_file|register[29][19]     ; 3       ;
; RegModule:reg_file|register[29][23]     ; 3       ;
; RegModule:reg_file|register[29][27]     ; 3       ;
; RegModule:reg_file|register[29][3]      ; 3       ;
; RegModule:reg_file|register[29][7]      ; 3       ;
; RegModule:reg_file|register[29][4]      ; 3       ;
; RegModule:reg_file|register[29][16]     ; 3       ;
; RegModule:reg_file|register[29][24]     ; 3       ;
; RegModule:reg_file|register[29][20]     ; 3       ;
; RegModule:reg_file|register[29][28]     ; 3       ;
; RegModule:reg_file|register[29][8]      ; 3       ;
; pc_reg:inst8|pc_out[22]                 ; 2       ;
; Total number of inverted registers = 29 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |RegFile|pipereg:IF_ID|pc_out[31]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RegFile|pipereg:ID_EX|rdout[1]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[30][15]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RegFile|RegModule:reg_file|register[29][12]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[28][31]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[27][7]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[26][0]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[25][20]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[24][29]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[23][22]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[22][13]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[21][18]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[20][30]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[19][2]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[18][0]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[17][2]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[16][1]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[15][12]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[14][4]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[13][3]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[12][6]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[11][22]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[10][30]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[9][27]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[8][0]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[7][7]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[6][2]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[5][17]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[4][23]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[3][3]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[2][14]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[1][8]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[0][26]       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[31][3]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RegFile|pc_reg:inst8|pc_out[0]                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RegFile|pc_reg:inst8|pc_out[29]                  ;
; 6:1                ; 25 bits   ; 100 LEs       ; 75 LEs               ; 25 LEs                 ; Yes        ; |RegFile|pc_reg:inst8|pc_out[21]                  ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |RegFile|RegModule:reg_file|register[29][8]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RegFile|LCD_Display:LCD_module|DATA_BUS_VALUE[5] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |RegFile|LCD_Display:LCD_module|state             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |RegFile|LCD_Display:LCD_module|next_command      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RegFile|basic_mux31:forward_mux_rs|out[26]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RegFile|addtoled:variableadd_selector|addout[6]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RegFile|addtoled:variableadd_selector|addout[2]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RegFile|basic_mux31:forward_mux_rs3|out[27]      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RegFile|basic_mux31:forward_mux_rt4|out[22]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RegFile|control:control_module|Branch_op[1]      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RegFile|basic_mux31:forward_mux_rt|out[14]       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |RegFile|RegModule:reg_file|Mux59                 ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; No         ; |RegFile|RegModule:reg_file|rs_out[8]             ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |RegFile|adder:ALU|result[21]                     ;
; 19:1               ; 7 bits    ; 84 LEs        ; 49 LEs               ; 35 LEs                 ; No         ; |RegFile|adder:ALU|result[10]                     ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |RegFile|adder:ALU|result[25]                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |RegFile|adder:ALU|result[4]                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |RegFile|adder:ALU|result[29]                     ;
; 304:1              ; 4 bits    ; 808 LEs       ; 768 LEs              ; 40 LEs                 ; No         ; |RegFile|LCD_Display:LCD_module|Mux4              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ramlpm:data_mem|altsyncram:altsyncram_component|altsyncram_u092:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Display:LCD_module ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; num_hex_digits ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romlpm:inst_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; instr_mem.hex        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_mk32      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramlpm:data_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ../data.hex          ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_u092      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; romlpm:inst_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 1024                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 32                                              ;
;     -- NUMWORDS_B                         ; 1024                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; ramlpm:data_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 1024                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 32                                              ;
;     -- NUMWORDS_B                         ; 1024                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ;
+-------------------------------------------+-------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 12 17:06:44 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1_32b.v
    Info (12023): Found entity 1: mux_2_1_32b
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg.v
    Info (12023): Found entity 1: pc_reg
Info (12021): Found 2 design units, including 1 entities, in source file lcd_display.vhd
    Info (12022): Found design unit 1: LCD_Display-a
    Info (12023): Found entity 1: LCD_Display
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file pcadder.v
    Info (12023): Found entity 1: pcadder
Info (12021): Found 1 design units, including 1 entities, in source file regmodule.v
    Info (12023): Found entity 1: RegModule
Info (12021): Found 1 design units, including 1 entities, in source file regfile.bdf
    Info (12023): Found entity 1: RegFile
Info (12021): Found 1 design units, including 1 entities, in source file mymux21.v
    Info (12023): Found entity 1: mymux21
Info (12021): Found 1 design units, including 1 entities, in source file hexdigit.v
    Info (12023): Found entity 1: hexdigit
Info (12021): Found 1 design units, including 1 entities, in source file ramlpm.v
    Info (12023): Found entity 1: ramlpm
Info (12021): Found 1 design units, including 1 entities, in source file clockcounter.v
    Info (12023): Found entity 1: clockcounter
Info (12021): Found 1 design units, including 1 entities, in source file mux31.v
    Info (12023): Found entity 1: mux31
Info (12021): Found 1 design units, including 1 entities, in source file pipereg.v
    Info (12023): Found entity 1: pipereg
Info (12021): Found 1 design units, including 1 entities, in source file romlpm.v
    Info (12023): Found entity 1: romlpm
Info (12021): Found 1 design units, including 1 entities, in source file addr_4.v
    Info (12023): Found entity 1: addr_4
Info (12021): Found 1 design units, including 1 entities, in source file mux_21_1bit.v
    Info (12023): Found entity 1: mux_21_1bit
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detect.v
    Info (12023): Found entity 1: hazard_detect
Info (12021): Found 1 design units, including 1 entities, in source file basic_mux31.v
    Info (12023): Found entity 1: basic_mux31
Info (12021): Found 1 design units, including 1 entities, in source file fwd_unit.v
    Info (12023): Found entity 1: fwd_unit
Info (12021): Found 0 design units, including 0 entities, in source file test.v
Info (12021): Found 1 design units, including 1 entities, in source file ex_control_pipe.v
    Info (12023): Found entity 1: ex_control_pipe
Info (12021): Found 1 design units, including 1 entities, in source file mem_control_pipe.v
    Info (12023): Found entity 1: mem_control_pipe
Info (12021): Found 1 design units, including 1 entities, in source file wb_control_pipe.v
    Info (12023): Found entity 1: wb_control_pipe
Info (12021): Found 1 design units, including 1 entities, in source file extender.v
    Info (12023): Found entity 1: extender
Info (12021): Found 1 design units, including 1 entities, in source file regdst_mux.v
    Info (12023): Found entity 1: RegDst_mux
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter
Info (12021): Found 1 design units, including 1 entities, in source file branch_adder.v
    Info (12023): Found entity 1: branch_adder
Info (12021): Found 1 design units, including 1 entities, in source file concat.v
    Info (12023): Found entity 1: concat
Info (12021): Found 1 design units, including 1 entities, in source file jump_shifter.v
    Info (12023): Found entity 1: jump_shifter
Info (12021): Found 1 design units, including 1 entities, in source file zero_detect.v
    Info (12023): Found entity 1: zero_detect
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1_32b_2bsel.v
    Info (12023): Found entity 1: mux_2_1_32b_2bsel
Info (12021): Found 1 design units, including 1 entities, in source file fwd_unit_branch.v
    Info (12023): Found entity 1: fwd_unit_branch
Info (12021): Found 1 design units, including 1 entities, in source file gnd_extend.v
    Info (12023): Found entity 1: gnd_extend
Warning (10229): Verilog HDL Expression warning at extradig.v(25): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at extradig.v(27): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at extradig.v(29): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at extradig.v(31): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at extradig.v(33): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at extradig.v(35): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at extradig.v(37): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at extradig.v(39): truncated literal to match 3 bits
Info (12021): Found 1 design units, including 1 entities, in source file extradig.v
    Info (12023): Found entity 1: extradig
Info (12127): Elaborating entity "RegFile" for the top level hierarchy
Warning (275011): Block or symbol "pipereg" of instance "EX_MEM" overlaps another block or symbol
Info (12128): Elaborating entity "LCD_Display" for hierarchy "LCD_Display:LCD_module"
Info (12128): Elaborating entity "romlpm" for hierarchy "romlpm:inst_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "romlpm:inst_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "romlpm:inst_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "romlpm:inst_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "instr_mem.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mk32.tdf
    Info (12023): Found entity 1: altsyncram_mk32
Info (12128): Elaborating entity "altsyncram_mk32" for hierarchy "romlpm:inst_mem|altsyncram:altsyncram_component|altsyncram_mk32:auto_generated"
Info (12128): Elaborating entity "mux_21_1bit" for hierarchy "mux_21_1bit:clocksel_mux"
Warning (10240): Verilog HDL Always Construct warning at mux_21_1bit.v(12): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out" at mux_21_1bit.v(12)
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clockdiv"
Info (12128): Elaborating entity "mux_2_1_32b" for hierarchy "mux_2_1_32b:nop_inserter"
Warning (10240): Verilog HDL Always Construct warning at mux_2_1_32b.v(13): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[1]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[2]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[3]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[4]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[5]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[6]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[7]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[8]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[9]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[10]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[11]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[12]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[13]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[14]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[15]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[16]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[17]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[18]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[19]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[20]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[21]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[22]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[23]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[24]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[25]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[26]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[27]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[28]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[29]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[30]" at mux_2_1_32b.v(13)
Info (10041): Inferred latch for "out[31]" at mux_2_1_32b.v(13)
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:inst8"
Info (12128): Elaborating entity "hazard_detect" for hierarchy "hazard_detect:hazard_unit"
Info (12128): Elaborating entity "zero_detect" for hierarchy "zero_detect:inst9"
Warning (10240): Verilog HDL Always Construct warning at zero_detect.v(16): inferring latch(es) for variable "zero", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "zero" at zero_detect.v(16)
Info (12128): Elaborating entity "control" for hierarchy "control:control_module"
Info (12128): Elaborating entity "pipereg" for hierarchy "pipereg:IF_ID"
Info (12128): Elaborating entity "pcadder" for hierarchy "pcadder:pcadder"
Info (12128): Elaborating entity "extender" for hierarchy "extender:sign_extender"
Info (12128): Elaborating entity "RegModule" for hierarchy "RegModule:reg_file"
Warning (10240): Verilog HDL Always Construct warning at RegModule.v(52): inferring latch(es) for variable "rt_out", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at RegModule.v(61): variable "read_address_debug" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "rt_out[0]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[1]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[2]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[3]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[4]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[5]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[6]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[7]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[8]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[9]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[10]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[11]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[12]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[13]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[14]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[15]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[16]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[17]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[18]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[19]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[20]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[21]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[22]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[23]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[24]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[25]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[26]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[27]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[28]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[29]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[30]" at RegModule.v(52)
Info (10041): Inferred latch for "rt_out[31]" at RegModule.v(52)
Info (12128): Elaborating entity "wb_control_pipe" for hierarchy "wb_control_pipe:wb_control_pipe_3"
Info (12128): Elaborating entity "ramlpm" for hierarchy "ramlpm:data_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ramlpm:data_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ramlpm:data_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ramlpm:data_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../data.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u092.tdf
    Info (12023): Found entity 1: altsyncram_u092
Info (12128): Elaborating entity "altsyncram_u092" for hierarchy "ramlpm:data_mem|altsyncram:altsyncram_component|altsyncram_u092:auto_generated"
Info (12128): Elaborating entity "mem_control_pipe" for hierarchy "mem_control_pipe:mem_control_pipe_2"
Warning (12125): Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adder
Info (12128): Elaborating entity "adder" for hierarchy "adder:ALU"
Info (12128): Elaborating entity "ex_control_pipe" for hierarchy "ex_control_pipe:ex_control_pipe"
Info (12128): Elaborating entity "basic_mux31" for hierarchy "basic_mux31:forward_mux_rs"
Info (12128): Elaborating entity "mymux21" for hierarchy "mymux21:to_reg_mux"
Warning (10240): Verilog HDL Always Construct warning at mymux21.v(12): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mymux21.v(14)
Info (10041): Inferred latch for "out[1]" at mymux21.v(14)
Info (10041): Inferred latch for "out[2]" at mymux21.v(14)
Info (10041): Inferred latch for "out[3]" at mymux21.v(14)
Info (10041): Inferred latch for "out[4]" at mymux21.v(14)
Info (10041): Inferred latch for "out[5]" at mymux21.v(14)
Info (10041): Inferred latch for "out[6]" at mymux21.v(14)
Info (10041): Inferred latch for "out[7]" at mymux21.v(14)
Info (10041): Inferred latch for "out[8]" at mymux21.v(14)
Info (10041): Inferred latch for "out[9]" at mymux21.v(14)
Info (10041): Inferred latch for "out[10]" at mymux21.v(14)
Info (10041): Inferred latch for "out[11]" at mymux21.v(14)
Info (10041): Inferred latch for "out[12]" at mymux21.v(14)
Info (10041): Inferred latch for "out[13]" at mymux21.v(14)
Info (10041): Inferred latch for "out[14]" at mymux21.v(14)
Info (10041): Inferred latch for "out[15]" at mymux21.v(14)
Info (10041): Inferred latch for "out[16]" at mymux21.v(14)
Info (10041): Inferred latch for "out[17]" at mymux21.v(14)
Info (10041): Inferred latch for "out[18]" at mymux21.v(14)
Info (10041): Inferred latch for "out[19]" at mymux21.v(14)
Info (10041): Inferred latch for "out[20]" at mymux21.v(14)
Info (10041): Inferred latch for "out[21]" at mymux21.v(14)
Info (10041): Inferred latch for "out[22]" at mymux21.v(14)
Info (10041): Inferred latch for "out[23]" at mymux21.v(14)
Info (10041): Inferred latch for "out[24]" at mymux21.v(14)
Info (10041): Inferred latch for "out[25]" at mymux21.v(14)
Info (10041): Inferred latch for "out[26]" at mymux21.v(14)
Info (10041): Inferred latch for "out[27]" at mymux21.v(14)
Info (10041): Inferred latch for "out[28]" at mymux21.v(14)
Info (10041): Inferred latch for "out[29]" at mymux21.v(14)
Info (10041): Inferred latch for "out[30]" at mymux21.v(14)
Info (10041): Inferred latch for "out[31]" at mymux21.v(14)
Info (12128): Elaborating entity "fwd_unit" for hierarchy "fwd_unit:forwarding_unit"
Info (12128): Elaborating entity "branch_adder" for hierarchy "branch_adder:inst2"
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:inst1"
Info (12128): Elaborating entity "addr_4" for hierarchy "addr_4:data_addr_times_4"
Warning (10230): Verilog HDL assignment warning at addr_4.v(11): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "RegDst_mux" for hierarchy "RegDst_mux:RegDst"
Warning (10240): Verilog HDL Always Construct warning at RegDst_mux.v(13): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at RegDst_mux.v(13)
Info (10041): Inferred latch for "out[1]" at RegDst_mux.v(13)
Info (10041): Inferred latch for "out[2]" at RegDst_mux.v(13)
Info (10041): Inferred latch for "out[3]" at RegDst_mux.v(13)
Info (10041): Inferred latch for "out[4]" at RegDst_mux.v(13)
Info (12128): Elaborating entity "fwd_unit_branch" for hierarchy "fwd_unit_branch:inst11"
Info (12128): Elaborating entity "mux_2_1_32b_2bsel" for hierarchy "mux_2_1_32b_2bsel:inst10"
Info (12128): Elaborating entity "concat" for hierarchy "concat:inst6"
Info (12128): Elaborating entity "jump_shifter" for hierarchy "jump_shifter:inst7"
Info (12128): Elaborating entity "gnd_extend" for hierarchy "gnd_extend:inst13"
Info (12128): Elaborating entity "mux31" for hierarchy "mux31:val_at_address_selector"
Warning (10240): Verilog HDL Always Construct warning at mux31.v(16): inferring latch(es) for variable "to_lcd", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "to_lcd[0]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[1]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[2]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[3]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[4]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[5]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[6]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[7]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[8]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[9]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[10]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[11]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[12]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[13]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[14]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[15]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[16]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[17]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[18]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[19]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[20]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[21]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[22]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[23]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[24]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[25]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[26]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[27]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[28]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[29]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[30]" at mux31.v(18)
Info (10041): Inferred latch for "to_lcd[31]" at mux31.v(18)
Info (12128): Elaborating entity "hexdigit" for hierarchy "hexdigit:clockcount0"
Warning (10240): Verilog HDL Always Construct warning at hexdigit.v(8): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at hexdigit.v(10)
Info (10041): Inferred latch for "out[1]" at hexdigit.v(10)
Info (10041): Inferred latch for "out[2]" at hexdigit.v(10)
Info (10041): Inferred latch for "out[3]" at hexdigit.v(10)
Info (10041): Inferred latch for "out[4]" at hexdigit.v(10)
Info (10041): Inferred latch for "out[5]" at hexdigit.v(10)
Info (10041): Inferred latch for "out[6]" at hexdigit.v(10)
Info (12128): Elaborating entity "clockcounter" for hierarchy "clockcounter:clock_counter"
Warning (12125): Using design file addtoled.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: addtoled
Info (12128): Elaborating entity "addtoled" for hierarchy "addtoled:variableadd_selector"
Warning (10240): Verilog HDL Always Construct warning at addtoled.v(13): inferring latch(es) for variable "addout", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "addout[0]" at addtoled.v(15)
Info (10041): Inferred latch for "addout[1]" at addtoled.v(15)
Info (10041): Inferred latch for "addout[2]" at addtoled.v(15)
Info (10041): Inferred latch for "addout[3]" at addtoled.v(15)
Info (10041): Inferred latch for "addout[4]" at addtoled.v(15)
Info (10041): Inferred latch for "addout[5]" at addtoled.v(15)
Info (10041): Inferred latch for "addout[6]" at addtoled.v(15)
Info (12128): Elaborating entity "extradig" for hierarchy "extradig:variableadd1"
Warning (10240): Verilog HDL Always Construct warning at extradig.v(9): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at extradig.v(11)
Info (10041): Inferred latch for "out[1]" at extradig.v(11)
Info (10041): Inferred latch for "out[2]" at extradig.v(11)
Info (10041): Inferred latch for "out[3]" at extradig.v(11)
Info (10041): Inferred latch for "out[4]" at extradig.v(11)
Info (10041): Inferred latch for "out[5]" at extradig.v(11)
Info (10041): Inferred latch for "out[6]" at extradig.v(11)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer mux_21_1bit:clocksel_mux|out
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[0]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[1]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[2]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[3]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[4]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[5]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[6]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[7]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[8]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[9]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[10]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[11]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[12]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[13]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[14]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[15]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[16]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[17]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[18]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[19]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[20]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[21]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[22]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[23]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[24]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[25]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[26]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[27]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[28]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[29]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[30]" is permanently enabled
Warning (14026): LATCH primitive "mux31:val_at_address_selector|to_lcd[31]" is permanently enabled
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_module|DATA_BUS[7]" to the node "LCD_DATA[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_module|DATA_BUS[6]" to the node "LCD_DATA[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_module|DATA_BUS[5]" to the node "LCD_DATA[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_module|DATA_BUS[4]" to the node "LCD_DATA[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_module|DATA_BUS[3]" to the node "LCD_DATA[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_module|DATA_BUS[2]" to the node "LCD_DATA[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_module|DATA_BUS[1]" to the node "LCD_DATA[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_module|DATA_BUS[0]" to the node "LCD_DATA[0]" into a wire
Warning (13012): Latch addtoled:variableadd_selector|addout[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch addtoled:variableadd_selector|addout[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch addtoled:variableadd_selector|addout[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch addtoled:variableadd_selector|addout[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch addtoled:variableadd_selector|addout[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch addtoled:variableadd_selector|addout[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch addtoled:variableadd_selector|addout[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch zero_detect:inst9|zero has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipereg:IF_ID|out1[26]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Tony/Documents/GitHub/ECE473_Project/output_files/RegFile.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5330 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 95 output pins
    Info (21061): Implemented 5150 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 516 megabytes
    Info: Processing ended: Thu Dec 12 17:07:01 2013
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Tony/Documents/GitHub/ECE473_Project/output_files/RegFile.map.smsg.


