{"vcs1":{"timestamp_begin":1681761346.785561490, "rt":0.36, "ut":0.16, "st":0.09}}
{"vcselab":{"timestamp_begin":1681761347.210987493, "rt":0.43, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1681761347.701456804, "rt":0.18, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681761346.413738229}
{"VCS_COMP_START_TIME": 1681761346.413738229}
{"VCS_COMP_END_TIME": 1681761347.948619062}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337036}}
{"stitch_vcselab": {"peak_mem": 238984}}
