Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep  7 15:36:20 2021
| Host         : Ingenuity running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (87)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (87)
-------------------------------
 There are 87 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.076        0.000                      0                  172        0.061        0.000                      0                  172        3.000        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  px_clk_clk_wiz_0      {0.000 19.863}     39.725          25.173          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  px_clk_clk_wiz_0_1    {0.000 19.863}     39.725          25.173          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
  px_clk_clk_wiz_0           33.076        0.000                      0                  172        0.225        0.000                      0                  172       19.363        0.000                       0                    89  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
  px_clk_clk_wiz_0_1         33.092        0.000                      0                  172        0.225        0.000                      0                  172       19.363        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
px_clk_clk_wiz_0_1  px_clk_clk_wiz_0         33.076        0.000                      0                  172        0.061        0.000                      0                  172  
px_clk_clk_wiz_0    px_clk_clk_wiz_0_1       33.076        0.000                      0                  172        0.061        0.000                      0                  172  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  px_clk_clk_wiz_0
  To Clock:  px_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.076ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.601ns (25.619%)  route 4.648ns (74.381%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.352 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[3]/Q
                         net (fo=42, routed)          1.671     1.317    image/row_ship_address[3]
    SLICE_X101Y47        LUT5 (Prop_lut5_I3_O)        0.149     1.466 r  image/g0_b0__2/O
                         net (fo=1, routed)           0.434     1.900    image/g0_b0__2_n_0
    SLICE_X101Y47        LUT6 (Prop_lut6_I0_O)        0.332     2.232 r  image/graph_rgb[2]_i_33/O
                         net (fo=1, routed)           0.000     2.232    image/graph_rgb[2]_i_33_n_0
    SLICE_X101Y47        MUXF7 (Prop_muxf7_I0_O)      0.212     2.444 r  image/graph_rgb_reg[2]_i_15/O
                         net (fo=1, routed)           0.965     3.409    image/graph_rgb_reg[2]_i_15_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.299     3.708 r  image/graph_rgb[2]_i_4/O
                         net (fo=3, routed)           1.089     4.796    image/enemy_rgb[0]
    SLICE_X107Y48        LUT4 (Prop_lut4_I3_O)        0.153     4.949 r  image/graph_rgb[0]_i_1/O
                         net (fo=1, routed)           0.489     5.439    image/graph_rgb[0]
    SLICE_X110Y47        FDRE                                         r  image/graph_rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.700    38.352    image/CLK
    SLICE_X110Y47        FDRE                                         r  image/graph_rgb_reg[0]/C
                         clock pessimism              0.577    38.928    
                         clock uncertainty           -0.164    38.765    
    SLICE_X110Y47        FDRE (Setup_fdre_C_D)       -0.250    38.515    image/graph_rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                 33.076    

Slack (MET) :             33.390ns  (required time - arrival time)
  Source:                 image/enemy_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_on_reg/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 1.951ns (31.810%)  route 4.182ns (68.190%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.880    -0.732    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  image/enemy_y_reg[6]/Q
                         net (fo=21, routed)          1.951     1.639    image/enemy_y_reg[6]
    SLICE_X110Y50        LUT4 (Prop_lut4_I1_O)        0.325     1.964 r  image/enemy_on4_carry__0_i_3/O
                         net (fo=2, routed)           0.817     2.781    image/enemy_on4_carry__0_i_3_n_0
    SLICE_X109Y50        LUT5 (Prop_lut5_I3_O)        0.354     3.135 r  image/enemy_on4_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.135    image/enemy_on4_carry__0_i_1_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.491 r  image/enemy_on4_carry__0/CO[0]
                         net (fo=1, routed)           0.998     4.489    VGA_Controller/enemy_on_reg_3[0]
    SLICE_X106Y49        LUT6 (Prop_lut6_I5_O)        0.373     4.862 r  VGA_Controller/enemy_on_i_3/O
                         net (fo=1, routed)           0.416     5.278    VGA_Controller/enemy_on29_out
    SLICE_X106Y48        LUT6 (Prop_lut6_I1_O)        0.124     5.402 r  VGA_Controller/enemy_on_i_1/O
                         net (fo=1, routed)           0.000     5.402    image/enemy_on0
    SLICE_X106Y48        FDRE                                         r  image/enemy_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/enemy_on_reg/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X106Y48        FDRE (Setup_fdre_C_D)        0.029    38.792    image/enemy_on_reg
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                 33.390    

Slack (MET) :             33.899ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.569ns (27.513%)  route 4.134ns (72.487%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[2]/Q
                         net (fo=42, routed)          1.594     1.239    image/row_ship_address[2]
    SLICE_X100Y48        LUT5 (Prop_lut5_I2_O)        0.150     1.389 f  image/g0_b1__4/O
                         net (fo=1, routed)           0.859     2.249    image/g0_b1__4_n_0
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.328     2.577 f  image/graph_rgb[2]_i_25/O
                         net (fo=1, routed)           0.000     2.577    image/graph_rgb[2]_i_25_n_0
    SLICE_X101Y48        MUXF7 (Prop_muxf7_I0_O)      0.212     2.789 f  image/graph_rgb_reg[2]_i_10/O
                         net (fo=1, routed)           1.094     3.883    image/graph_rgb_reg[2]_i_10_n_0
    SLICE_X101Y48        LUT6 (Prop_lut6_I1_O)        0.299     4.182 f  image/graph_rgb[2]_i_3/O
                         net (fo=2, routed)           0.587     4.768    image/enemy_rgb[2]
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.124     4.892 r  image/graph_rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     4.892    image/graph_rgb[1]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.029    38.792    image/graph_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 33.899    

Slack (MET) :             33.904ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 1.569ns (27.527%)  route 4.131ns (72.473%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[2]/Q
                         net (fo=42, routed)          1.594     1.239    image/row_ship_address[2]
    SLICE_X100Y48        LUT5 (Prop_lut5_I2_O)        0.150     1.389 r  image/g0_b1__4/O
                         net (fo=1, routed)           0.859     2.249    image/g0_b1__4_n_0
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.328     2.577 r  image/graph_rgb[2]_i_25/O
                         net (fo=1, routed)           0.000     2.577    image/graph_rgb[2]_i_25_n_0
    SLICE_X101Y48        MUXF7 (Prop_muxf7_I0_O)      0.212     2.789 r  image/graph_rgb_reg[2]_i_10/O
                         net (fo=1, routed)           1.094     3.883    image/graph_rgb_reg[2]_i_10_n_0
    SLICE_X101Y48        LUT6 (Prop_lut6_I1_O)        0.299     4.182 r  image/graph_rgb[2]_i_3/O
                         net (fo=2, routed)           0.584     4.765    image/enemy_rgb[2]
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  image/graph_rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     4.889    image/graph_rgb[2]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.031    38.794    image/graph_rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                 33.904    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[0]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[0]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[1]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[1]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[2]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[2]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[3]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[3]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.393ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.178ns (27.597%)  route 3.091ns (72.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.505     3.535    image/ship_x[9]_i_1_n_0
    SLICE_X105Y53        FDSE                                         r  image/ship_x_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.612    38.263    image/CLK
    SLICE_X105Y53        FDSE                                         r  image/ship_x_reg[8]/C
                         clock pessimism              0.462    38.725    
                         clock uncertainty           -0.164    38.561    
    SLICE_X105Y53        FDSE (Setup_fdse_C_S)       -0.633    37.928    image/ship_x_reg[8]
  -------------------------------------------------------------------
                         required time                         37.928    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.393    

Slack (MET) :             34.393ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.178ns (27.597%)  route 3.091ns (72.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.505     3.535    image/ship_x[9]_i_1_n_0
    SLICE_X105Y53        FDRE                                         r  image/ship_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.612    38.263    image/CLK
    SLICE_X105Y53        FDRE                                         r  image/ship_x_reg[9]/C
                         clock pessimism              0.462    38.725    
                         clock uncertainty           -0.164    38.561    
    SLICE_X105Y53        FDRE (Setup_fdre_C_R)       -0.633    37.928    image/ship_x_reg[9]
  -------------------------------------------------------------------
                         required time                         37.928    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_Controller/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.951%)  route 0.146ns (47.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    VGA_Controller/px_clk
    SLICE_X108Y47        FDRE                                         r  VGA_Controller/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y47        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  VGA_Controller/h_count_reg[6]/Q
                         net (fo=8, routed)           0.146    -0.229    VGA_Controller/h_count_reg[6]
    SLICE_X107Y46        FDRE                                         r  VGA_Controller/col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X107Y46        FDRE                                         r  VGA_Controller/col_reg[6]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.070    -0.454    VGA_Controller/col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDSE                                         r  image/enemy_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDSE                                         r  image/enemy_y_reg[4]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X111Y49        FDSE (Hold_fdse_C_CE)       -0.039    -0.305    image/enemy_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[5]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.305    image/enemy_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.305    image/enemy_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X110Y49        FDRE                                         r  image/enemy_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X110Y49        FDRE                                         r  image/enemy_y_reg[7]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X110Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.305    image/enemy_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA_Controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.020%)  route 0.151ns (47.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639    -0.540    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  VGA_Controller/v_count_reg[5]/Q
                         net (fo=10, routed)          0.151    -0.224    VGA_Controller/v_count_reg[5]
    SLICE_X109Y45        FDRE                                         r  VGA_Controller/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X109Y45        FDRE                                         r  VGA_Controller/row_reg[5]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X109Y45        FDRE (Hold_fdre_C_D)         0.066    -0.461    VGA_Controller/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA_Controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.337%)  route 0.149ns (41.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639    -0.540    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  VGA_Controller/v_count_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.226    VGA_Controller/v_count_reg[5]
    SLICE_X108Y45        LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  VGA_Controller/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    VGA_Controller/v_count0[5]
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X108Y45        FDRE (Hold_fdre_C_D)         0.121    -0.419    VGA_Controller/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 image/ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.611    -0.568    image/CLK
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  image/ship_x_reg[4]/Q
                         net (fo=19, routed)          0.079    -0.347    image/ship_x_reg[5]_0[4]
    SLICE_X105Y52        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.223 r  image/ship_x0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.223    image/ship_x0_carry__0_n_6
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.882    -0.803    image/CLK
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[5]/C
                         clock pessimism              0.235    -0.568    
    SLICE_X105Y52        FDRE (Hold_fdre_C_D)         0.105    -0.463    image/ship_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 image/ship_on_reg/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/ship_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  image/ship_on_reg/Q
                         net (fo=4, routed)           0.159    -0.239    image/ship_on
    SLICE_X107Y48        LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  image/graph_rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image/graph_rgb[2]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911    -0.774    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.092    -0.434    image/graph_rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 image/ship_on_reg/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/ship_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  image/ship_on_reg/Q
                         net (fo=4, routed)           0.159    -0.239    image/ship_on
    SLICE_X107Y48        LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  image/graph_rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image/graph_rgb[1]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911    -0.774    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.091    -0.435    image/graph_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         px_clk_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X106Y46    VGA_Controller/col_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y46    VGA_Controller/col_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y46    VGA_Controller/col_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X106Y47    VGA_Controller/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X103Y46    image/col_ship_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X103Y46    image/col_ship_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X104Y47    image/col_ship_address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X104Y46    image/col_ship_address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  px_clk_clk_wiz_0_1
  To Clock:  px_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.092ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.601ns (25.619%)  route 4.648ns (74.381%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.352 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[3]/Q
                         net (fo=42, routed)          1.671     1.317    image/row_ship_address[3]
    SLICE_X101Y47        LUT5 (Prop_lut5_I3_O)        0.149     1.466 r  image/g0_b0__2/O
                         net (fo=1, routed)           0.434     1.900    image/g0_b0__2_n_0
    SLICE_X101Y47        LUT6 (Prop_lut6_I0_O)        0.332     2.232 r  image/graph_rgb[2]_i_33/O
                         net (fo=1, routed)           0.000     2.232    image/graph_rgb[2]_i_33_n_0
    SLICE_X101Y47        MUXF7 (Prop_muxf7_I0_O)      0.212     2.444 r  image/graph_rgb_reg[2]_i_15/O
                         net (fo=1, routed)           0.965     3.409    image/graph_rgb_reg[2]_i_15_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.299     3.708 r  image/graph_rgb[2]_i_4/O
                         net (fo=3, routed)           1.089     4.796    image/enemy_rgb[0]
    SLICE_X107Y48        LUT4 (Prop_lut4_I3_O)        0.153     4.949 r  image/graph_rgb[0]_i_1/O
                         net (fo=1, routed)           0.489     5.439    image/graph_rgb[0]
    SLICE_X110Y47        FDRE                                         r  image/graph_rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.700    38.352    image/CLK
    SLICE_X110Y47        FDRE                                         r  image/graph_rgb_reg[0]/C
                         clock pessimism              0.577    38.928    
                         clock uncertainty           -0.148    38.781    
    SLICE_X110Y47        FDRE (Setup_fdre_C_D)       -0.250    38.531    image/graph_rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                 33.092    

Slack (MET) :             33.406ns  (required time - arrival time)
  Source:                 image/enemy_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_on_reg/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 1.951ns (31.810%)  route 4.182ns (68.190%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.880    -0.732    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  image/enemy_y_reg[6]/Q
                         net (fo=21, routed)          1.951     1.639    image/enemy_y_reg[6]
    SLICE_X110Y50        LUT4 (Prop_lut4_I1_O)        0.325     1.964 r  image/enemy_on4_carry__0_i_3/O
                         net (fo=2, routed)           0.817     2.781    image/enemy_on4_carry__0_i_3_n_0
    SLICE_X109Y50        LUT5 (Prop_lut5_I3_O)        0.354     3.135 r  image/enemy_on4_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.135    image/enemy_on4_carry__0_i_1_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.491 r  image/enemy_on4_carry__0/CO[0]
                         net (fo=1, routed)           0.998     4.489    VGA_Controller/enemy_on_reg_3[0]
    SLICE_X106Y49        LUT6 (Prop_lut6_I5_O)        0.373     4.862 r  VGA_Controller/enemy_on_i_3/O
                         net (fo=1, routed)           0.416     5.278    VGA_Controller/enemy_on29_out
    SLICE_X106Y48        LUT6 (Prop_lut6_I1_O)        0.124     5.402 r  VGA_Controller/enemy_on_i_1/O
                         net (fo=1, routed)           0.000     5.402    image/enemy_on0
    SLICE_X106Y48        FDRE                                         r  image/enemy_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/enemy_on_reg/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.148    38.779    
    SLICE_X106Y48        FDRE (Setup_fdre_C_D)        0.029    38.808    image/enemy_on_reg
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                 33.406    

Slack (MET) :             33.915ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.569ns (27.513%)  route 4.134ns (72.487%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[2]/Q
                         net (fo=42, routed)          1.594     1.239    image/row_ship_address[2]
    SLICE_X100Y48        LUT5 (Prop_lut5_I2_O)        0.150     1.389 f  image/g0_b1__4/O
                         net (fo=1, routed)           0.859     2.249    image/g0_b1__4_n_0
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.328     2.577 f  image/graph_rgb[2]_i_25/O
                         net (fo=1, routed)           0.000     2.577    image/graph_rgb[2]_i_25_n_0
    SLICE_X101Y48        MUXF7 (Prop_muxf7_I0_O)      0.212     2.789 f  image/graph_rgb_reg[2]_i_10/O
                         net (fo=1, routed)           1.094     3.883    image/graph_rgb_reg[2]_i_10_n_0
    SLICE_X101Y48        LUT6 (Prop_lut6_I1_O)        0.299     4.182 f  image/graph_rgb[2]_i_3/O
                         net (fo=2, routed)           0.587     4.768    image/enemy_rgb[2]
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.124     4.892 r  image/graph_rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     4.892    image/graph_rgb[1]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.148    38.779    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.029    38.808    image/graph_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 33.915    

Slack (MET) :             33.920ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 1.569ns (27.527%)  route 4.131ns (72.473%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[2]/Q
                         net (fo=42, routed)          1.594     1.239    image/row_ship_address[2]
    SLICE_X100Y48        LUT5 (Prop_lut5_I2_O)        0.150     1.389 r  image/g0_b1__4/O
                         net (fo=1, routed)           0.859     2.249    image/g0_b1__4_n_0
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.328     2.577 r  image/graph_rgb[2]_i_25/O
                         net (fo=1, routed)           0.000     2.577    image/graph_rgb[2]_i_25_n_0
    SLICE_X101Y48        MUXF7 (Prop_muxf7_I0_O)      0.212     2.789 r  image/graph_rgb_reg[2]_i_10/O
                         net (fo=1, routed)           1.094     3.883    image/graph_rgb_reg[2]_i_10_n_0
    SLICE_X101Y48        LUT6 (Prop_lut6_I1_O)        0.299     4.182 r  image/graph_rgb[2]_i_3/O
                         net (fo=2, routed)           0.584     4.765    image/enemy_rgb[2]
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  image/graph_rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     4.889    image/graph_rgb[2]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.148    38.779    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.031    38.810    image/graph_rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                 33.920    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[0]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.945    image/ship_x_reg[0]
  -------------------------------------------------------------------
                         required time                         37.945    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[1]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.945    image/ship_x_reg[1]
  -------------------------------------------------------------------
                         required time                         37.945    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[2]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.945    image/ship_x_reg[2]
  -------------------------------------------------------------------
                         required time                         37.945    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[3]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.945    image/ship_x_reg[3]
  -------------------------------------------------------------------
                         required time                         37.945    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.409ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.178ns (27.597%)  route 3.091ns (72.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.505     3.535    image/ship_x[9]_i_1_n_0
    SLICE_X105Y53        FDSE                                         r  image/ship_x_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.612    38.263    image/CLK
    SLICE_X105Y53        FDSE                                         r  image/ship_x_reg[8]/C
                         clock pessimism              0.462    38.725    
                         clock uncertainty           -0.148    38.577    
    SLICE_X105Y53        FDSE (Setup_fdse_C_S)       -0.633    37.944    image/ship_x_reg[8]
  -------------------------------------------------------------------
                         required time                         37.944    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.409    

Slack (MET) :             34.409ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.178ns (27.597%)  route 3.091ns (72.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.505     3.535    image/ship_x[9]_i_1_n_0
    SLICE_X105Y53        FDRE                                         r  image/ship_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.612    38.263    image/CLK
    SLICE_X105Y53        FDRE                                         r  image/ship_x_reg[9]/C
                         clock pessimism              0.462    38.725    
                         clock uncertainty           -0.148    38.577    
    SLICE_X105Y53        FDRE (Setup_fdre_C_R)       -0.633    37.944    image/ship_x_reg[9]
  -------------------------------------------------------------------
                         required time                         37.944    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_Controller/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.951%)  route 0.146ns (47.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    VGA_Controller/px_clk
    SLICE_X108Y47        FDRE                                         r  VGA_Controller/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y47        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  VGA_Controller/h_count_reg[6]/Q
                         net (fo=8, routed)           0.146    -0.229    VGA_Controller/h_count_reg[6]
    SLICE_X107Y46        FDRE                                         r  VGA_Controller/col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X107Y46        FDRE                                         r  VGA_Controller/col_reg[6]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.070    -0.454    VGA_Controller/col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDSE                                         r  image/enemy_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDSE                                         r  image/enemy_y_reg[4]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X111Y49        FDSE (Hold_fdse_C_CE)       -0.039    -0.305    image/enemy_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[5]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.305    image/enemy_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.305    image/enemy_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X110Y49        FDRE                                         r  image/enemy_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X110Y49        FDRE                                         r  image/enemy_y_reg[7]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X110Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.305    image/enemy_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA_Controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.020%)  route 0.151ns (47.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639    -0.540    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  VGA_Controller/v_count_reg[5]/Q
                         net (fo=10, routed)          0.151    -0.224    VGA_Controller/v_count_reg[5]
    SLICE_X109Y45        FDRE                                         r  VGA_Controller/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X109Y45        FDRE                                         r  VGA_Controller/row_reg[5]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X109Y45        FDRE (Hold_fdre_C_D)         0.066    -0.461    VGA_Controller/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA_Controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.337%)  route 0.149ns (41.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639    -0.540    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  VGA_Controller/v_count_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.226    VGA_Controller/v_count_reg[5]
    SLICE_X108Y45        LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  VGA_Controller/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    VGA_Controller/v_count0[5]
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X108Y45        FDRE (Hold_fdre_C_D)         0.121    -0.419    VGA_Controller/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 image/ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.611    -0.568    image/CLK
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  image/ship_x_reg[4]/Q
                         net (fo=19, routed)          0.079    -0.347    image/ship_x_reg[5]_0[4]
    SLICE_X105Y52        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.223 r  image/ship_x0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.223    image/ship_x0_carry__0_n_6
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.882    -0.803    image/CLK
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[5]/C
                         clock pessimism              0.235    -0.568    
    SLICE_X105Y52        FDRE (Hold_fdre_C_D)         0.105    -0.463    image/ship_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 image/ship_on_reg/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/ship_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  image/ship_on_reg/Q
                         net (fo=4, routed)           0.159    -0.239    image/ship_on
    SLICE_X107Y48        LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  image/graph_rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image/graph_rgb[2]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911    -0.774    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.092    -0.434    image/graph_rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 image/ship_on_reg/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/ship_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  image/ship_on_reg/Q
                         net (fo=4, routed)           0.159    -0.239    image/ship_on
    SLICE_X107Y48        LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  image/graph_rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image/graph_rgb[1]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911    -0.774    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.091    -0.435    image/graph_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         px_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y47    VGA_Controller/col_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X106Y46    VGA_Controller/col_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y46    VGA_Controller/col_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X107Y46    VGA_Controller/col_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X106Y47    VGA_Controller/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X103Y46    image/col_ship_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X103Y46    image/col_ship_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X104Y47    image/col_ship_address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X104Y46    image/col_ship_address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X107Y47    VGA_Controller/col_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  px_clk_clk_wiz_0_1
  To Clock:  px_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.076ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.601ns (25.619%)  route 4.648ns (74.381%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.352 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[3]/Q
                         net (fo=42, routed)          1.671     1.317    image/row_ship_address[3]
    SLICE_X101Y47        LUT5 (Prop_lut5_I3_O)        0.149     1.466 r  image/g0_b0__2/O
                         net (fo=1, routed)           0.434     1.900    image/g0_b0__2_n_0
    SLICE_X101Y47        LUT6 (Prop_lut6_I0_O)        0.332     2.232 r  image/graph_rgb[2]_i_33/O
                         net (fo=1, routed)           0.000     2.232    image/graph_rgb[2]_i_33_n_0
    SLICE_X101Y47        MUXF7 (Prop_muxf7_I0_O)      0.212     2.444 r  image/graph_rgb_reg[2]_i_15/O
                         net (fo=1, routed)           0.965     3.409    image/graph_rgb_reg[2]_i_15_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.299     3.708 r  image/graph_rgb[2]_i_4/O
                         net (fo=3, routed)           1.089     4.796    image/enemy_rgb[0]
    SLICE_X107Y48        LUT4 (Prop_lut4_I3_O)        0.153     4.949 r  image/graph_rgb[0]_i_1/O
                         net (fo=1, routed)           0.489     5.439    image/graph_rgb[0]
    SLICE_X110Y47        FDRE                                         r  image/graph_rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.700    38.352    image/CLK
    SLICE_X110Y47        FDRE                                         r  image/graph_rgb_reg[0]/C
                         clock pessimism              0.577    38.928    
                         clock uncertainty           -0.164    38.765    
    SLICE_X110Y47        FDRE (Setup_fdre_C_D)       -0.250    38.515    image/graph_rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                 33.076    

Slack (MET) :             33.390ns  (required time - arrival time)
  Source:                 image/enemy_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_on_reg/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 1.951ns (31.810%)  route 4.182ns (68.190%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.880    -0.732    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  image/enemy_y_reg[6]/Q
                         net (fo=21, routed)          1.951     1.639    image/enemy_y_reg[6]
    SLICE_X110Y50        LUT4 (Prop_lut4_I1_O)        0.325     1.964 r  image/enemy_on4_carry__0_i_3/O
                         net (fo=2, routed)           0.817     2.781    image/enemy_on4_carry__0_i_3_n_0
    SLICE_X109Y50        LUT5 (Prop_lut5_I3_O)        0.354     3.135 r  image/enemy_on4_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.135    image/enemy_on4_carry__0_i_1_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.491 r  image/enemy_on4_carry__0/CO[0]
                         net (fo=1, routed)           0.998     4.489    VGA_Controller/enemy_on_reg_3[0]
    SLICE_X106Y49        LUT6 (Prop_lut6_I5_O)        0.373     4.862 r  VGA_Controller/enemy_on_i_3/O
                         net (fo=1, routed)           0.416     5.278    VGA_Controller/enemy_on29_out
    SLICE_X106Y48        LUT6 (Prop_lut6_I1_O)        0.124     5.402 r  VGA_Controller/enemy_on_i_1/O
                         net (fo=1, routed)           0.000     5.402    image/enemy_on0
    SLICE_X106Y48        FDRE                                         r  image/enemy_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/enemy_on_reg/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X106Y48        FDRE (Setup_fdre_C_D)        0.029    38.792    image/enemy_on_reg
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                 33.390    

Slack (MET) :             33.899ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.569ns (27.513%)  route 4.134ns (72.487%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[2]/Q
                         net (fo=42, routed)          1.594     1.239    image/row_ship_address[2]
    SLICE_X100Y48        LUT5 (Prop_lut5_I2_O)        0.150     1.389 f  image/g0_b1__4/O
                         net (fo=1, routed)           0.859     2.249    image/g0_b1__4_n_0
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.328     2.577 f  image/graph_rgb[2]_i_25/O
                         net (fo=1, routed)           0.000     2.577    image/graph_rgb[2]_i_25_n_0
    SLICE_X101Y48        MUXF7 (Prop_muxf7_I0_O)      0.212     2.789 f  image/graph_rgb_reg[2]_i_10/O
                         net (fo=1, routed)           1.094     3.883    image/graph_rgb_reg[2]_i_10_n_0
    SLICE_X101Y48        LUT6 (Prop_lut6_I1_O)        0.299     4.182 f  image/graph_rgb[2]_i_3/O
                         net (fo=2, routed)           0.587     4.768    image/enemy_rgb[2]
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.124     4.892 r  image/graph_rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     4.892    image/graph_rgb[1]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.029    38.792    image/graph_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 33.899    

Slack (MET) :             33.904ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 1.569ns (27.527%)  route 4.131ns (72.473%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[2]/Q
                         net (fo=42, routed)          1.594     1.239    image/row_ship_address[2]
    SLICE_X100Y48        LUT5 (Prop_lut5_I2_O)        0.150     1.389 r  image/g0_b1__4/O
                         net (fo=1, routed)           0.859     2.249    image/g0_b1__4_n_0
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.328     2.577 r  image/graph_rgb[2]_i_25/O
                         net (fo=1, routed)           0.000     2.577    image/graph_rgb[2]_i_25_n_0
    SLICE_X101Y48        MUXF7 (Prop_muxf7_I0_O)      0.212     2.789 r  image/graph_rgb_reg[2]_i_10/O
                         net (fo=1, routed)           1.094     3.883    image/graph_rgb_reg[2]_i_10_n_0
    SLICE_X101Y48        LUT6 (Prop_lut6_I1_O)        0.299     4.182 r  image/graph_rgb[2]_i_3/O
                         net (fo=2, routed)           0.584     4.765    image/enemy_rgb[2]
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  image/graph_rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     4.889    image/graph_rgb[2]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.031    38.794    image/graph_rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                 33.904    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[0]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[0]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[1]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[1]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[2]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[2]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[3]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[3]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.393ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.178ns (27.597%)  route 3.091ns (72.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.505     3.535    image/ship_x[9]_i_1_n_0
    SLICE_X105Y53        FDSE                                         r  image/ship_x_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.612    38.263    image/CLK
    SLICE_X105Y53        FDSE                                         r  image/ship_x_reg[8]/C
                         clock pessimism              0.462    38.725    
                         clock uncertainty           -0.164    38.561    
    SLICE_X105Y53        FDSE (Setup_fdse_C_S)       -0.633    37.928    image/ship_x_reg[8]
  -------------------------------------------------------------------
                         required time                         37.928    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.393    

Slack (MET) :             34.393ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0 rise@39.725ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.178ns (27.597%)  route 3.091ns (72.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.505     3.535    image/ship_x[9]_i_1_n_0
    SLICE_X105Y53        FDRE                                         r  image/ship_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.612    38.263    image/CLK
    SLICE_X105Y53        FDRE                                         r  image/ship_x_reg[9]/C
                         clock pessimism              0.462    38.725    
                         clock uncertainty           -0.164    38.561    
    SLICE_X105Y53        FDRE (Setup_fdre_C_R)       -0.633    37.928    image/ship_x_reg[9]
  -------------------------------------------------------------------
                         required time                         37.928    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_Controller/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.951%)  route 0.146ns (47.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    VGA_Controller/px_clk
    SLICE_X108Y47        FDRE                                         r  VGA_Controller/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y47        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  VGA_Controller/h_count_reg[6]/Q
                         net (fo=8, routed)           0.146    -0.229    VGA_Controller/h_count_reg[6]
    SLICE_X107Y46        FDRE                                         r  VGA_Controller/col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X107Y46        FDRE                                         r  VGA_Controller/col_reg[6]/C
                         clock pessimism              0.251    -0.524    
                         clock uncertainty            0.164    -0.360    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.070    -0.290    VGA_Controller/col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDSE                                         r  image/enemy_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDSE                                         r  image/enemy_y_reg[4]/C
                         clock pessimism              0.507    -0.266    
                         clock uncertainty            0.164    -0.103    
    SLICE_X111Y49        FDSE (Hold_fdse_C_CE)       -0.039    -0.142    image/enemy_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[5]/C
                         clock pessimism              0.507    -0.266    
                         clock uncertainty            0.164    -0.103    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.142    image/enemy_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/C
                         clock pessimism              0.507    -0.266    
                         clock uncertainty            0.164    -0.103    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.142    image/enemy_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X110Y49        FDRE                                         r  image/enemy_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X110Y49        FDRE                                         r  image/enemy_y_reg[7]/C
                         clock pessimism              0.507    -0.266    
                         clock uncertainty            0.164    -0.103    
    SLICE_X110Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.142    image/enemy_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 VGA_Controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.020%)  route 0.151ns (47.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639    -0.540    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  VGA_Controller/v_count_reg[5]/Q
                         net (fo=10, routed)          0.151    -0.224    VGA_Controller/v_count_reg[5]
    SLICE_X109Y45        FDRE                                         r  VGA_Controller/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X109Y45        FDRE                                         r  VGA_Controller/row_reg[5]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.164    -0.363    
    SLICE_X109Y45        FDRE (Hold_fdre_C_D)         0.066    -0.297    VGA_Controller/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 VGA_Controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.337%)  route 0.149ns (41.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639    -0.540    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  VGA_Controller/v_count_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.226    VGA_Controller/v_count_reg[5]
    SLICE_X108Y45        LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  VGA_Controller/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    VGA_Controller/v_count0[5]
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.164    -0.376    
    SLICE_X108Y45        FDRE (Hold_fdre_C_D)         0.121    -0.255    VGA_Controller/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 image/ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.611    -0.568    image/CLK
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  image/ship_x_reg[4]/Q
                         net (fo=19, routed)          0.079    -0.347    image/ship_x_reg[5]_0[4]
    SLICE_X105Y52        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.223 r  image/ship_x0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.223    image/ship_x0_carry__0_n_6
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.882    -0.803    image/CLK
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[5]/C
                         clock pessimism              0.235    -0.568    
                         clock uncertainty            0.164    -0.404    
    SLICE_X105Y52        FDRE (Hold_fdre_C_D)         0.105    -0.299    image/ship_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 image/ship_on_reg/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/ship_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  image/ship_on_reg/Q
                         net (fo=4, routed)           0.159    -0.239    image/ship_on
    SLICE_X107Y48        LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  image/graph_rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image/graph_rgb[2]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911    -0.774    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.164    -0.362    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.092    -0.270    image/graph_rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 image/ship_on_reg/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0 rise@0.000ns - px_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/ship_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  image/ship_on_reg/Q
                         net (fo=4, routed)           0.159    -0.239    image/ship_on
    SLICE_X107Y48        LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  image/graph_rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image/graph_rgb[1]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911    -0.774    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.164    -0.362    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.091    -0.271    image/graph_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  px_clk_clk_wiz_0
  To Clock:  px_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.076ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.601ns (25.619%)  route 4.648ns (74.381%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.352 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[3]/Q
                         net (fo=42, routed)          1.671     1.317    image/row_ship_address[3]
    SLICE_X101Y47        LUT5 (Prop_lut5_I3_O)        0.149     1.466 r  image/g0_b0__2/O
                         net (fo=1, routed)           0.434     1.900    image/g0_b0__2_n_0
    SLICE_X101Y47        LUT6 (Prop_lut6_I0_O)        0.332     2.232 r  image/graph_rgb[2]_i_33/O
                         net (fo=1, routed)           0.000     2.232    image/graph_rgb[2]_i_33_n_0
    SLICE_X101Y47        MUXF7 (Prop_muxf7_I0_O)      0.212     2.444 r  image/graph_rgb_reg[2]_i_15/O
                         net (fo=1, routed)           0.965     3.409    image/graph_rgb_reg[2]_i_15_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.299     3.708 r  image/graph_rgb[2]_i_4/O
                         net (fo=3, routed)           1.089     4.796    image/enemy_rgb[0]
    SLICE_X107Y48        LUT4 (Prop_lut4_I3_O)        0.153     4.949 r  image/graph_rgb[0]_i_1/O
                         net (fo=1, routed)           0.489     5.439    image/graph_rgb[0]
    SLICE_X110Y47        FDRE                                         r  image/graph_rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.700    38.352    image/CLK
    SLICE_X110Y47        FDRE                                         r  image/graph_rgb_reg[0]/C
                         clock pessimism              0.577    38.928    
                         clock uncertainty           -0.164    38.765    
    SLICE_X110Y47        FDRE (Setup_fdre_C_D)       -0.250    38.515    image/graph_rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                 33.076    

Slack (MET) :             33.390ns  (required time - arrival time)
  Source:                 image/enemy_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_on_reg/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 1.951ns (31.810%)  route 4.182ns (68.190%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.880    -0.732    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.419    -0.313 r  image/enemy_y_reg[6]/Q
                         net (fo=21, routed)          1.951     1.639    image/enemy_y_reg[6]
    SLICE_X110Y50        LUT4 (Prop_lut4_I1_O)        0.325     1.964 r  image/enemy_on4_carry__0_i_3/O
                         net (fo=2, routed)           0.817     2.781    image/enemy_on4_carry__0_i_3_n_0
    SLICE_X109Y50        LUT5 (Prop_lut5_I3_O)        0.354     3.135 r  image/enemy_on4_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.135    image/enemy_on4_carry__0_i_1_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.491 r  image/enemy_on4_carry__0/CO[0]
                         net (fo=1, routed)           0.998     4.489    VGA_Controller/enemy_on_reg_3[0]
    SLICE_X106Y49        LUT6 (Prop_lut6_I5_O)        0.373     4.862 r  VGA_Controller/enemy_on_i_3/O
                         net (fo=1, routed)           0.416     5.278    VGA_Controller/enemy_on29_out
    SLICE_X106Y48        LUT6 (Prop_lut6_I1_O)        0.124     5.402 r  VGA_Controller/enemy_on_i_1/O
                         net (fo=1, routed)           0.000     5.402    image/enemy_on0
    SLICE_X106Y48        FDRE                                         r  image/enemy_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/enemy_on_reg/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X106Y48        FDRE (Setup_fdre_C_D)        0.029    38.792    image/enemy_on_reg
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                 33.390    

Slack (MET) :             33.899ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.569ns (27.513%)  route 4.134ns (72.487%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[2]/Q
                         net (fo=42, routed)          1.594     1.239    image/row_ship_address[2]
    SLICE_X100Y48        LUT5 (Prop_lut5_I2_O)        0.150     1.389 f  image/g0_b1__4/O
                         net (fo=1, routed)           0.859     2.249    image/g0_b1__4_n_0
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.328     2.577 f  image/graph_rgb[2]_i_25/O
                         net (fo=1, routed)           0.000     2.577    image/graph_rgb[2]_i_25_n_0
    SLICE_X101Y48        MUXF7 (Prop_muxf7_I0_O)      0.212     2.789 f  image/graph_rgb_reg[2]_i_10/O
                         net (fo=1, routed)           1.094     3.883    image/graph_rgb_reg[2]_i_10_n_0
    SLICE_X101Y48        LUT6 (Prop_lut6_I1_O)        0.299     4.182 f  image/graph_rgb[2]_i_3/O
                         net (fo=2, routed)           0.587     4.768    image/enemy_rgb[2]
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.124     4.892 r  image/graph_rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     4.892    image/graph_rgb[1]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.029    38.792    image/graph_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 33.899    

Slack (MET) :             33.904ns  (required time - arrival time)
  Source:                 image/row_ship_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 1.569ns (27.527%)  route 4.131ns (72.473%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.350 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.801    -0.811    image/CLK
    SLICE_X105Y47        FDRE                                         r  image/row_ship_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  image/row_ship_address_reg[2]/Q
                         net (fo=42, routed)          1.594     1.239    image/row_ship_address[2]
    SLICE_X100Y48        LUT5 (Prop_lut5_I2_O)        0.150     1.389 r  image/g0_b1__4/O
                         net (fo=1, routed)           0.859     2.249    image/g0_b1__4_n_0
    SLICE_X101Y48        LUT5 (Prop_lut5_I0_O)        0.328     2.577 r  image/graph_rgb[2]_i_25/O
                         net (fo=1, routed)           0.000     2.577    image/graph_rgb[2]_i_25_n_0
    SLICE_X101Y48        MUXF7 (Prop_muxf7_I0_O)      0.212     2.789 r  image/graph_rgb_reg[2]_i_10/O
                         net (fo=1, routed)           1.094     3.883    image/graph_rgb_reg[2]_i_10_n_0
    SLICE_X101Y48        LUT6 (Prop_lut6_I1_O)        0.299     4.182 r  image/graph_rgb[2]_i_3/O
                         net (fo=2, routed)           0.584     4.765    image/enemy_rgb[2]
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  image/graph_rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     4.889    image/graph_rgb[2]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.698    38.350    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/C
                         clock pessimism              0.577    38.926    
                         clock uncertainty           -0.164    38.763    
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)        0.031    38.794    image/graph_rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                 33.904    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[0]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[0]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[1]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[1]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[2]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[2]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.304ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.178ns (27.027%)  route 3.181ns (72.973%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.264 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.595     3.625    image/ship_x[9]_i_1_n_0
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.613    38.264    image/CLK
    SLICE_X105Y51        FDRE                                         r  image/ship_x_reg[3]/C
                         clock pessimism              0.462    38.726    
                         clock uncertainty           -0.164    38.562    
    SLICE_X105Y51        FDRE (Setup_fdre_C_R)       -0.633    37.929    image/ship_x_reg[3]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                 34.304    

Slack (MET) :             34.393ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.178ns (27.597%)  route 3.091ns (72.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.505     3.535    image/ship_x[9]_i_1_n_0
    SLICE_X105Y53        FDSE                                         r  image/ship_x_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.612    38.263    image/CLK
    SLICE_X105Y53        FDSE                                         r  image/ship_x_reg[8]/C
                         clock pessimism              0.462    38.725    
                         clock uncertainty           -0.164    38.561    
    SLICE_X105Y53        FDSE (Setup_fdse_C_S)       -0.633    37.928    image/ship_x_reg[8]
  -------------------------------------------------------------------
                         required time                         37.928    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.393    

Slack (MET) :             34.393ns  (required time - arrival time)
  Source:                 VGA_Controller/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (px_clk_clk_wiz_0_1 rise@39.725ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.178ns (27.597%)  route 3.091ns (72.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.263 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.878    -0.734    VGA_Controller/px_clk
    SLICE_X109Y46        FDRE                                         r  VGA_Controller/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456    -0.278 f  VGA_Controller/row_reg[0]/Q
                         net (fo=13, routed)          0.738     0.460    VGA_Controller/Q[0]
    SLICE_X108Y46        LUT4 (Prop_lut4_I2_O)        0.124     0.584 f  VGA_Controller/game_proc.n[4]_i_6/O
                         net (fo=1, routed)           0.282     0.866    VGA_Controller/game_proc.n[4]_i_6_n_0
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.117     0.983 f  VGA_Controller/game_proc.n[4]_i_4/O
                         net (fo=1, routed)           0.426     1.409    VGA_Controller/game_proc.n[4]_i_4_n_0
    SLICE_X106Y46        LUT6 (Prop_lut6_I3_O)        0.331     1.740 r  VGA_Controller/game_proc.n[4]_i_1/O
                         net (fo=11, routed)          1.140     2.880    image/enemy_y118_out
    SLICE_X104Y51        LUT5 (Prop_lut5_I0_O)        0.150     3.030 r  image/ship_x[9]_i_1/O
                         net (fo=10, routed)          0.505     3.535    image/ship_x[9]_i_1_n_0
    SLICE_X105Y53        FDRE                                         r  image/ship_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          1.612    38.263    image/CLK
    SLICE_X105Y53        FDRE                                         r  image/ship_x_reg[9]/C
                         clock pessimism              0.462    38.725    
                         clock uncertainty           -0.164    38.561    
    SLICE_X105Y53        FDRE (Setup_fdre_C_R)       -0.633    37.928    image/ship_x_reg[9]
  -------------------------------------------------------------------
                         required time                         37.928    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 34.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_Controller/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.951%)  route 0.146ns (47.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    VGA_Controller/px_clk
    SLICE_X108Y47        FDRE                                         r  VGA_Controller/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y47        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  VGA_Controller/h_count_reg[6]/Q
                         net (fo=8, routed)           0.146    -0.229    VGA_Controller/h_count_reg[6]
    SLICE_X107Y46        FDRE                                         r  VGA_Controller/col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X107Y46        FDRE                                         r  VGA_Controller/col_reg[6]/C
                         clock pessimism              0.251    -0.524    
                         clock uncertainty            0.164    -0.360    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.070    -0.290    VGA_Controller/col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDSE                                         r  image/enemy_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDSE                                         r  image/enemy_y_reg[4]/C
                         clock pessimism              0.507    -0.266    
                         clock uncertainty            0.164    -0.103    
    SLICE_X111Y49        FDSE (Hold_fdse_C_CE)       -0.039    -0.142    image/enemy_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[5]/C
                         clock pessimism              0.507    -0.266    
                         clock uncertainty            0.164    -0.103    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.142    image/enemy_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X111Y49        FDRE                                         r  image/enemy_y_reg[6]/C
                         clock pessimism              0.507    -0.266    
                         clock uncertainty            0.164    -0.103    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.142    image/enemy_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/enemy_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.596%)  route 0.260ns (55.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638    -0.541    image/CLK
    SLICE_X108Y51        FDRE                                         r  image/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  image/status_reg[1]/Q
                         net (fo=5, routed)           0.062    -0.315    image/status_reg_n_0_[1]
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.045    -0.270 r  image/enemy_y[9]_i_2/O
                         net (fo=6, routed)           0.198    -0.072    image/enemy_y
    SLICE_X110Y49        FDRE                                         r  image/enemy_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912    -0.773    image/CLK
    SLICE_X110Y49        FDRE                                         r  image/enemy_y_reg[7]/C
                         clock pessimism              0.507    -0.266    
                         clock uncertainty            0.164    -0.103    
    SLICE_X110Y49        FDRE (Hold_fdre_C_CE)       -0.039    -0.142    image/enemy_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 VGA_Controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.020%)  route 0.151ns (47.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639    -0.540    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  VGA_Controller/v_count_reg[5]/Q
                         net (fo=10, routed)          0.151    -0.224    VGA_Controller/v_count_reg[5]
    SLICE_X109Y45        FDRE                                         r  VGA_Controller/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X109Y45        FDRE                                         r  VGA_Controller/row_reg[5]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.164    -0.363    
    SLICE_X109Y45        FDRE (Hold_fdre_C_D)         0.066    -0.297    VGA_Controller/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 VGA_Controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_Controller/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.337%)  route 0.149ns (41.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639    -0.540    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  VGA_Controller/v_count_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.226    VGA_Controller/v_count_reg[5]
    SLICE_X108Y45        LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  VGA_Controller/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    VGA_Controller/v_count0[5]
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.910    -0.775    VGA_Controller/px_clk
    SLICE_X108Y45        FDRE                                         r  VGA_Controller/v_count_reg[5]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.164    -0.376    
    SLICE_X108Y45        FDRE (Hold_fdre_C_D)         0.121    -0.255    VGA_Controller/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 image/ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/ship_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.611    -0.568    image/CLK
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  image/ship_x_reg[4]/Q
                         net (fo=19, routed)          0.079    -0.347    image/ship_x_reg[5]_0[4]
    SLICE_X105Y52        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.223 r  image/ship_x0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.223    image/ship_x0_carry__0_n_6
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.882    -0.803    image/CLK
    SLICE_X105Y52        FDRE                                         r  image/ship_x_reg[5]/C
                         clock pessimism              0.235    -0.568    
                         clock uncertainty            0.164    -0.404    
    SLICE_X105Y52        FDRE (Hold_fdre_C_D)         0.105    -0.299    image/ship_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 image/ship_on_reg/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/ship_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  image/ship_on_reg/Q
                         net (fo=4, routed)           0.159    -0.239    image/ship_on
    SLICE_X107Y48        LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  image/graph_rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image/graph_rgb[2]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911    -0.774    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[2]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.164    -0.362    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.092    -0.270    image/graph_rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 image/ship_on_reg/C
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image/graph_rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by px_clk_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             px_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (px_clk_clk_wiz_0_1 rise@0.000ns - px_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock px_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640    -0.539    image/CLK
    SLICE_X106Y48        FDRE                                         r  image/ship_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  image/ship_on_reg/Q
                         net (fo=4, routed)           0.159    -0.239    image/ship_on
    SLICE_X107Y48        LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  image/graph_rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image/graph_rgb[1]
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock px_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/sys_clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen/inst/px_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911    -0.774    image/CLK
    SLICE_X107Y48        FDRE                                         r  image/graph_rgb_reg[1]/C
                         clock pessimism              0.248    -0.526    
                         clock uncertainty            0.164    -0.362    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.091    -0.271    image/graph_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.077    





