Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 28 19:00:50 2020
| Host         : DESKTOP-BBSH87J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 496 register/latch pins with no clock driven by root clock pin: sc/DIV_CLK_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1365 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.880        0.000                      0                  380        0.142        0.000                      0                  380        4.500        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.880        0.000                      0                  380        0.142        0.000                      0                  380        4.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.890ns (24.511%)  route 2.741ns (75.489%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.730     5.333    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.518     5.851 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.865     6.715    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.670     7.510    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X84Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.634 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.355     7.989    ee354_debouncer_down/debounce_count
    SLICE_X82Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.851     8.964    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X83Y54         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.610    15.033    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[17]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y54         FDRE (Setup_fdre_C_R)       -0.429    14.843    ee354_debouncer_down/debounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.890ns (24.511%)  route 2.741ns (75.489%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.730     5.333    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.518     5.851 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.865     6.715    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.670     7.510    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X84Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.634 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.355     7.989    ee354_debouncer_down/debounce_count
    SLICE_X82Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.851     8.964    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X83Y54         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.610    15.033    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[18]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y54         FDRE (Setup_fdre_C_R)       -0.429    14.843    ee354_debouncer_down/debounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.890ns (24.511%)  route 2.741ns (75.489%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.730     5.333    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.518     5.851 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.865     6.715    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.670     7.510    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X84Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.634 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.355     7.989    ee354_debouncer_down/debounce_count
    SLICE_X82Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.851     8.964    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X83Y54         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.610    15.033    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[19]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y54         FDRE (Setup_fdre_C_R)       -0.429    14.843    ee354_debouncer_down/debounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.890ns (24.511%)  route 2.741ns (75.489%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.730     5.333    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.518     5.851 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.865     6.715    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.670     7.510    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X84Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.634 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.355     7.989    ee354_debouncer_down/debounce_count
    SLICE_X82Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.851     8.964    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X83Y54         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.610    15.033    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[20]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y54         FDRE (Setup_fdre_C_R)       -0.429    14.843    ee354_debouncer_down/debounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.058ns (29.372%)  route 2.544ns (70.628%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.731     5.334    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDCE (Prop_fdce_C_Q)         0.456     5.790 r  ee354_debouncer_up/FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.856     6.646    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[3]
    SLICE_X87Y56         LUT4 (Prop_lut4_I1_O)        0.152     6.798 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.235    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.561 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     7.858    ee354_debouncer_up/debounce_count
    SLICE_X87Y56         LUT5 (Prop_lut5_I0_O)        0.124     7.982 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.954     8.936    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.610    15.033    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[25]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDRE (Setup_fdre_C_R)       -0.429    14.843    ee354_debouncer_up/debounce_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.058ns (29.372%)  route 2.544ns (70.628%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.731     5.334    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDCE (Prop_fdce_C_Q)         0.456     5.790 r  ee354_debouncer_up/FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.856     6.646    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[3]
    SLICE_X87Y56         LUT4 (Prop_lut4_I1_O)        0.152     6.798 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.235    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.561 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     7.858    ee354_debouncer_up/debounce_count
    SLICE_X87Y56         LUT5 (Prop_lut5_I0_O)        0.124     7.982 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.954     8.936    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.610    15.033    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[26]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDRE (Setup_fdre_C_R)       -0.429    14.843    ee354_debouncer_up/debounce_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.058ns (29.372%)  route 2.544ns (70.628%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.731     5.334    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDCE (Prop_fdce_C_Q)         0.456     5.790 r  ee354_debouncer_up/FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.856     6.646    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[3]
    SLICE_X87Y56         LUT4 (Prop_lut4_I1_O)        0.152     6.798 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.235    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.561 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     7.858    ee354_debouncer_up/debounce_count
    SLICE_X87Y56         LUT5 (Prop_lut5_I0_O)        0.124     7.982 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.954     8.936    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.610    15.033    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[27]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X86Y60         FDRE (Setup_fdre_C_R)       -0.429    14.843    ee354_debouncer_up/debounce_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.890ns (25.640%)  route 2.581ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.730     5.333    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.518     5.851 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.865     6.715    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.670     7.510    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X84Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.634 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.355     7.989    ee354_debouncer_down/debounce_count
    SLICE_X82Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.691     8.804    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.611    15.034    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[1]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X83Y50         FDRE (Setup_fdre_C_R)       -0.429    14.844    ee354_debouncer_down/debounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.890ns (25.640%)  route 2.581ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.730     5.333    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.518     5.851 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.865     6.715    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.670     7.510    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X84Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.634 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.355     7.989    ee354_debouncer_down/debounce_count
    SLICE_X82Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.691     8.804    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.611    15.034    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[2]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X83Y50         FDRE (Setup_fdre_C_R)       -0.429    14.844    ee354_debouncer_down/debounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.890ns (25.640%)  route 2.581ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.730     5.333    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.518     5.851 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.865     6.715    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  ee354_debouncer_down/debounce_count[27]_i_3__0/O
                         net (fo=1, routed)           0.670     7.510    ee354_debouncer_down/debounce_count[27]_i_3__0_n_0
    SLICE_X84Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.634 r  ee354_debouncer_down/debounce_count[27]_i_2__0/O
                         net (fo=29, routed)          0.355     7.989    ee354_debouncer_down/debounce_count
    SLICE_X82Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  ee354_debouncer_down/debounce_count[27]_i_1__0/O
                         net (fo=27, routed)          0.691     8.804    ee354_debouncer_down/debounce_count[27]_i_1__0_n_0
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.611    15.034    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[3]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X83Y50         FDRE (Setup_fdre_C_R)       -0.429    14.844    ee354_debouncer_down/debounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sc/full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/full_clk_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.568     1.487    sc/ClkPort_IBUF_BUFG
    SLICE_X68Y53         FDCE                                         r  sc/full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y53         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  sc/full_clk_state_reg[0]/Q
                         net (fo=4, routed)           0.076     1.705    sc/full_clk_state[0]
    SLICE_X68Y53         FDCE                                         r  sc/full_clk_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.840     2.005    sc/ClkPort_IBUF_BUFG
    SLICE_X68Y53         FDCE                                         r  sc/full_clk_state_reg[1]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X68Y53         FDCE (Hold_fdce_C_D)         0.075     1.562    sc/full_clk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/MCEN_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.694%)  route 0.142ns (43.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.605     1.524    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X85Y57         FDRE                                         r  ee354_debouncer_up/MCEN_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  ee354_debouncer_up/MCEN_count_reg[0]/Q
                         net (fo=6, routed)           0.142     1.807    ee354_debouncer_up/MCEN_count_reg_n_0_[0]
    SLICE_X87Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  ee354_debouncer_up/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.852    ee354_debouncer_up/FSM_onehot_state[6]_i_1_n_0
    SLICE_X87Y57         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.878     2.043    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X87Y57         FDCE (Hold_fdce_C_D)         0.092     1.655    ee354_debouncer_up/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.606     1.525    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  ee354_debouncer_down/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.116     1.806    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[1]
    SLICE_X85Y54         LUT3 (Prop_lut3_I0_O)        0.048     1.854 r  ee354_debouncer_down/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    ee354_debouncer_down/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X85Y54         FDPE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.878     2.043    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X85Y54         FDPE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X85Y54         FDPE (Hold_fdpe_C_D)         0.105     1.643    ee354_debouncer_down/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.606     1.525    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X85Y54         FDPE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  ee354_debouncer_down/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.151     1.817    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[0]
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.878     2.043    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y54         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X84Y54         FDCE (Hold_fdce_C_D)         0.059     1.597    ee354_debouncer_down/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/MCEN_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.606     1.525    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X84Y53         FDRE                                         r  ee354_debouncer_down/MCEN_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.164     1.689 f  ee354_debouncer_down/MCEN_count_reg[0]/Q
                         net (fo=6, routed)           0.115     1.805    ee354_debouncer_down/MCEN_count_reg_n_0_[0]
    SLICE_X85Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  ee354_debouncer_down/FSM_onehot_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    ee354_debouncer_down/FSM_onehot_state[6]_i_1__0_n_0
    SLICE_X85Y53         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.878     2.043    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X85Y53         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X85Y53         FDCE (Hold_fdce_C_D)         0.091     1.629    ee354_debouncer_down/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.608%)  route 0.148ns (44.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.606     1.525    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y57         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  ee354_debouncer_up/FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.148     1.815    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[3]
    SLICE_X87Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.860 r  ee354_debouncer_up/debounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    ee354_debouncer_up/debounce_count[0]_i_1_n_0
    SLICE_X87Y56         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.879     2.044    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y56         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[0]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X87Y56         FDRE (Hold_fdre_C_D)         0.092     1.634    ee354_debouncer_up/debounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.188%)  route 0.152ns (51.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.606     1.525    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y58         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.152     1.818    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X87Y58         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.878     2.043    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X87Y58         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y58         FDCE (Hold_fdce_C_D)         0.066     1.591    ee354_debouncer_up/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sc/full_clk_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/full_clk_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.568     1.487    sc/ClkPort_IBUF_BUFG
    SLICE_X68Y53         FDCE                                         r  sc/full_clk_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y53         FDCE (Prop_fdce_C_Q)         0.128     1.615 f  sc/full_clk_state_reg[1]/Q
                         net (fo=3, routed)           0.091     1.706    sc/full_clk_state[1]
    SLICE_X68Y53         LUT2 (Prop_lut2_I0_O)        0.099     1.805 r  sc/full_clk_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    sc/full_clk_state[0]_i_1_n_0
    SLICE_X68Y53         FDCE                                         r  sc/full_clk_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.840     2.005    sc/ClkPort_IBUF_BUFG
    SLICE_X68Y53         FDCE                                         r  sc/full_clk_state_reg[0]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X68Y53         FDCE (Hold_fdce_C_D)         0.091     1.578    sc/full_clk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.607     1.526    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ee354_debouncer_down/debounce_count_reg[2]/Q
                         net (fo=1, routed)           0.104     1.772    ee354_debouncer_down/debounce_count_reg_n_0_[2]
    SLICE_X83Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.882 r  ee354_debouncer_down/debounce_count0_carry/O[1]
                         net (fo=1, routed)           0.000     1.882    ee354_debouncer_down/debounce_count0_carry_n_6
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.879     2.044    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y50         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X83Y50         FDRE (Hold_fdre_C_D)         0.105     1.631    ee354_debouncer_down/debounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.607     1.526    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y52         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ee354_debouncer_down/debounce_count_reg[12]/Q
                         net (fo=1, routed)           0.108     1.776    ee354_debouncer_down/debounce_count_reg_n_0_[12]
    SLICE_X83Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  ee354_debouncer_down/debounce_count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.884    ee354_debouncer_down/debounce_count0_carry__1_n_4
    SLICE_X83Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.879     2.044    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X83Y52         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[12]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X83Y52         FDRE (Hold_fdre_C_D)         0.105     1.631    ee354_debouncer_down/debounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y33    DIV_CLK_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y54    ee354_debouncer_down/debounce_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y52    ee354_debouncer_down/debounce_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y52    ee354_debouncer_down/debounce_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y52    ee354_debouncer_down/debounce_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y53    ee354_debouncer_down/debounce_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y53    ee354_debouncer_down/debounce_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y53    ee354_debouncer_down/debounce_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y53    ee354_debouncer_down/debounce_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y33    DIV_CLK_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y33    DIV_CLK_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y33    DIV_CLK_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y33    DIV_CLK_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y35    DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y35    DIV_CLK_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y36    DIV_CLK_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y36    DIV_CLK_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y36    DIV_CLK_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y36    DIV_CLK_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    ee354_debouncer_up/MCEN_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    ee354_debouncer_up/MCEN_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    ee354_debouncer_up/MCEN_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    ee354_debouncer_up/MCEN_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X76Y56    sc/FSM_onehot_full_clk_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y53    sc/FSM_onehot_full_clk_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y56    sc/FSM_onehot_full_clk_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y33    DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y54    ee354_debouncer_down/debounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y52    ee354_debouncer_down/debounce_count_reg[10]/C



