--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml mohasebe_mantegh.twx mohasebe_mantegh.ncd -o
mohasebe_mantegh.twr mohasebe_mantegh.pcf

Design file:              mohasebe_mantegh.ncd
Physical constraint file: mohasebe_mantegh.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
s<0>        |    3.690(R)|    0.559(R)|clock_BUFGP       |   0.000|
s<1>        |    3.769(R)|    0.532(R)|clock_BUFGP       |   0.000|
vfeli<0>    |    4.482(R)|   -0.293(R)|clock_BUFGP       |   0.000|
vfeli<1>    |    5.361(R)|   -0.422(R)|clock_BUFGP       |   0.000|
vfeli<2>    |    4.559(R)|   -1.028(R)|clock_BUFGP       |   0.000|
vfeli<3>    |    3.658(R)|   -0.428(R)|clock_BUFGP       |   0.000|
vfeli<4>    |    3.584(R)|   -0.665(R)|clock_BUFGP       |   0.000|
vfeli<5>    |    3.372(R)|   -0.564(R)|clock_BUFGP       |   0.000|
vfeli<6>    |    3.890(R)|   -0.563(R)|clock_BUFGP       |   0.000|
vfeli<7>    |    3.661(R)|    0.167(R)|clock_BUFGP       |   0.000|
vmatloob<0> |    4.996(R)|    0.521(R)|clock_BUFGP       |   0.000|
vmatloob<1> |    6.566(R)|   -0.697(R)|clock_BUFGP       |   0.000|
vmatloob<2> |    5.754(R)|   -1.427(R)|clock_BUFGP       |   0.000|
vmatloob<3> |    4.145(R)|    0.533(R)|clock_BUFGP       |   0.000|
vmatloob<4> |    4.889(R)|    0.228(R)|clock_BUFGP       |   0.000|
vmatloob<5> |    5.853(R)|   -0.680(R)|clock_BUFGP       |   0.000|
vmatloob<6> |    5.490(R)|   -0.264(R)|clock_BUFGP       |   0.000|
vmatloob<7> |    4.872(R)|   -0.136(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
eq          |    6.424(R)|clock_BUFGP       |   0.000|
gt          |    7.311(R)|clock_BUFGP       |   0.000|
lt          |    7.643(R)|clock_BUFGP       |   0.000|
vout<0>     |    6.424(R)|clock_BUFGP       |   0.000|
vout<1>     |    6.424(R)|clock_BUFGP       |   0.000|
vout<2>     |    6.424(R)|clock_BUFGP       |   0.000|
vout<3>     |    6.424(R)|clock_BUFGP       |   0.000|
vout<4>     |    6.424(R)|clock_BUFGP       |   0.000|
vout<5>     |    6.424(R)|clock_BUFGP       |   0.000|
vout<6>     |    6.424(R)|clock_BUFGP       |   0.000|
vout<7>     |    6.424(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.572|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Sep 09 13:26:44 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4491 MB



