{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731455098289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731455098290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 19:44:58 2024 " "Processing started: Tue Nov 12 19:44:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731455098290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455098290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455098290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731455098557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731455098557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/branch.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regnum_to_values_to_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file regnum_to_values_to_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regnum_to_values_to_alu " "Found entity 1: regnum_to_values_to_alu" {  } { { "regnum_to_values_to_alu.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/regnum_to_values_to_alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/decode_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_registers " "Found entity 1: pipeline_registers" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/pipeline_registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_controller " "Found entity 1: pipeline_controller" {  } { { "pipeline_controller.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/pipeline_controller.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_access.sv(29) " "Verilog HDL warning at memory_access.sv(29): extended using \"x\" or \"z\"" {  } { { "memory_access.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/memory_access.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731455103102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "memory_access.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/memory_access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_XOR " "Found entity 1: alu_XOR" {  } { { "alu_XOR.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_XOR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_top_level " "Found entity 1: alu_top_level" {  } { { "alu_top_level.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SUB " "Found entity 1: alu_SUB" {  } { { "alu_SUB.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_OR " "Found entity 1: alu_OR" {  } { { "alu_OR.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_OR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dadd.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_dadd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_DADD " "Found entity 1: alu_DADD" {  } { { "alu_DADD.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_DADD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIT " "Found entity 1: alu_BIT" {  } { { "alu_BIT.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bis.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bis.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIS " "Found entity 1: alu_BIS" {  } { { "alu_BIS.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIS.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIC " "Found entity 1: alu_BIC" {  } { { "alu_BIC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_AND " "Found entity 1: alu_AND" {  } { { "alu_AND.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_AND.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ADD " "Found entity 1: alu_ADD" {  } { { "alu_ADD.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103115 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "XM23.sv(147) " "Verilog HDL Module Instantiation warning at XM23.sv(147): ignored dangling comma in List of Port Connections" {  } { { "XM23.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 147 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731455103116 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "XM23.sv(361) " "Verilog HDL Module Instantiation warning at XM23.sv(361): ignored dangling comma in List of Port Connections" {  } { { "XM23.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 361 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731455103116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23.sv 1 1 " "Found 1 design units, including 1 entities, in source file xm23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XM23 " "Found entity 1: XM23" {  } { { "XM23.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_addc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_addc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ADDC " "Found entity 1: alu_ADDC" {  } { { "alu_ADDC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADDC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_subc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_subc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SUBC " "Found entity 1: alu_SUBC" {  } { { "alu_SUBC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUBC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "update_psw.sv 1 1 " "Found 1 design units, including 1 entities, in source file update_psw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update_psw " "Found entity 1: update_psw" {  } { { "update_psw.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/update_psw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file p_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_ram " "Found entity 1: p_ram" {  } { { "p_ram.v" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ram " "Found entity 1: d_ram" {  } { { "d_ram.v" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/d_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moves.sv 1 1 " "Found 1 design units, including 1 entities, in source file moves.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moves " "Found entity 1: moves" {  } { { "moves.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/moves.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mov.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_mov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_MOV " "Found entity 1: alu_MOV" {  } { { "alu_MOV.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_MOV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sra.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_sra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SRA " "Found entity 1: alu_SRA" {  } { { "alu_SRA.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SRA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_rrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_RRC " "Found entity 1: alu_RRC" {  } { { "alu_RRC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_RRC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_COMP " "Found entity 1: alu_COMP" {  } { { "alu_COMP.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_COMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_swpb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_swpb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SWPB " "Found entity 1: alu_SWPB" {  } { { "alu_SWPB.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SWPB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sxt.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_sxt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SXT " "Found entity 1: alu_SXT" {  } { { "alu_SXT.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access_d_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_access_d_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access_d_ram " "Found entity 1: memory_access_d_ram" {  } { { "memory_access_d_ram.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/memory_access_d_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 go_to_LR.sv(18) " "Verilog HDL Expression warning at go_to_LR.sv(18): truncated literal to match 4 bits" {  } { { "go_to_LR.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/go_to_LR.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731455103134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "go_to_lr.sv 1 1 " "Found 1 design units, including 1 entities, in source file go_to_lr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 go_to_LR " "Found entity 1: go_to_LR" {  } { { "go_to_LR.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/go_to_LR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_SUB.sv(12) " "Verilog HDL Implicit Net warning at alu_SUB.sv(12): created implicit net for \"carry_out\"" {  } { { "alu_SUB.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUB.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_DADD.sv(48) " "Verilog HDL Implicit Net warning at alu_DADD.sv(48): created implicit net for \"carry_out\"" {  } { { "alu_DADD.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_DADD.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_ADD.sv(12) " "Verilog HDL Implicit Net warning at alu_ADD.sv(12): created implicit net for \"carry_out\"" {  } { { "alu_ADD.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADD.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear_pipeline_wire XM23.sv(360) " "Verilog HDL Implicit Net warning at XM23.sv(360): created implicit net for \"clear_pipeline_wire\"" {  } { { "XM23.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 360 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_ADDC.sv(14) " "Verilog HDL Implicit Net warning at alu_ADDC.sv(14): created implicit net for \"carry_out\"" {  } { { "alu_ADDC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADDC.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103135 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_SUBC.sv(14) " "Verilog HDL Implicit Net warning at alu_SUBC.sv(14): created implicit net for \"carry_out\"" {  } { { "alu_SUBC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUBC.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XM23 " "Elaborating entity \"XM23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731455103174 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_pipeline_LR_wire 0 XM23.sv(88) " "Net \"clear_pipeline_LR_wire\" at XM23.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "XM23.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731455103181 "|XM23"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_o_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_o_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455103186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pcounter " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pcounter\"" {  } { { "XM23.sv" "pcounter" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_ram p_ram:pram " "Elaborating entity \"p_ram\" for hierarchy \"p_ram:pram\"" {  } { { "XM23.sv" "pram" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram p_ram:pram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\"" {  } { { "p_ram.v" "altsyncram_component" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_ram:pram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"p_ram:pram\|altsyncram:altsyncram_component\"" {  } { { "p_ram.v" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_ram:pram\|altsyncram:altsyncram_component " "Instantiated megafunction \"p_ram:pram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program_memory.mif " "Parameter \"init_file\" = \"program_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=pram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=pram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103254 ""}  } { { "p_ram.v" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731455103254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6k1 " "Found entity 1: altsyncram_q6k1" {  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6k1 p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated " "Elaborating entity \"altsyncram_q6k1\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlb2 " "Found entity 1: altsyncram_hlb2" {  } { { "db/altsyncram_hlb2.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlb2 p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1 " "Elaborating entity \"altsyncram_hlb2\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\"" {  } { { "db/altsyncram_q6k1.tdf" "altsyncram1" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103333 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32762 32768 0 1 1 " "32762 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 32767 " "Addresses ranging from 6 to 32767 are not initialized" {  } { { "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_memory.mif" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1731455103338 ""}  } { { "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_memory.mif" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1731455103338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_msa:decode4 " "Elaborating entity \"decode_msa\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_msa:decode4\"" {  } { { "db/altsyncram_hlb2.tdf" "decode4" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_f8a:rden_decode_a " "Elaborating entity \"decode_f8a\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_f8a:rden_decode_a\"" {  } { { "db/altsyncram_hlb2.tdf" "rden_decode_a" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455103486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455103486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|mux_lob:mux6 " "Elaborating entity \"mux_lob\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|mux_lob:mux6\"" {  } { { "db/altsyncram_hlb2.tdf" "mux6" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_q6k1.tdf" "mgl_prim2" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455103926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1886544237 " "Parameter \"NODE_NAME\" = \"1886544237\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455103926 ""}  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731455103926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access_d_ram memory_access_d_ram:dram_control_inst " "Elaborating entity \"memory_access_d_ram\" for hierarchy \"memory_access_d_ram:dram_control_inst\"" {  } { { "XM23.sv" "dram_control_inst" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 memory_access_d_ram.sv(70) " "Verilog HDL assignment warning at memory_access_d_ram.sv(70): truncated value with size 17 to match size of target (16)" {  } { { "memory_access_d_ram.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/memory_access_d_ram.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731455104215 "|XM23|memory_access_d_ram:dram_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 memory_access_d_ram.sv(82) " "Verilog HDL assignment warning at memory_access_d_ram.sv(82): truncated value with size 17 to match size of target (16)" {  } { { "memory_access_d_ram.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/memory_access_d_ram.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731455104216 "|XM23|memory_access_d_ram:dram_control_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104221 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ram d_ram:dram " "Elaborating entity \"d_ram\" for hierarchy \"d_ram:dram\"" {  } { { "XM23.sv" "dram" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram d_ram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"d_ram:dram\|altsyncram:altsyncram_component\"" {  } { { "d_ram.v" "altsyncram_component" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/d_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_ram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"d_ram:dram\|altsyncram:altsyncram_component\"" {  } { { "d_ram.v" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/d_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_ram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"d_ram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=dram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=dram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104250 ""}  } { { "d_ram.v" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/d_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731455104250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_grj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_grj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_grj1 " "Found entity 1: altsyncram_grj1" {  } { { "db/altsyncram_grj1.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455104282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455104282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_grj1 d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated " "Elaborating entity \"altsyncram_grj1\" for hierarchy \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jab2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jab2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jab2 " "Found entity 1: altsyncram_jab2" {  } { { "db/altsyncram_jab2.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_jab2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455104330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455104330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jab2 d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|altsyncram_jab2:altsyncram1 " "Elaborating entity \"altsyncram_jab2\" for hierarchy \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|altsyncram_jab2:altsyncram1\"" {  } { { "db/altsyncram_grj1.tdf" "altsyncram1" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104330 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32762 32768 0 1 1 " "32762 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 32767 " "Addresses ranging from 6 to 32767 are not initialized" {  } { { "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/data_memory.mif" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/data_memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1731455104335 ""}  } { { "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/data_memory.mif" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/data_memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1731455104335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_grj1.tdf" "mgl_prim2" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_grj1.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1685217645 " "Parameter \"NODE_NAME\" = \"1685217645\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731455104406 ""}  } { { "db/altsyncram_grj1.tdf" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731455104406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode\"" {  } { { "XM23.sv" "decode" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 decode_stage.sv(432) " "Verilog HDL assignment warning at decode_stage.sv(432): truncated value with size 4 to match size of target (1)" {  } { { "decode_stage.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/decode_stage.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731455104413 "|XM23|decode_stage:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_registers pipeline_registers:pipeline " "Elaborating entity \"pipeline_registers\" for hierarchy \"pipeline_registers:pipeline\"" {  } { { "XM23.sv" "pipeline" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104466 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p_reg pipeline_registers.sv(38) " "Output port \"p_reg\" at pipeline_registers.sv(38) has no driver" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/pipeline_registers.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731455104474 "|XM23|pipeline_registers:pipeline"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_o " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104498 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_i " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_i\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104498 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_o " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_controller pipeline_controller:controller " "Elaborating entity \"pipeline_controller\" for hierarchy \"pipeline_controller:controller\"" {  } { { "XM23.sv" "controller" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnum_to_values_to_alu regnum_to_values_to_alu:regnum_inst " "Elaborating entity \"regnum_to_values_to_alu\" for hierarchy \"regnum_to_values_to_alu:regnum_inst\"" {  } { { "XM23.sv" "regnum_inst" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104518 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104520 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "XM23.sv" "alu_inst" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_AND alu:alu_inst\|alu_AND:and_op " "Elaborating entity \"alu_AND\" for hierarchy \"alu:alu_inst\|alu_AND:and_op\"" {  } { { "alu.sv" "and_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_OR alu:alu_inst\|alu_OR:or_op " "Elaborating entity \"alu_OR\" for hierarchy \"alu:alu_inst\|alu_OR:or_op\"" {  } { { "alu.sv" "or_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_XOR alu:alu_inst\|alu_XOR:xor_op " "Elaborating entity \"alu_XOR\" for hierarchy \"alu:alu_inst\|alu_XOR:xor_op\"" {  } { { "alu.sv" "xor_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_BIT alu:alu_inst\|alu_BIT:bit_op " "Elaborating entity \"alu_BIT\" for hierarchy \"alu:alu_inst\|alu_BIT:bit_op\"" {  } { { "alu.sv" "bit_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_BIT.sv(7) " "Verilog HDL assignment warning at alu_BIT.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "alu_BIT.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIT.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731455104549 "|XM23|alu:alu_inst|alu_BIT:bit_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_BIC alu:alu_inst\|alu_BIC:bic_op " "Elaborating entity \"alu_BIC\" for hierarchy \"alu:alu_inst\|alu_BIC:bic_op\"" {  } { { "alu.sv" "bic_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_BIC.sv(7) " "Verilog HDL assignment warning at alu_BIC.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "alu_BIC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIC.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731455104553 "|XM23|alu:alu_inst|alu_BIC:bic_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_BIS alu:alu_inst\|alu_BIS:bis_op " "Elaborating entity \"alu_BIS\" for hierarchy \"alu:alu_inst\|alu_BIS:bis_op\"" {  } { { "alu.sv" "bis_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_BIS.sv(7) " "Verilog HDL assignment warning at alu_BIS.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "alu_BIS.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIS.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731455104556 "|XM23|alu:alu_inst|alu_BIS:bis_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ADD alu:alu_inst\|alu_ADD:add_op " "Elaborating entity \"alu_ADD\" for hierarchy \"alu:alu_inst\|alu_ADD:add_op\"" {  } { { "alu.sv" "add_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out alu_ADD.sv(12) " "Verilog HDL or VHDL warning at alu_ADD.sv(12): object \"carry_out\" assigned a value but never read" {  } { { "alu_ADD.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADD.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731455104560 "|XM23|alu:alu_inst|alu_ADD:add_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SUB alu:alu_inst\|alu_SUB:sub_op " "Elaborating entity \"alu_SUB\" for hierarchy \"alu:alu_inst\|alu_SUB:sub_op\"" {  } { { "alu.sv" "sub_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out alu_SUB.sv(12) " "Verilog HDL or VHDL warning at alu_SUB.sv(12): object \"carry_out\" assigned a value but never read" {  } { { "alu_SUB.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUB.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731455104564 "|XM23|alu:alu_inst|alu_SUB:sub_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ADDC alu:alu_inst\|alu_ADDC:addc_op " "Elaborating entity \"alu_ADDC\" for hierarchy \"alu:alu_inst\|alu_ADDC:addc_op\"" {  } { { "alu.sv" "addc_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out alu_ADDC.sv(14) " "Verilog HDL or VHDL warning at alu_ADDC.sv(14): object \"carry_out\" assigned a value but never read" {  } { { "alu_ADDC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADDC.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731455104567 "|XM23|alu:alu_inst|alu_ADDC:addc_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SUBC alu:alu_inst\|alu_SUBC:subc_op " "Elaborating entity \"alu_SUBC\" for hierarchy \"alu:alu_inst\|alu_SUBC:subc_op\"" {  } { { "alu.sv" "subc_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out alu_SUBC.sv(14) " "Verilog HDL or VHDL warning at alu_SUBC.sv(14): object \"carry_out\" assigned a value but never read" {  } { { "alu_SUBC.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUBC.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731455104571 "|XM23|alu:alu_inst|alu_SUBC:subc_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_DADD alu:alu_inst\|alu_DADD:dadd_op " "Elaborating entity \"alu_DADD\" for hierarchy \"alu:alu_inst\|alu_DADD:dadd_op\"" {  } { { "alu.sv" "dadd_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out alu_DADD.sv(48) " "Verilog HDL or VHDL warning at alu_DADD.sv(48): object \"carry_out\" assigned a value but never read" {  } { { "alu_DADD.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_DADD.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731455104576 "|XM23|alu:alu_inst|alu_DADD:dadd_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_MOV alu:alu_inst\|alu_MOV:mov_op " "Elaborating entity \"alu_MOV\" for hierarchy \"alu:alu_inst\|alu_MOV:mov_op\"" {  } { { "alu.sv" "mov_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SRA alu:alu_inst\|alu_SRA:sra_op " "Elaborating entity \"alu_SRA\" for hierarchy \"alu:alu_inst\|alu_SRA:sra_op\"" {  } { { "alu.sv" "sra_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 alu_SRA.sv(5) " "Verilog HDL assignment warning at alu_SRA.sv(5): truncated value with size 17 to match size of target (16)" {  } { { "alu_SRA.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SRA.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731455104586 "|XM23|alu:alu_inst|alu_SRA:sra_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_RRC alu:alu_inst\|alu_RRC:rrc_op " "Elaborating entity \"alu_RRC\" for hierarchy \"alu:alu_inst\|alu_RRC:rrc_op\"" {  } { { "alu.sv" "rrc_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_COMP alu:alu_inst\|alu_COMP:comp_op " "Elaborating entity \"alu_COMP\" for hierarchy \"alu:alu_inst\|alu_COMP:comp_op\"" {  } { { "alu.sv" "comp_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SWPB alu:alu_inst\|alu_SWPB:swpb_op " "Elaborating entity \"alu_SWPB\" for hierarchy \"alu:alu_inst\|alu_SWPB:swpb_op\"" {  } { { "alu.sv" "swpb_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SXT alu:alu_inst\|alu_SXT:sxt_op " "Elaborating entity \"alu_SXT\" for hierarchy \"alu:alu_inst\|alu_SXT:sxt_op\"" {  } { { "alu.sv" "sxt_op" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch_inst " "Elaborating entity \"branch\" for hierarchy \"branch:branch_inst\"" {  } { { "XM23.sv" "branch_inst" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "go_to_LR go_to_LR:go_to_LR_inst " "Elaborating entity \"go_to_LR\" for hierarchy \"go_to_LR:go_to_LR_inst\"" {  } { { "XM23.sv" "go_to_LR_inst" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104612 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moves moves:moves_inst " "Elaborating entity \"moves\" for hierarchy \"moves:moves_inst\"" {  } { { "XM23.sv" "moves_inst" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104616 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104618 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_psw update_psw:update_psw_inst " "Elaborating entity \"update_psw\" for hierarchy \"update_psw:update_psw_inst\"" {  } { { "XM23.sv" "update_psw_inst" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455104622 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "carry_arr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"carry_arr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104623 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "overflow_arr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"overflow_arr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731455104623 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731455104821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.12.19:45:06 Progress: Loading sld928a91a1/alt_sld_fab_wrapper_hw.tcl " "2024.11.12.19:45:06 Progress: Loading sld928a91a1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455106432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455107876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455107941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455109621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455109686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455109758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455109847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455109850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455109851 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731455110555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld928a91a1/alt_sld_fab.v" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455110708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455110708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455110772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455110772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455110775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455110775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455110816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455110816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455110878 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455110878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455110878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731455110928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455110928 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731455114041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455125528 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731455127308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/output_files/XM23.map.smsg " "Generated suppressed messages file C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/output_files/XM23.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455127517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731455128054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731455128054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2510 " "Implemented 2510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731455128183 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731455128183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2374 " "Implemented 2374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731455128183 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731455128183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731455128183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731455128204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 19:45:28 2024 " "Processing ended: Tue Nov 12 19:45:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731455128204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731455128204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731455128204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731455128204 ""}
