// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bigint_math_bigint_sub_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_q0,
        b_address0,
        b_ce0,
        b_q0
);

parameter    ap_ST_st1_fsm_0 = 16'b1;
parameter    ap_ST_st2_fsm_1 = 16'b10;
parameter    ap_ST_st3_fsm_2 = 16'b100;
parameter    ap_ST_st4_fsm_3 = 16'b1000;
parameter    ap_ST_st5_fsm_4 = 16'b10000;
parameter    ap_ST_st6_fsm_5 = 16'b100000;
parameter    ap_ST_st7_fsm_6 = 16'b1000000;
parameter    ap_ST_st8_fsm_7 = 16'b10000000;
parameter    ap_ST_st9_fsm_8 = 16'b100000000;
parameter    ap_ST_st10_fsm_9 = 16'b1000000000;
parameter    ap_ST_st11_fsm_10 = 16'b10000000000;
parameter    ap_ST_st12_fsm_11 = 16'b100000000000;
parameter    ap_ST_st13_fsm_12 = 16'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 16'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 16'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 16'b1000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv9_FE = 9'b11111110;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
input  [7:0] out_r_q0;
output  [7:0] b_address0;
output   b_ce0;
input  [7:0] b_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg b_ce0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_33;
wire   [8:0] i_3_fu_295_p2;
reg   [8:0] i_3_reg_405;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_57;
wire   [63:0] tmp_i_fu_301_p1;
reg   [63:0] tmp_i_reg_410;
wire   [0:0] exitcond_i_fu_289_p2;
wire   [8:0] i_4_fu_312_p2;
reg   [8:0] i_4_reg_423;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_74;
wire   [63:0] tmp_i3_fu_318_p1;
reg   [63:0] tmp_i3_reg_428;
wire   [0:0] exitcond_i2_fu_306_p2;
wire   [0:0] tmp_2_fu_323_p2;
reg   [0:0] tmp_2_reg_438;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_90;
wire    grp_bigint_math_bigint_zero_fu_244_ap_done;
wire    grp_bigint_math_bigint_compare_fu_238_ap_done;
wire  signed [31:0] i_cast_fu_329_p1;
reg  signed [31:0] i_cast_reg_442;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_106;
wire   [63:0] tmp_4_fu_341_p1;
reg   [63:0] tmp_4_reg_450;
wire   [0:0] tmp_3_fu_333_p3;
reg   [7:0] tempA_addr_1_reg_457;
wire   [7:0] tempB_q0;
reg   [7:0] tempB_load_reg_467;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_127;
wire   [0:0] tmp_5_fu_347_p2;
reg   [0:0] tmp_5_reg_472;
reg   [7:0] tempA_addr_2_reg_476;
wire   [0:0] grp_fu_269_p2;
reg   [0:0] tmp_8_reg_481;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_143;
reg   [7:0] carry_addr_reg_485;
wire   [31:0] j_fu_358_p2;
reg   [31:0] j_reg_490;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_156;
reg   [7:0] tempA_addr_3_reg_495;
wire   [31:0] j_3_fu_384_p2;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_167;
wire   [0:0] exitcond_fu_373_p2;
wire   [7:0] carry_addr_1_gep_fu_157_p3;
reg   [7:0] carry_addr_1_reg_511;
wire   [8:0] grp_fu_263_p2;
reg   [8:0] i_2_reg_516;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_183;
wire   [8:0] indvars_iv_next_fu_390_p2;
reg   [8:0] indvars_iv_next_reg_521;
reg   [7:0] tempA_address0;
reg    tempA_ce0;
reg    tempA_we0;
reg   [7:0] tempA_d0;
wire   [7:0] tempA_q0;
reg   [7:0] tempB_address0;
reg    tempB_ce0;
reg    tempB_we0;
reg   [7:0] tempB_d0;
reg   [7:0] carry_address0;
reg    carry_ce0;
reg    carry_we0;
reg   [7:0] carry_d0;
wire   [7:0] carry_q0;
wire    grp_bigint_math_bigint_compare_fu_238_ap_start;
wire    grp_bigint_math_bigint_compare_fu_238_ap_idle;
wire    grp_bigint_math_bigint_compare_fu_238_ap_ready;
wire   [7:0] grp_bigint_math_bigint_compare_fu_238_a_address0;
wire    grp_bigint_math_bigint_compare_fu_238_a_ce0;
wire   [7:0] grp_bigint_math_bigint_compare_fu_238_b_address0;
wire    grp_bigint_math_bigint_compare_fu_238_b_ce0;
wire   [1:0] grp_bigint_math_bigint_compare_fu_238_ap_return;
wire    grp_bigint_math_bigint_zero_fu_244_ap_start;
wire    grp_bigint_math_bigint_zero_fu_244_ap_idle;
wire    grp_bigint_math_bigint_zero_fu_244_ap_ready;
wire   [7:0] grp_bigint_math_bigint_zero_fu_244_in_r_address0;
wire    grp_bigint_math_bigint_zero_fu_244_in_r_ce0;
wire    grp_bigint_math_bigint_zero_fu_244_in_r_we0;
wire   [7:0] grp_bigint_math_bigint_zero_fu_244_in_r_d0;
wire    grp_bigint_math_bigint_zero_fu_250_ap_start;
wire    grp_bigint_math_bigint_zero_fu_250_ap_done;
wire    grp_bigint_math_bigint_zero_fu_250_ap_idle;
wire    grp_bigint_math_bigint_zero_fu_250_ap_ready;
wire   [7:0] grp_bigint_math_bigint_zero_fu_250_in_r_address0;
wire    grp_bigint_math_bigint_zero_fu_250_in_r_ce0;
wire    grp_bigint_math_bigint_zero_fu_250_in_r_we0;
wire   [7:0] grp_bigint_math_bigint_zero_fu_250_in_r_d0;
wire    grp_bigint_math_bigint_zero_fu_256_ap_start;
wire    grp_bigint_math_bigint_zero_fu_256_ap_done;
wire    grp_bigint_math_bigint_zero_fu_256_ap_idle;
wire    grp_bigint_math_bigint_zero_fu_256_ap_ready;
wire   [7:0] grp_bigint_math_bigint_zero_fu_256_in_r_address0;
wire    grp_bigint_math_bigint_zero_fu_256_in_r_ce0;
wire    grp_bigint_math_bigint_zero_fu_256_in_r_we0;
wire   [7:0] grp_bigint_math_bigint_zero_fu_256_in_r_d0;
reg   [8:0] i_i_reg_172;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_258;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_271;
reg   [8:0] i_i1_reg_183;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_280;
reg   [8:0] indvars_iv_reg_194;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_291;
reg   [8:0] i_reg_206;
reg   [31:0] j_2_reg_218;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_306;
reg   [31:0] j_1_reg_228;
reg    ap_reg_grp_bigint_math_bigint_compare_fu_238_ap_start;
reg    ap_reg_grp_bigint_math_bigint_zero_fu_244_ap_start;
reg    ap_reg_grp_bigint_math_bigint_zero_fu_250_ap_start;
reg    ap_reg_grp_bigint_math_bigint_zero_fu_256_ap_start;
wire  signed [63:0] tmp_7_fu_353_p1;
wire  signed [63:0] tmp_1_fu_364_p1;
wire  signed [63:0] tmp_13_fu_379_p1;
wire   [7:0] tmp_14_fu_396_p2;
wire   [7:0] grp_fu_275_p2;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_362;
wire   [7:0] grp_fu_282_p2;
wire  signed [31:0] indvars_iv_cast_fu_369_p1;
reg   [15:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'b1;
#0 ap_reg_grp_bigint_math_bigint_compare_fu_238_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_zero_fu_244_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_zero_fu_250_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_zero_fu_256_ap_start = 1'b0;
end

bigint_math_bigint_add_1_tempB #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
tempA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempA_address0),
    .ce0(tempA_ce0),
    .we0(tempA_we0),
    .d0(tempA_d0),
    .q0(tempA_q0)
);

bigint_math_bigint_add_1_tempB #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
tempB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempB_address0),
    .ce0(tempB_ce0),
    .we0(tempB_we0),
    .d0(tempB_d0),
    .q0(tempB_q0)
);

bigint_math_bigint_add_1_tempB #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
carry_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(carry_address0),
    .ce0(carry_ce0),
    .we0(carry_we0),
    .d0(carry_d0),
    .q0(carry_q0)
);

bigint_math_bigint_compare grp_bigint_math_bigint_compare_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_compare_fu_238_ap_start),
    .ap_done(grp_bigint_math_bigint_compare_fu_238_ap_done),
    .ap_idle(grp_bigint_math_bigint_compare_fu_238_ap_idle),
    .ap_ready(grp_bigint_math_bigint_compare_fu_238_ap_ready),
    .a_address0(grp_bigint_math_bigint_compare_fu_238_a_address0),
    .a_ce0(grp_bigint_math_bigint_compare_fu_238_a_ce0),
    .a_q0(tempA_q0),
    .b_address0(grp_bigint_math_bigint_compare_fu_238_b_address0),
    .b_ce0(grp_bigint_math_bigint_compare_fu_238_b_ce0),
    .b_q0(tempB_q0),
    .ap_return(grp_bigint_math_bigint_compare_fu_238_ap_return)
);

bigint_math_bigint_zero grp_bigint_math_bigint_zero_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_zero_fu_244_ap_start),
    .ap_done(grp_bigint_math_bigint_zero_fu_244_ap_done),
    .ap_idle(grp_bigint_math_bigint_zero_fu_244_ap_idle),
    .ap_ready(grp_bigint_math_bigint_zero_fu_244_ap_ready),
    .in_r_address0(grp_bigint_math_bigint_zero_fu_244_in_r_address0),
    .in_r_ce0(grp_bigint_math_bigint_zero_fu_244_in_r_ce0),
    .in_r_we0(grp_bigint_math_bigint_zero_fu_244_in_r_we0),
    .in_r_d0(grp_bigint_math_bigint_zero_fu_244_in_r_d0)
);

bigint_math_bigint_zero grp_bigint_math_bigint_zero_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_zero_fu_250_ap_start),
    .ap_done(grp_bigint_math_bigint_zero_fu_250_ap_done),
    .ap_idle(grp_bigint_math_bigint_zero_fu_250_ap_idle),
    .ap_ready(grp_bigint_math_bigint_zero_fu_250_ap_ready),
    .in_r_address0(grp_bigint_math_bigint_zero_fu_250_in_r_address0),
    .in_r_ce0(grp_bigint_math_bigint_zero_fu_250_in_r_ce0),
    .in_r_we0(grp_bigint_math_bigint_zero_fu_250_in_r_we0),
    .in_r_d0(grp_bigint_math_bigint_zero_fu_250_in_r_d0)
);

bigint_math_bigint_zero grp_bigint_math_bigint_zero_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_zero_fu_256_ap_start),
    .ap_done(grp_bigint_math_bigint_zero_fu_256_ap_done),
    .ap_idle(grp_bigint_math_bigint_zero_fu_256_ap_idle),
    .ap_ready(grp_bigint_math_bigint_zero_fu_256_ap_ready),
    .in_r_address0(grp_bigint_math_bigint_zero_fu_256_in_r_address0),
    .in_r_ce0(grp_bigint_math_bigint_zero_fu_256_in_r_ce0),
    .in_r_we0(grp_bigint_math_bigint_zero_fu_256_in_r_we0),
    .in_r_d0(grp_bigint_math_bigint_zero_fu_256_in_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_compare_fu_238_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == exitcond_i2_fu_306_p2))) begin
            ap_reg_grp_bigint_math_bigint_compare_fu_238_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_compare_fu_238_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_compare_fu_238_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_zero_fu_244_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == exitcond_i2_fu_306_p2)) | ((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)))) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_244_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_zero_fu_244_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_244_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_zero_fu_250_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_250_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_zero_fu_250_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_250_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_zero_fu_256_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_256_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_zero_fu_256_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_256_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond_i_fu_289_p2 == 1'b0))) begin
        i_i1_reg_183 <= ap_const_lv9_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        i_i1_reg_183 <= i_4_reg_423;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_i_reg_172 <= i_3_reg_405;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_244_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_250_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_256_ap_done)))) begin
        i_i_reg_172 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_244_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_238_ap_done)) & (1'b0 == tmp_2_fu_323_p2))) begin
        i_reg_206 <= ap_const_lv9_FF;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        i_reg_206 <= i_2_reg_516;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_244_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_238_ap_done)) & (1'b0 == tmp_2_fu_323_p2))) begin
        indvars_iv_reg_194 <= ap_const_lv9_FE;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        indvars_iv_reg_194 <= indvars_iv_next_reg_521;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & (1'b0 == exitcond_fu_373_p2))) begin
        j_1_reg_228 <= j_3_fu_384_p2;
    end else if (((1'b0 == grp_fu_269_p2) & (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        j_1_reg_228 <= j_2_reg_218;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == grp_fu_269_p2)) begin
        if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
            j_2_reg_218 <= i_cast_reg_442;
        end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
            j_2_reg_218 <= j_reg_490;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == exitcond_fu_373_p2))) begin
        carry_addr_1_reg_511 <= tmp_4_reg_450;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == grp_fu_269_p2))) begin
        carry_addr_reg_485 <= tmp_4_reg_450;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        i_2_reg_516 <= grp_fu_263_p2;
        indvars_iv_next_reg_521 <= indvars_iv_next_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_3_reg_405 <= i_3_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_4_reg_423 <= i_4_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == tmp_2_reg_438))) begin
        i_cast_reg_442 <= i_cast_fu_329_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        j_reg_490 <= j_fu_358_p2;
        tempA_addr_3_reg_495 <= tmp_1_fu_364_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == tmp_2_reg_438) & (1'b0 == tmp_3_fu_333_p3))) begin
        tempA_addr_1_reg_457 <= tmp_4_fu_341_p1;
        tmp_4_reg_450[31 : 0] <= tmp_4_fu_341_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == tmp_5_fu_347_p2))) begin
        tempA_addr_2_reg_476 <= tmp_7_fu_353_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tempB_load_reg_467 <= tempB_q0;
        tmp_5_reg_472 <= tmp_5_fu_347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_244_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_238_ap_done)))) begin
        tmp_2_reg_438 <= tmp_2_fu_323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_8_reg_481 <= grp_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == exitcond_i2_fu_306_p2))) begin
        tmp_i3_reg_428[8 : 0] <= tmp_i3_fu_318_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (exitcond_i_fu_289_p2 == 1'b0))) begin
        tmp_i_reg_410[8 : 0] <= tmp_i_fu_301_p1[8 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (~(1'b0 == tmp_2_reg_438) | ~(1'b0 == tmp_3_fu_333_p3))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (~(1'b0 == tmp_2_reg_438) | ~(1'b0 == tmp_3_fu_333_p3)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_143) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_362) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_156) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_306) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_167) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_183) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_291) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_33) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_258) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_57) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_271) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_74) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_280) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_90) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_106) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_127) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        carry_address0 = carry_addr_1_reg_511;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        carry_address0 = carry_addr_reg_485;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        carry_address0 = carry_addr_1_gep_fu_157_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        carry_address0 = tmp_4_reg_450;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        carry_address0 = grp_bigint_math_bigint_zero_fu_256_in_r_address0;
    end else begin
        carry_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        carry_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        carry_ce0 = grp_bigint_math_bigint_zero_fu_256_in_r_ce0;
    end else begin
        carry_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        carry_d0 = grp_fu_282_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        carry_d0 = grp_bigint_math_bigint_zero_fu_256_in_r_d0;
    end else begin
        carry_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | ((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(1'b0 == tmp_5_reg_472) & ~(1'b0 == tmp_8_reg_481)))) begin
        carry_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        carry_we0 = grp_bigint_math_bigint_zero_fu_256_in_r_we0;
    end else begin
        carry_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        out_r_address0 = tmp_4_reg_450;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        out_r_address0 = tmp_i_fu_301_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_address0 = grp_bigint_math_bigint_zero_fu_244_in_r_address0;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        out_r_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_ce0 = grp_bigint_math_bigint_zero_fu_244_in_r_ce0;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        out_r_d0 = tmp_14_fu_396_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_d0 = grp_bigint_math_bigint_zero_fu_244_in_r_d0;
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        out_r_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_we0 = grp_bigint_math_bigint_zero_fu_244_in_r_we0;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & (1'b0 == exitcond_fu_373_p2))) begin
        tempA_address0 = tmp_13_fu_379_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        tempA_address0 = tempA_addr_3_reg_495;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == exitcond_fu_373_p2)))) begin
        tempA_address0 = tempA_addr_2_reg_476;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_address0 = tmp_i_reg_410;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        tempA_address0 = tempA_addr_1_reg_457;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        tempA_address0 = tmp_1_fu_364_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tempA_address0 = tmp_7_fu_353_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tempA_address0 = tmp_4_fu_341_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_address0 = grp_bigint_math_bigint_zero_fu_244_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tempA_address0 = grp_bigint_math_bigint_compare_fu_238_a_address0;
    end else begin
        tempA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & (1'b0 == exitcond_fu_373_p2)) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == exitcond_fu_373_p2)) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        tempA_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_ce0 = grp_bigint_math_bigint_zero_fu_244_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tempA_ce0 = grp_bigint_math_bigint_compare_fu_238_a_ce0;
    end else begin
        tempA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & (1'b0 == exitcond_fu_373_p2)) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == exitcond_fu_373_p2)))) begin
        tempA_d0 = ap_const_lv8_FF;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        tempA_d0 = grp_fu_275_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_d0 = out_r_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_d0 = grp_bigint_math_bigint_zero_fu_244_in_r_d0;
    end else begin
        tempA_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & (1'b0 == grp_fu_269_p2)) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & (1'b0 == exitcond_fu_373_p2)) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == exitcond_fu_373_p2)) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | ((1'b0 == grp_fu_269_p2) & (1'b1 == ap_sig_cseq_ST_st13_fsm_12)))) begin
        tempA_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_we0 = grp_bigint_math_bigint_zero_fu_244_in_r_we0;
    end else begin
        tempA_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_address0 = tmp_i3_reg_428;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tempB_address0 = tmp_4_fu_341_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_address0 = grp_bigint_math_bigint_zero_fu_250_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tempB_address0 = grp_bigint_math_bigint_compare_fu_238_b_address0;
    end else begin
        tempB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        tempB_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_ce0 = grp_bigint_math_bigint_zero_fu_250_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tempB_ce0 = grp_bigint_math_bigint_compare_fu_238_b_ce0;
    end else begin
        tempB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_d0 = b_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_d0 = grp_bigint_math_bigint_zero_fu_250_in_r_d0;
    end else begin
        tempB_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_we0 = grp_bigint_math_bigint_zero_fu_250_in_r_we0;
    end else begin
        tempB_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~((1'b0 == grp_bigint_math_bigint_zero_fu_244_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_250_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_256_ap_done))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(exitcond_i_fu_289_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st5_fsm_4 : begin
            if (~(1'b0 == exitcond_i2_fu_306_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st7_fsm_6 : begin
            if (~((1'b0 == grp_bigint_math_bigint_zero_fu_244_ap_done) | (1'b0 == grp_bigint_math_bigint_compare_fu_238_ap_done))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : begin
            if ((~(1'b0 == tmp_2_reg_438) | ~(1'b0 == tmp_3_fu_333_p3))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st9_fsm_8 : begin
            if ((1'b0 == tmp_5_fu_347_p2)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st10_fsm_9 : begin
            if (~(1'b0 == grp_fu_269_p2)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            if ((1'b0 == grp_fu_269_p2)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st14_fsm_13 : begin
            if ((1'b0 == exitcond_fu_373_p2)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_106 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_127 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_143 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_156 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_167 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_183 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_258 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_271 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_280 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_291 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_306 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_33 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_362 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_57 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_74 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_90 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

assign b_address0 = tmp_i3_fu_318_p1;

assign carry_addr_1_gep_fu_157_p3 = tmp_4_reg_450;

assign exitcond_fu_373_p2 = ((j_1_reg_228 == indvars_iv_cast_fu_369_p1) ? 1'b1 : 1'b0);

assign exitcond_i2_fu_306_p2 = ((i_i1_reg_183 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_i_fu_289_p2 = ((i_i_reg_172 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign grp_bigint_math_bigint_compare_fu_238_ap_start = ap_reg_grp_bigint_math_bigint_compare_fu_238_ap_start;

assign grp_bigint_math_bigint_zero_fu_244_ap_start = ap_reg_grp_bigint_math_bigint_zero_fu_244_ap_start;

assign grp_bigint_math_bigint_zero_fu_250_ap_start = ap_reg_grp_bigint_math_bigint_zero_fu_250_ap_start;

assign grp_bigint_math_bigint_zero_fu_256_ap_start = ap_reg_grp_bigint_math_bigint_zero_fu_256_ap_start;

assign grp_fu_263_p2 = ($signed(i_reg_206) + $signed(ap_const_lv9_1FF));

assign grp_fu_269_p2 = ((tempA_q0 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign grp_fu_275_p2 = ($signed(tempA_q0) + $signed(ap_const_lv8_FF));

assign grp_fu_282_p2 = (carry_q0 + ap_const_lv8_1);

assign i_3_fu_295_p2 = (i_i_reg_172 + ap_const_lv9_1);

assign i_4_fu_312_p2 = (i_i1_reg_183 + ap_const_lv9_1);

assign i_cast_fu_329_p1 = $signed(i_reg_206);

assign indvars_iv_cast_fu_369_p1 = $signed(indvars_iv_reg_194);

assign indvars_iv_next_fu_390_p2 = ($signed(indvars_iv_reg_194) + $signed(ap_const_lv9_1FF));

assign j_3_fu_384_p2 = (j_1_reg_228 + ap_const_lv32_1);

assign j_fu_358_p2 = ($signed(j_2_reg_218) + $signed(ap_const_lv32_FFFFFFFF));

assign tmp_13_fu_379_p1 = $signed(j_1_reg_228);

assign tmp_14_fu_396_p2 = (tempA_q0 - tempB_load_reg_467);

assign tmp_1_fu_364_p1 = $signed(j_fu_358_p2);

assign tmp_2_fu_323_p2 = ((grp_bigint_math_bigint_compare_fu_238_ap_return == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign tmp_3_fu_333_p3 = i_reg_206[ap_const_lv32_8];

assign tmp_4_fu_341_p1 = $unsigned(i_cast_fu_329_p1);

assign tmp_5_fu_347_p2 = ((tempA_q0 < tempB_q0) ? 1'b1 : 1'b0);

assign tmp_7_fu_353_p1 = $signed(grp_fu_263_p2);

assign tmp_i3_fu_318_p1 = i_i1_reg_183;

assign tmp_i_fu_301_p1 = i_i_reg_172;

always @ (posedge ap_clk) begin
    tmp_i_reg_410[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_i3_reg_428[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_450[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //bigint_math_bigint_sub_1
