{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561229619426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561229619427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 15:53:38 2019 " "Processing started: Sat Jun 22 15:53:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561229619427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561229619427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_led_machine -c test_led_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_led_machine -c test_led_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561229619427 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561229619947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_led-behavioral " "Found design unit 1: test_led-behavioral" {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561229620303 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_led " "Found entity 1: test_led" {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561229620303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561229620303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_machine-behavioral " "Found design unit 1: leds_machine-behavioral" {  } { { "leds_machine.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/leds_machine.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561229620306 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds_machine " "Found entity 1: leds_machine" {  } { { "leds_machine.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/leds_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561229620306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561229620306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_led " "Elaborating entity \"test_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561229620338 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_data test_led.vhd(18) " "VHDL Signal Declaration warning at test_led.vhd(18): used implicit default value for signal \"w_i_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561229620340 "|test_led"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_read test_led.vhd(19) " "VHDL Signal Declaration warning at test_led.vhd(19): used implicit default value for signal \"w_i_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561229620340 "|test_led"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_data_timer test_led.vhd(21) " "VHDL Signal Declaration warning at test_led.vhd(21): used implicit default value for signal \"w_i_data_timer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561229620340 "|test_led"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_o_data test_led.vhd(24) " "Verilog HDL or VHDL warning at test_led.vhd(24): object \"w_o_data\" assigned a value but never read" {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561229620340 "|test_led"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_o_timer test_led.vhd(25) " "Verilog HDL or VHDL warning at test_led.vhd(25): object \"w_o_timer\" assigned a value but never read" {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561229620340 "|test_led"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_o_read test_led.vhd(26) " "Verilog HDL or VHDL warning at test_led.vhd(26): object \"w_o_read\" assigned a value but never read" {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561229620340 "|test_led"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "test_led.vhd(69) " "VHDL Wait Statement error at test_led.vhd(69): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "test_led.vhd" "" { Text "C:/Users/Ale/Documents/ufsc/vhdl/test_led_machine/test_led.vhd" 69 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1561229620341 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1561229620341 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561229620487 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 22 15:53:40 2019 " "Processing ended: Sat Jun 22 15:53:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561229620487 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561229620487 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561229620487 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561229620487 ""}
