
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003294                       # Number of seconds simulated
sim_ticks                                  3294049383                       # Number of ticks simulated
final_tick                               574796972502                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60034                       # Simulator instruction rate (inst/s)
host_op_rate                                    78862                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  93991                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892836                       # Number of bytes of host memory used
host_seconds                                 35046.40                       # Real time elapsed on the host
sim_insts                                  2103960684                       # Number of instructions simulated
sim_ops                                    2763838310                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       183552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        78592                       # Number of bytes read from this memory
system.physmem.bytes_read::total               265856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        72704                       # Number of bytes written to this memory
system.physmem.bytes_written::total             72704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1434                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          614                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2077                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             568                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  568                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       582869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55722298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       544011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23858780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                80707958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       582869                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       544011                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1126880                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22071315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22071315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22071315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       582869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55722298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       544011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23858780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              102779273                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7899400                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2870790                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2507053                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185160                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1423048                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374873                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207367                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5878                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3382582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15964259                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2870790                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582240                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         906783                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        385141                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667748                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7776668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4488324     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164003      2.11%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          300009      3.86%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280011      3.60%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456848      5.87%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476097      6.12%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113996      1.47%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85467      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1411913     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7776668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363419                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.020946                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491405                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       372568                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180214                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12600                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        719871                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314060                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17862669                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        719871                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639958                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128501                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42830                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042860                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202639                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17379677                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         68897                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23083841                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79127418                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79127418                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8170791                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2045                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544588                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2664750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9623                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196890                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16436563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839083                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18637                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5009345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13735636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7776668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779565                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2713144     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448614     18.63%     53.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256957     16.16%     69.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772981      9.94%     79.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805992     10.36%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473482      6.09%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210831      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56088      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38579      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7776668                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54792     66.51%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17455     21.19%     87.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10140     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10857885     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109546      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375619     17.17%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495033      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839083                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.751916                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82387                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005953                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35555857                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21447959                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13376731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921470                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34463                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       779796                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144255                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        719871                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          69530                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5803                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16438568                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19499                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2664750                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583196                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97798                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109626                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207424                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574206                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280746                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264876                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763343                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048652                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718384                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13392307                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13376731                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8215935                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20088246                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693386                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408992                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5066867                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185451                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7056797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.309915                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3260292     46.20%     46.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493834     21.17%     67.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834096     11.82%     79.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284851      4.04%     83.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272122      3.86%     87.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114018      1.62%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297665      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88721      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411198      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7056797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411198                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23084244                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33597759                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.789940                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.789940                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62767807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17542357                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18389835                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7899400                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2917550                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2379423                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196681                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1224685                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1135335                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          313435                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8749                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2916972                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16022143                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2917550                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1448770                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3554179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040818                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        489058                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1439731                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7802021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4247842     54.45%     54.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          233876      3.00%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          435349      5.58%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          438756      5.62%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          271038      3.47%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218319      2.80%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135625      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          126220      1.62%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1694996     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7802021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369338                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.028273                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3042921                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       483864                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3412697                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21046                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841492                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       492714                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19209851                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841492                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3265343                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          92931                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        89107                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3207141                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       306003                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18513200                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127198                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93894                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26018144                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86339476                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86339476                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16018131                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9999909                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3283                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1576                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           855938                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1711713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       868973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10970                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       260535                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17441710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13875365                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27636                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5932173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18120298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7802021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778432                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898941                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2681731     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1703713     21.84%     56.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1101383     14.12%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       733347      9.40%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       777665      9.97%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       370457      4.75%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       298490      3.83%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66920      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68315      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7802021                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86314     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16210     13.61%     86.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16542     13.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11605491     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186169      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1576      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1342328      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       739801      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13875365                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756509                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119066                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008581                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35699451                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23377066                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13554455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13994431                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43966                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       667630                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       207600                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841492                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          47537                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8296                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17444869                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1711713                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       868973                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1576                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231953                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13688743                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1280051                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       186620                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2001627                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1939909                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            721576                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732884                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13558939                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13554455                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8632398                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24771504                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.715884                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348481                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9328645                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11486053                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5958778                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198786                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6960529                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.650170                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148656                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2647216     38.03%     38.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1949188     28.00%     66.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       810693     11.65%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       402680      5.79%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400939      5.76%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161404      2.32%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       161757      2.32%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87095      1.25%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       339557      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6960529                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9328645                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11486053                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1705436                       # Number of memory references committed
system.switch_cpus1.commit.loads              1044074                       # Number of loads committed
system.switch_cpus1.commit.membars               1576                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1657806                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10348081                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236871                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       339557                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24065803                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35731840                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  97379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9328645                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11486053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9328645                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846790                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846790                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180931                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180931                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61488837                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18835549                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17653082                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3152                       # number of misc regfile writes
system.l2.replacements                           2078                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           362164                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18462                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.616726                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           359.723987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.918512                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    733.305958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.958279                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    307.757607                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9390.109881                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5564.225776                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021956                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.044757                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.018784                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.573127                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.339613                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3614                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3079                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6693                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1887                       # number of Writeback hits
system.l2.Writeback_hits::total                  1887                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3079                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6693                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3614                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3079                       # number of overall hits
system.l2.overall_hits::total                    6693                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1434                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          614                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2077                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1434                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          614                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2077                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1434                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          614                       # number of overall misses
system.l2.overall_misses::total                  2077                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       788143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     88550777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       715282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     39341694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       129395896                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       788143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     88550777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       715282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     39341694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        129395896                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       788143                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     88550777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       715282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     39341694                       # number of overall miss cycles
system.l2.overall_miss_latency::total       129395896                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3693                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8770                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1887                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1887                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3693                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8770                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3693                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8770                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.284073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.166260                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.236830                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.284073                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.166260                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.236830                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.284073                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.166260                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.236830                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61750.890516                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51091.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64074.420195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62299.420318                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61750.890516                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51091.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64074.420195                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62299.420318                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52542.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61750.890516                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51091.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64074.420195                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62299.420318                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  568                       # number of writebacks
system.l2.writebacks::total                       568                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1434                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          614                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2077                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2077                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       702922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     80221128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       635112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     35797936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    117357098                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       702922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     80221128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       635112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     35797936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    117357098                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       702922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     80221128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       635112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     35797936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    117357098                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.284073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166260                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.236830                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.284073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.166260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.236830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.284073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.166260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.236830                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55942.209205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45365.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58302.827362                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56503.176697                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55942.209205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45365.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58302.827362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56503.176697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46861.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55942.209205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45365.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58302.827362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56503.176697                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.918485                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699843                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848154.691882                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.918485                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023908                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868459                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667729                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667729                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667729                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667729                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667729                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667729                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       983194                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       983194                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       983194                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       983194                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       983194                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       983194                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667748                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667748                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667748                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667748                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667748                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667748                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51747.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51747.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51747.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51747.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       805430                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       805430                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       805430                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       805430                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       805430                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       805430                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53695.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53695.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937031                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42220.405543                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.765778                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.234222                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.780335                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.219665                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068673                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068673                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505613                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505613                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15730                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15730                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15730                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15730                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15730                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15730                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    696921600                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    696921600                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    696921600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    696921600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    696921600                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    696921600                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084403                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084403                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521343                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521343                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521343                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521343                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007547                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007547                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006239                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006239                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006239                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006239                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44305.251113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44305.251113                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44305.251113                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44305.251113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44305.251113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44305.251113                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1056                       # number of writebacks
system.cpu0.dcache.writebacks::total             1056                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10682                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10682                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10682                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10682                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10682                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10682                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5048                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5048                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    116059155                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    116059155                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    116059155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    116059155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    116059155                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    116059155                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22991.116284                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22991.116284                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22991.116284                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22991.116284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22991.116284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22991.116284                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958254                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086079399                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345743.842333                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958254                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1439715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1439715                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1439715                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1439715                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1439715                       # number of overall hits
system.cpu1.icache.overall_hits::total        1439715                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       930892                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       930892                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       930892                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       930892                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       930892                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       930892                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1439731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1439731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1439731                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1439731                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1439731                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1439731                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58180.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58180.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58180.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58180.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58180.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58180.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       731292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       731292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       731292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       731292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       731292                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       731292                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52235.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52235.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52235.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52235.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52235.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52235.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3693                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166193996                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3949                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              42085.083819                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.987963                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.012037                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855422                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144578                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       976142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         976142                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       658260                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        658260                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1576                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1576                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1576                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1634402                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1634402                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1634402                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1634402                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9641                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9641                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9641                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9641                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9641                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9641                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    328229231                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    328229231                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    328229231                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    328229231                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    328229231                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    328229231                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       985783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       985783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       658260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       658260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1644043                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1644043                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1644043                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1644043                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009780                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005864                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005864                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005864                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005864                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34045.143761                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34045.143761                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34045.143761                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34045.143761                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34045.143761                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34045.143761                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          831                       # number of writebacks
system.cpu1.dcache.writebacks::total              831                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5948                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5948                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5948                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3693                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3693                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3693                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3693                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     60572620                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     60572620                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     60572620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     60572620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     60572620                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     60572620                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002246                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002246                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002246                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16402.009207                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16402.009207                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16402.009207                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16402.009207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16402.009207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16402.009207                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
