<stg><name>ZipperRemoval_Pipeline_VITIS_LOOP_1101_2</name>


<trans_list>

<trans id="142" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_0483_1652 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0483_1652"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_0_0482_1653 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0482_1653"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_0_0481_1656 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0481_1656"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_0_0480_1659 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0480_1659"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %zext_ln1085_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln1085

]]></Node>
<StgValue><ssdm name="zext_ln1085_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:6 %loopWidth_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %conv2_i_i_lcssa679_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %conv2_i_i_lcssa679

]]></Node>
<StgValue><ssdm name="conv2_i_i_lcssa679_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %p_0_0_0479647_lcssa654681_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0479647_lcssa654681

]]></Node>
<StgValue><ssdm name="p_0_0_0479647_lcssa654681_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %p_0_0_0478643_lcssa657682_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0478643_lcssa657682

]]></Node>
<StgValue><ssdm name="p_0_0_0478643_lcssa657682_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %p_0_0_0477645_lcssa660684_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0477645_lcssa660684

]]></Node>
<StgValue><ssdm name="p_0_0_0477645_lcssa660684_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="16">
<![CDATA[
newFuncRoot:11 %zext_ln1085_cast = zext i16 %zext_ln1085_read

]]></Node>
<StgValue><ssdm name="zext_ln1085_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgRgb, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgUnzip, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i8 %p_0_0_0477645_lcssa660684_read, i8 %p_0_0_0480_1659

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i8 %p_0_0_0478643_lcssa657682_read, i8 %p_0_0_0481_1656

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i8 %p_0_0_0479647_lcssa654681_read, i8 %p_0_0_0482_1653

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i5 %conv2_i_i_lcssa679_read, i5 %p_0_0_0483_1652

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:18 %store_ln1083 = store i17 0, i17 %x

]]></Node>
<StgValue><ssdm name="store_ln1083"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i5 0, i5 %phi_ln1132_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln1101 = br void %for.body25

]]></Node>
<StgValue><ssdm name="br_ln1101"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body25:0 %x_1 = load i17 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body25:4 %icmp_ln1101 = icmp_eq  i17 %x_1, i17 %loopWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln1101"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body25:5 %x_2 = add i17 %x_1, i17 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body25:6 %br_ln1101 = br i1 %icmp_ln1101, void %for.body25.split, void %for.inc226.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1101"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body25.split:5 %icmp_ln1107 = icmp_ult  i17 %x_1, i17 %zext_ln1085_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1107"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body25.split:6 %br_ln1107 = br i1 %icmp_ln1107, void %for.inc_ifconv, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln1107"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc_ifconv:57 %icmp_ln1159 = icmp_eq  i17 %x_1, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln1159"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc_ifconv:58 %br_ln1159 = br i1 %icmp_ln1159, void %if.then221, void %for.inc223

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc223:5 %store_ln1083 = store i17 %x_2, i17 %x

]]></Node>
<StgValue><ssdm name="store_ln1083"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body25:1 %p_0_0_0482_1653_load = load i8 %p_0_0_0482_1653

]]></Node>
<StgValue><ssdm name="p_0_0_0482_1653_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body25:2 %p_0_0_0481_1656_load = load i8 %p_0_0_0481_1656

]]></Node>
<StgValue><ssdm name="p_0_0_0481_1656_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body25:3 %p_0_0_0480_1659_load = load i8 %p_0_0_0480_1659

]]></Node>
<StgValue><ssdm name="p_0_0_0480_1659_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
<literal name="icmp_ln1107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then:0 %imgRgb_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %imgRgb

]]></Node>
<StgValue><ssdm name="imgRgb_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
<literal name="icmp_ln1107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="24">
<![CDATA[
if.then:1 %trunc_ln1109 = trunc i24 %imgRgb_read

]]></Node>
<StgValue><ssdm name="trunc_ln1109"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
<literal name="icmp_ln1107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:2 %trunc_ln1109_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %imgRgb_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1109_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
<literal name="icmp_ln1107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:3 %trunc_ln1109_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %imgRgb_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1109_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
<literal name="icmp_ln1107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:4 %store_ln1109 = store i8 %trunc_ln1109_1, i8 %p_0_0_0480_1659

]]></Node>
<StgValue><ssdm name="store_ln1109"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
<literal name="icmp_ln1107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:5 %store_ln1109 = store i8 %trunc_ln1109, i8 %p_0_0_0481_1656

]]></Node>
<StgValue><ssdm name="store_ln1109"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
<literal name="icmp_ln1107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:6 %store_ln1109 = store i8 %trunc_ln1109_2, i8 %p_0_0_0482_1653

]]></Node>
<StgValue><ssdm name="store_ln1109"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="0"/>
<literal name="icmp_ln1107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.then:7 %br_ln1110 = br void %for.inc_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1110"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
for.inc_ifconv:2 %p_0_0_0481_1650_out_load = load i8 %p_0_0_0481_1650_out

]]></Node>
<StgValue><ssdm name="p_0_0_0481_1650_out_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc_ifconv:5 %p_0_0_0482_1653_load_1 = load i8 %p_0_0_0482_1653

]]></Node>
<StgValue><ssdm name="p_0_0_0482_1653_load_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc_ifconv:6 %p_0_0_0481_1656_load_1 = load i8 %p_0_0_0481_1656

]]></Node>
<StgValue><ssdm name="p_0_0_0481_1656_load_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc_ifconv:7 %p_0_0_0480_1659_load_1 = load i8 %p_0_0_0480_1659

]]></Node>
<StgValue><ssdm name="p_0_0_0480_1659_load_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:8 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_0_0_0482_1653_load_1, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="6">
<![CDATA[
for.inc_ifconv:9 %zext_ln1129_1 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1129_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:10 %lshr_ln1129_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_0_0_0481_1656_load_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1129_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
for.inc_ifconv:11 %zext_ln1129_2 = zext i7 %lshr_ln1129_1

]]></Node>
<StgValue><ssdm name="zext_ln1129_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:12 %lshr_ln1129_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_0_0_0481_1656_load_1, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1129_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
for.inc_ifconv:13 %zext_ln1129_3 = zext i5 %lshr_ln1129_2

]]></Node>
<StgValue><ssdm name="zext_ln1129_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:14 %tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_0_0_0480_1659_load_1, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="5">
<![CDATA[
for.inc_ifconv:15 %zext_ln1129_4 = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1129_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc_ifconv:16 %add_ln1129 = add i7 %zext_ln1129_4, i7 %zext_ln1129_1

]]></Node>
<StgValue><ssdm name="add_ln1129"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="7">
<![CDATA[
for.inc_ifconv:17 %zext_ln1129 = zext i7 %add_ln1129

]]></Node>
<StgValue><ssdm name="zext_ln1129"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc_ifconv:18 %add_ln1129_1 = add i8 %zext_ln1129, i8 %zext_ln1129_2

]]></Node>
<StgValue><ssdm name="add_ln1129_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc_ifconv:19 %lum = add i8 %add_ln1129_1, i8 %zext_ln1129_3

]]></Node>
<StgValue><ssdm name="lum"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:20 %trunc_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %lum, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc_ifconv:37 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_0481_1656_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
for.inc_ifconv:38 %zext_ln1148 = zext i8 %p_0_0_0481_1656_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="9">
<![CDATA[
for.inc_ifconv:39 %zext_ln1148_1 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1148_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8">
<![CDATA[
for.inc_ifconv:40 %zext_ln1148_2 = zext i8 %p_0_0_0481_1650_out_load

]]></Node>
<StgValue><ssdm name="zext_ln1148_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc_ifconv:41 %add_ln1148 = add i9 %zext_ln1148, i9 %zext_ln1148_2

]]></Node>
<StgValue><ssdm name="add_ln1148"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="9">
<![CDATA[
for.inc_ifconv:42 %zext_ln1148_3 = zext i9 %add_ln1148

]]></Node>
<StgValue><ssdm name="zext_ln1148_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc_ifconv:43 %add_ln1148_1 = add i10 %zext_ln1148_3, i10 %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="add_ln1148_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:44 %g_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1148_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="g_s"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc223:2 %store_ln0 = store i8 %p_0_0_0481_1656_load, i8 %p_0_0_0481_1650_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc223:6 %store_ln1144 = store i5 %trunc_ln1, i5 %phi_ln1132_out

]]></Node>
<StgValue><ssdm name="store_ln1144"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body25.split:0 %p_0_0_0483_1652_load_1 = load i5 %p_0_0_0483_1652

]]></Node>
<StgValue><ssdm name="p_0_0_0483_1652_load_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
for.body25.split:1 %zext_ln1101 = zext i5 %p_0_0_0483_1652_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1101"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body25.split:2 %specpipeline_ln1104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln1104"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body25.split:3 %speclooptripcount_ln1083 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65536, i64 32768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1083"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body25.split:4 %specloopname_ln1101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln1101"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
for.inc_ifconv:0 %p_0_0_0483_1648_out_load = load i8 %p_0_0_0483_1648_out

]]></Node>
<StgValue><ssdm name="p_0_0_0483_1648_out_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
for.inc_ifconv:1 %p_0_0_0482_1649_out_load = load i8 %p_0_0_0482_1649_out

]]></Node>
<StgValue><ssdm name="p_0_0_0482_1649_out_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
for.inc_ifconv:3 %p_0_0_0480_1651_out_load = load i8 %p_0_0_0480_1651_out

]]></Node>
<StgValue><ssdm name="p_0_0_0480_1651_out_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc_ifconv:4 %p_0_0_0483_1652_load = load i5 %p_0_0_0483_1652

]]></Node>
<StgValue><ssdm name="p_0_0_0483_1652_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc_ifconv:21 %icmp_ln1144 = icmp_ult  i8 %p_0_0_0483_1648_out_load, i8 %zext_ln1101

]]></Node>
<StgValue><ssdm name="icmp_ln1144"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc_ifconv:22 %icmp_ln1144_1 = icmp_ult  i5 %p_0_0_0483_1652_load, i5 %trunc_ln1

]]></Node>
<StgValue><ssdm name="icmp_ln1144_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:23 %xor_ln1144 = xor i1 %icmp_ln1144_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1144"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:24 %and_ln1144 = and i1 %icmp_ln1144, i1 %xor_ln1144

]]></Node>
<StgValue><ssdm name="and_ln1144"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc_ifconv:25 %icmp_ln1144_2 = icmp_ult  i8 %p_0_0_0483_1648_out_load, i8 %zext_ln1101

]]></Node>
<StgValue><ssdm name="icmp_ln1144_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:26 %xor_ln1144_1 = xor i1 %icmp_ln1144_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1144_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc_ifconv:27 %icmp_ln1144_3 = icmp_ult  i5 %p_0_0_0483_1652_load, i5 %trunc_ln1

]]></Node>
<StgValue><ssdm name="icmp_ln1144_3"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:28 %and_ln1144_1 = and i1 %xor_ln1144_1, i1 %icmp_ln1144_3

]]></Node>
<StgValue><ssdm name="and_ln1144_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc_ifconv:29 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_0482_1653_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
for.inc_ifconv:30 %zext_ln1147 = zext i8 %p_0_0_0482_1653_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1147"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="9">
<![CDATA[
for.inc_ifconv:31 %zext_ln1147_1 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1147_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8">
<![CDATA[
for.inc_ifconv:32 %zext_ln1147_2 = zext i8 %p_0_0_0482_1649_out_load

]]></Node>
<StgValue><ssdm name="zext_ln1147_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc_ifconv:33 %add_ln1147 = add i9 %zext_ln1147, i9 %zext_ln1147_2

]]></Node>
<StgValue><ssdm name="add_ln1147"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="9">
<![CDATA[
for.inc_ifconv:34 %zext_ln1147_3 = zext i9 %add_ln1147

]]></Node>
<StgValue><ssdm name="zext_ln1147_3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc_ifconv:35 %add_ln1147_1 = add i10 %zext_ln1147_3, i10 %zext_ln1147_1

]]></Node>
<StgValue><ssdm name="add_ln1147_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:36 %r_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1147_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc_ifconv:45 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_0480_1659_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="8">
<![CDATA[
for.inc_ifconv:46 %zext_ln1149 = zext i8 %p_0_0_0480_1659_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1149"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="9">
<![CDATA[
for.inc_ifconv:47 %zext_ln1149_1 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1149_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
for.inc_ifconv:48 %zext_ln1149_2 = zext i8 %p_0_0_0480_1651_out_load

]]></Node>
<StgValue><ssdm name="zext_ln1149_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc_ifconv:49 %add_ln1149 = add i9 %zext_ln1149, i9 %zext_ln1149_2

]]></Node>
<StgValue><ssdm name="add_ln1149"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="9">
<![CDATA[
for.inc_ifconv:50 %zext_ln1149_3 = zext i9 %add_ln1149

]]></Node>
<StgValue><ssdm name="zext_ln1149_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc_ifconv:51 %add_ln1149_1 = add i10 %zext_ln1149_3, i10 %zext_ln1149_1

]]></Node>
<StgValue><ssdm name="add_ln1149_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:52 %b_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1149_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="b_s"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:53 %or_ln1144 = or i1 %and_ln1144, i1 %and_ln1144_1

]]></Node>
<StgValue><ssdm name="or_ln1144"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc_ifconv:54 %conv3_i_i663 = select i1 %or_ln1144, i8 %b_s, i8 %p_0_0_0480_1659_load

]]></Node>
<StgValue><ssdm name="conv3_i_i663"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc_ifconv:55 %conv3_i_i79662 = select i1 %or_ln1144, i8 %g_s, i8 %p_0_0_0481_1656_load

]]></Node>
<StgValue><ssdm name="conv3_i_i79662"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc_ifconv:56 %conv3_i_i188661 = select i1 %or_ln1144, i8 %r_s, i8 %p_0_0_0482_1653_load

]]></Node>
<StgValue><ssdm name="conv3_i_i188661"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc223:0 %store_ln1144 = store i5 %trunc_ln1, i5 %p_0_0_0483_1652

]]></Node>
<StgValue><ssdm name="store_ln1144"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc223:1 %store_ln0 = store i8 %p_0_0_0480_1659_load, i8 %p_0_0_0480_1651_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc223:3 %store_ln0 = store i8 %p_0_0_0482_1653_load, i8 %p_0_0_0482_1649_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc223:4 %store_ln1101 = store i8 %zext_ln1101, i8 %p_0_0_0483_1648_out

]]></Node>
<StgValue><ssdm name="store_ln1101"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
for.inc223:7 %br_ln1101 = br void %for.body25

]]></Node>
<StgValue><ssdm name="br_ln1101"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc226.exitStub:0 %store_ln0 = store i8 %p_0_0_0480_1659_load, i8 %p_0_0_0480_1659_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc226.exitStub:1 %store_ln0 = store i8 %p_0_0_0481_1656_load, i8 %p_0_0_0481_1656_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc226.exitStub:2 %store_ln0 = store i8 %p_0_0_0482_1653_load, i8 %p_0_0_0482_1653_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0">
<![CDATA[
for.inc226.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.then221:0 %or_ln1161_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %conv3_i_i188661, i8 %conv3_i_i663, i8 %conv3_i_i79662

]]></Node>
<StgValue><ssdm name="or_ln1161_3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then221:1 %write_ln1161 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgUnzip, i24 %or_ln1161_3

]]></Node>
<StgValue><ssdm name="write_ln1161"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.then221:2 %br_ln1162 = br void %for.inc223

]]></Node>
<StgValue><ssdm name="br_ln1162"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
