#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Nov 23 14:47:28 2015
# Process ID: 11168
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 759.410 ; gain = 195.531
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/dct_ip.vhd]
set_property is_enabled false [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fsm_onetrans.vhd]
set_property is_enabled false [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_counter.vhd]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd:1]
[Mon Nov 23 15:36:52 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd:1]
[Mon Nov 23 15:37:41 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd:1]
[Mon Nov 23 15:41:21 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd:1]
[Mon Nov 23 15:45:51 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/pack_xtras.vhd:1]
[Mon Nov 23 15:46:36 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.runs/synth_1/runme.log
set_property is_enabled true [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_counter.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_counter.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_counter.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
