// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sa_compute_HH_
#define _sa_compute_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct sa_compute : public sc_module {
    // Port declarations 57
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<2> > sa_pe_li_address0;
    sc_out< sc_logic > sa_pe_li_ce0;
    sc_out< sc_logic > sa_pe_li_we0;
    sc_out< sc_lv<32> > sa_pe_li_d0;
    sc_in< sc_lv<32> > sa_pe_li_q0;
    sc_out< sc_lv<2> > sa_pe_tw_address0;
    sc_out< sc_logic > sa_pe_tw_ce0;
    sc_out< sc_logic > sa_pe_tw_we0;
    sc_out< sc_lv<32> > sa_pe_tw_d0;
    sc_in< sc_lv<32> > sa_pe_tw_q0;
    sc_out< sc_lv<2> > sa_pe_ri_address0;
    sc_out< sc_logic > sa_pe_ri_ce0;
    sc_out< sc_logic > sa_pe_ri_we0;
    sc_out< sc_lv<32> > sa_pe_ri_d0;
    sc_in< sc_lv<32> > sa_pe_ri_q0;
    sc_out< sc_lv<2> > sa_pe_bw_address0;
    sc_out< sc_logic > sa_pe_bw_ce0;
    sc_out< sc_logic > sa_pe_bw_we0;
    sc_out< sc_lv<32> > sa_pe_bw_d0;
    sc_in< sc_lv<32> > sa_pe_bw_q0;
    sc_out< sc_lv<2> > sa_pe_ba_address0;
    sc_out< sc_logic > sa_pe_ba_ce0;
    sc_out< sc_logic > sa_pe_ba_we0;
    sc_out< sc_lv<32> > sa_pe_ba_d0;
    sc_in< sc_lv<32> > sa_pe_ba_q0;
    sc_out< sc_lv<1> > sa_buffer_a_li_ready_address0;
    sc_out< sc_logic > sa_buffer_a_li_ready_ce0;
    sc_out< sc_logic > sa_buffer_a_li_ready_we0;
    sc_out< sc_lv<1> > sa_buffer_a_li_ready_d0;
    sc_in< sc_lv<1> > sa_buffer_a_li_ready_q0;
    sc_out< sc_lv<1> > sa_buffer_a_li_value_address0;
    sc_out< sc_logic > sa_buffer_a_li_value_ce0;
    sc_in< sc_lv<32> > sa_buffer_a_li_value_q0;
    sc_out< sc_lv<1> > sa_buffer_b_tw_ready_address0;
    sc_out< sc_logic > sa_buffer_b_tw_ready_ce0;
    sc_out< sc_logic > sa_buffer_b_tw_ready_we0;
    sc_out< sc_lv<1> > sa_buffer_b_tw_ready_d0;
    sc_in< sc_lv<1> > sa_buffer_b_tw_ready_q0;
    sc_out< sc_lv<1> > sa_buffer_b_tw_value_address0;
    sc_out< sc_logic > sa_buffer_b_tw_value_ce0;
    sc_in< sc_lv<32> > sa_buffer_b_tw_value_q0;
    sc_out< sc_lv<2> > sa_ba_sa_address0;
    sc_out< sc_logic > sa_ba_sa_ce0;
    sc_out< sc_logic > sa_ba_sa_we0;
    sc_out< sc_lv<32> > sa_ba_sa_d0;
    sc_in< sc_lv<32> > sa_ba_sa_q0;
    sc_out< sc_lv<2> > sa_ba_sa_address1;
    sc_out< sc_logic > sa_ba_sa_ce1;
    sc_out< sc_logic > sa_ba_sa_we1;
    sc_out< sc_lv<32> > sa_ba_sa_d1;
    sc_in< sc_lv<32> > sa_ba_sa_q1;


    // Module declarations
    sa_compute(sc_module_name name);
    SC_HAS_PROCESS(sa_compute);

    ~sa_compute();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln35_fu_328_p2;
    sc_signal< sc_lv<1> > icmp_ln35_reg_538;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > i_fu_334_p2;
    sc_signal< sc_lv<2> > i_reg_542;
    sc_signal< sc_lv<1> > icmp_ln43_fu_345_p2;
    sc_signal< sc_lv<1> > icmp_ln43_reg_555;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<2> > j_fu_351_p2;
    sc_signal< sc_lv<2> > j_reg_559;
    sc_signal< sc_lv<2> > i_3_fu_368_p2;
    sc_signal< sc_lv<2> > i_3_reg_575;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln51_fu_362_p2;
    sc_signal< sc_lv<2> > j_2_fu_399_p2;
    sc_signal< sc_lv<2> > j_2_reg_588;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln58_fu_405_p1;
    sc_signal< sc_lv<64> > zext_ln58_reg_593;
    sc_signal< sc_lv<1> > icmp_ln57_fu_393_p2;
    sc_signal< sc_lv<2> > i_5_fu_416_p2;
    sc_signal< sc_lv<2> > i_5_reg_607;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > tmp_1_fu_422_p3;
    sc_signal< sc_lv<3> > tmp_1_reg_612;
    sc_signal< sc_lv<1> > icmp_ln63_fu_410_p2;
    sc_signal< sc_lv<2> > add_ln71_fu_455_p2;
    sc_signal< sc_lv<2> > add_ln71_reg_625;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln71_fu_449_p2;
    sc_signal< sc_lv<2> > i_6_fu_483_p2;
    sc_signal< sc_lv<2> > i_6_reg_638;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<4> > zext_ln78_fu_497_p1;
    sc_signal< sc_lv<4> > zext_ln78_reg_643;
    sc_signal< sc_lv<1> > icmp_ln77_fu_477_p2;
    sc_signal< sc_lv<2> > j_3_fu_507_p2;
    sc_signal< sc_lv<2> > j_3_reg_651;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln79_1_fu_522_p1;
    sc_signal< sc_lv<64> > zext_ln79_1_reg_656;
    sc_signal< sc_lv<1> > icmp_ln78_fu_501_p2;
    sc_signal< sc_lv<2> > sa_pe_ba_addr_reg_673;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > sa_pe_li_load_reg_678;
    sc_signal< sc_lv<32> > sa_pe_tw_load_reg_683;
    sc_signal< sc_lv<32> > mul_ln14_fu_528_p2;
    sc_signal< sc_lv<32> > mul_ln14_reg_688;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<2> > i_0_reg_238;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<2> > j_0_reg_249;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > i_1_reg_260;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<2> > j_1_reg_272;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<2> > i_2_reg_283;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<2> > j_3_0_reg_294;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<2> > i_4_reg_306;
    sc_signal< sc_lv<2> > j_4_reg_317;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<64> > zext_ln36_fu_340_p1;
    sc_signal< sc_lv<64> > zext_ln44_fu_357_p1;
    sc_signal< sc_lv<64> > zext_ln52_fu_374_p1;
    sc_signal< sc_lv<64> > zext_ln52_1_fu_388_p1;
    sc_signal< sc_lv<64> > zext_ln65_fu_430_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_440_p3;
    sc_signal< sc_lv<64> > zext_ln72_fu_461_p1;
    sc_signal< sc_lv<64> > zext_ln72_1_fu_472_p1;
    sc_signal< sc_lv<3> > tmp_fu_380_p3;
    sc_signal< sc_lv<3> > or_ln65_fu_435_p2;
    sc_signal< sc_lv<2> > xor_ln72_fu_466_p2;
    sc_signal< sc_lv<3> > tmp_3_fu_489_p3;
    sc_signal< sc_lv<4> > zext_ln79_fu_513_p1;
    sc_signal< sc_lv<4> > add_ln79_fu_517_p2;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_state3;
    static const sc_lv<18> ap_ST_fsm_state4;
    static const sc_lv<18> ap_ST_fsm_state5;
    static const sc_lv<18> ap_ST_fsm_state6;
    static const sc_lv<18> ap_ST_fsm_state7;
    static const sc_lv<18> ap_ST_fsm_state8;
    static const sc_lv<18> ap_ST_fsm_state9;
    static const sc_lv<18> ap_ST_fsm_state10;
    static const sc_lv<18> ap_ST_fsm_state11;
    static const sc_lv<18> ap_ST_fsm_state12;
    static const sc_lv<18> ap_ST_fsm_state13;
    static const sc_lv<18> ap_ST_fsm_state14;
    static const sc_lv<18> ap_ST_fsm_state15;
    static const sc_lv<18> ap_ST_fsm_state16;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<61> ap_const_lv61_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln71_fu_455_p2();
    void thread_add_ln79_fu_517_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_i_3_fu_368_p2();
    void thread_i_5_fu_416_p2();
    void thread_i_6_fu_483_p2();
    void thread_i_fu_334_p2();
    void thread_icmp_ln35_fu_328_p2();
    void thread_icmp_ln43_fu_345_p2();
    void thread_icmp_ln51_fu_362_p2();
    void thread_icmp_ln57_fu_393_p2();
    void thread_icmp_ln63_fu_410_p2();
    void thread_icmp_ln71_fu_449_p2();
    void thread_icmp_ln77_fu_477_p2();
    void thread_icmp_ln78_fu_501_p2();
    void thread_j_2_fu_399_p2();
    void thread_j_3_fu_507_p2();
    void thread_j_fu_351_p2();
    void thread_mul_ln14_fu_528_p2();
    void thread_or_ln65_fu_435_p2();
    void thread_sa_ba_sa_address0();
    void thread_sa_ba_sa_address1();
    void thread_sa_ba_sa_ce0();
    void thread_sa_ba_sa_ce1();
    void thread_sa_ba_sa_d0();
    void thread_sa_ba_sa_d1();
    void thread_sa_ba_sa_we0();
    void thread_sa_ba_sa_we1();
    void thread_sa_buffer_a_li_ready_address0();
    void thread_sa_buffer_a_li_ready_ce0();
    void thread_sa_buffer_a_li_ready_d0();
    void thread_sa_buffer_a_li_ready_we0();
    void thread_sa_buffer_a_li_value_address0();
    void thread_sa_buffer_a_li_value_ce0();
    void thread_sa_buffer_b_tw_ready_address0();
    void thread_sa_buffer_b_tw_ready_ce0();
    void thread_sa_buffer_b_tw_ready_d0();
    void thread_sa_buffer_b_tw_ready_we0();
    void thread_sa_buffer_b_tw_value_address0();
    void thread_sa_buffer_b_tw_value_ce0();
    void thread_sa_pe_ba_address0();
    void thread_sa_pe_ba_ce0();
    void thread_sa_pe_ba_d0();
    void thread_sa_pe_ba_we0();
    void thread_sa_pe_bw_address0();
    void thread_sa_pe_bw_ce0();
    void thread_sa_pe_bw_d0();
    void thread_sa_pe_bw_we0();
    void thread_sa_pe_li_address0();
    void thread_sa_pe_li_ce0();
    void thread_sa_pe_li_d0();
    void thread_sa_pe_li_we0();
    void thread_sa_pe_ri_address0();
    void thread_sa_pe_ri_ce0();
    void thread_sa_pe_ri_d0();
    void thread_sa_pe_ri_we0();
    void thread_sa_pe_tw_address0();
    void thread_sa_pe_tw_ce0();
    void thread_sa_pe_tw_d0();
    void thread_sa_pe_tw_we0();
    void thread_tmp_1_fu_422_p3();
    void thread_tmp_2_fu_440_p3();
    void thread_tmp_3_fu_489_p3();
    void thread_tmp_fu_380_p3();
    void thread_xor_ln72_fu_466_p2();
    void thread_zext_ln36_fu_340_p1();
    void thread_zext_ln44_fu_357_p1();
    void thread_zext_ln52_1_fu_388_p1();
    void thread_zext_ln52_fu_374_p1();
    void thread_zext_ln58_fu_405_p1();
    void thread_zext_ln65_fu_430_p1();
    void thread_zext_ln72_1_fu_472_p1();
    void thread_zext_ln72_fu_461_p1();
    void thread_zext_ln78_fu_497_p1();
    void thread_zext_ln79_1_fu_522_p1();
    void thread_zext_ln79_fu_513_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
