Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec 26 22:24:53 2019
| Host         : DESKTOP-7K6I3EP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topfft_control_sets_placed.rpt
| Design       : topfft
| Device       : xa7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     12 |            2 |
|    16+ |           23 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             366 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            7060 |          692 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |                                          Enable Signal                                          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------------------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/tw_scale_reg_ce_2                                                    |                                  |                2 |              8 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/tw_scale_reg_ce_1                                                    |                                  |                1 |             12 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable     |                                  |                2 |             12 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/tw_scale_reg_ce_0                                                    |                                  |                2 |             16 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                     |                                  |                3 |             18 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                      |                                  |                2 |             20 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/E[0]                                                                 |                                  |                2 |             20 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[8][0]                         |                                  |                2 |             20 |
|  clk_IBUF_BUFG | fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce     |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                   |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                     |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                   |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                   |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                   |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                   |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                   |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/CE                                                                   |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_reg                                                             |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/i_tc_reg_0                                                           |                                  |                4 |             22 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/ce_w2c                                                               | fft/U0/i_synth/axi_wrapper/SR[0] |                5 |             64 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                 |                                  |                5 |             66 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out      |                                  |                6 |             66 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable    |                                  |                5 |             66 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out |                                  |                5 |             66 |
|  clk_IBUF_BUFG |                                                                                                 |                                  |               49 |            366 |
|  clk_IBUF_BUFG | fft/U0/i_synth/axi_wrapper/ce_w2c                                                               |                                  |              787 |           8552 |
+----------------+-------------------------------------------------------------------------------------------------+----------------------------------+------------------+----------------+


