# NPTEL-VLSI-Design-Flow-RTL-to-GDS-Assignments-Answers-Jan---Oct-2025-session-
Comprehensive collection of Week 1–12 assignment solutions for the NPTEL course – VLSI Design Flow: RTL to GDS. Includes verified answers, concise explanations, and key insights into logic synthesis, STA, OpenROAD physical design, and complete backend VLSI flow.
