Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Nov 19 16:27:44 2022
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file twoNeuronSum_16bit_control_sets_placed.rpt
| Design       : twoNeuronSum_16bit
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1884 |          486 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |              52 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                        Enable Signal                                        |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                                                                             | neuron_2_CompExpo/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/phase_cr_a1 |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG |                                                                                             | neuron_1_CompExpo/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/phase_cr_a1 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | neuron_2_CompExpo/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr |                                                                                                                      |                8 |             26 |         3.25 |
|  CLK_IBUF_BUFG | neuron_1_CompExpo/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr |                                                                                                                      |                8 |             26 |         3.25 |
|  CLK_IBUF_BUFG |                                                                                             |                                                                                                                      |              486 |           1892 |         3.89 |
+----------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


