/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [8:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [52:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire [19:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [17:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [8:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [27:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [52:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[29] ? in_data[12] : in_data[7]);
  assign celloutsig_0_43z = !(celloutsig_0_13z ? celloutsig_0_27z : celloutsig_0_7z[6]);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_1z[8] : in_data[182]);
  assign celloutsig_0_5z = celloutsig_0_2z[2] | ~(celloutsig_0_2z[2]);
  assign celloutsig_1_3z = celloutsig_1_0z[1] | ~(in_data[136]);
  assign celloutsig_1_8z = in_data[152] ^ celloutsig_1_4z;
  assign celloutsig_0_13z = celloutsig_0_3z[12] ^ celloutsig_0_12z[1];
  assign celloutsig_0_20z = celloutsig_0_1z ^ celloutsig_0_13z;
  assign celloutsig_0_21z = celloutsig_0_3z[9] ^ celloutsig_0_0z;
  assign celloutsig_0_62z = celloutsig_0_55z[12:8] === celloutsig_0_14z[8:4];
  assign celloutsig_0_1z = in_data[94:79] === in_data[66:51];
  assign celloutsig_0_17z = celloutsig_0_7z[11:2] === celloutsig_0_7z[18:9];
  assign celloutsig_0_6z = ! in_data[40:34];
  assign celloutsig_0_41z = celloutsig_0_28z[2:0] % { 1'h1, celloutsig_0_14z[6:5] };
  assign celloutsig_0_2z = { in_data[78], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[49:48] };
  assign celloutsig_0_28z = celloutsig_0_26z[48:43] % { 1'h1, celloutsig_0_3z[11:8], celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[20:4], celloutsig_0_2z } % { 1'h1, in_data[55:37] };
  assign celloutsig_1_0z = in_data[117:109] % { 1'h1, in_data[149:142] };
  assign celloutsig_0_7z = { in_data[54:32], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, celloutsig_0_4z[8:5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_9z = celloutsig_0_4z % { 1'h1, in_data[19:12], celloutsig_0_2z };
  assign celloutsig_0_19z = celloutsig_0_4z[11:4] % { 1'h1, celloutsig_0_10z[6:0] };
  assign celloutsig_0_44z = { celloutsig_0_26z[33:17], celloutsig_0_20z } | { celloutsig_0_26z[17:12], celloutsig_0_9z };
  assign celloutsig_0_55z = { celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_41z, celloutsig_0_19z } | celloutsig_0_44z[16:4];
  assign celloutsig_1_1z = in_data[125:117] | celloutsig_1_0z;
  assign celloutsig_1_2z = celloutsig_1_1z[3:0] | celloutsig_1_0z[6:3];
  assign celloutsig_1_10z = in_data[164:156] | { celloutsig_1_7z[5:1], celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_3z[9:5], celloutsig_0_13z } | { celloutsig_0_3z[8], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_14z = celloutsig_1_10z[2] & celloutsig_1_8z;
  assign celloutsig_0_15z = celloutsig_0_8z[6] & celloutsig_0_9z[5];
  assign celloutsig_0_27z = celloutsig_0_1z & celloutsig_0_15z;
  assign celloutsig_0_16z = ^ celloutsig_0_8z[5:1];
  assign celloutsig_0_22z = ^ { celloutsig_0_19z[4:1], celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_0z[8:2], celloutsig_1_4z } << { celloutsig_1_0z[6:2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_0z[3:2], celloutsig_1_3z, celloutsig_1_3z } >> celloutsig_1_0z[8:5];
  assign celloutsig_0_25z = { celloutsig_0_2z[2:1], celloutsig_0_22z } >> { celloutsig_0_19z[5], celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_0_26z = { celloutsig_0_7z[24:0], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_15z } >> { celloutsig_0_10z[4:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_0_4z = { celloutsig_0_3z[13:5], celloutsig_0_2z } <<< { celloutsig_0_3z[12:2], celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z } <<< { celloutsig_1_6z[2:1], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_8z = in_data[48:41] <<< celloutsig_0_3z[8:1];
  assign celloutsig_0_11z = { celloutsig_0_7z[23:11], celloutsig_0_1z } <<< { celloutsig_0_3z[10], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_3z[15:7] <<< { celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_18z[2:0], celloutsig_0_13z } <<< in_data[76:73];
  assign celloutsig_0_29z = in_data[35:30] <<< { celloutsig_0_4z[9:5], celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_11z[10:5] <<< celloutsig_0_29z;
  assign celloutsig_0_63z = { celloutsig_0_31z[3:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_43z } ^ { celloutsig_0_4z[9:3], celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_1_18z = celloutsig_1_9z[21:8] ^ { celloutsig_1_9z[26:15], celloutsig_1_14z, celloutsig_1_14z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 53'h00000000000000;
    else if (!clkin_data[0]) celloutsig_1_9z = { in_data[156:125], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_10z = { celloutsig_0_7z[14:7], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_12z = in_data[19:17];
  assign { out_data[141:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_62z, celloutsig_0_63z };
endmodule
