#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Sep 29 23:03:47 2025
# Process ID         : 6664
# Current directory  : E:/EDABK/labs/lab_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent20408 E:\EDABK\labs\lab_1\lab_1.xpr
# Log file           : E:/EDABK/labs/lab_1/vivado.log
# Journal file       : E:/EDABK/labs/lab_1\vivado.jou
# Running On         : DESKTOP-VCMUIFF
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16886 MB
# Swap memory        : 16642 MB
# Total Virtual      : 33529 MB
# Available Virtual  : 14122 MB
#-----------------------------------------------------------
start_gui
open_project E:/EDABK/labs/lab_1/lab_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/EDABK/Workspace/lab/lab_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2024.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.695 ; gain = 214.242
update_compile_order -fileset sources_1
open_bd_design {E:/EDABK/labs/lab_1/lab_1.srcs/sources_1/bd/system/system.bd}
Reading block design file <E:/EDABK/labs/lab_1/lab_1.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from block design file <E:/EDABK/labs/lab_1/lab_1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.723 ; gain = 141.453
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 30 11:34:12 2025...
