<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p491" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_491{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_491{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_491{left:275px;bottom:1141px;letter-spacing:-0.14px;}
#t4_491{left:70px;bottom:1084px;}
#t5_491{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_491{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t7_491{left:96px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_491{left:96px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_491{left:70px;bottom:1011px;}
#ta_491{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_491{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_491{left:96px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_491{left:96px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_491{left:96px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tf_491{left:96px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_491{left:96px;bottom:900px;}
#th_491{left:122px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#ti_491{left:122px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_491{left:122px;bottom:866px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tk_491{left:683px;bottom:873px;}
#tl_491{left:698px;bottom:866px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tm_491{left:122px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tn_491{left:96px;bottom:825px;}
#to_491{left:122px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tp_491{left:122px;bottom:808px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tq_491{left:96px;bottom:784px;}
#tr_491{left:122px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_491{left:122px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_491{left:122px;bottom:750px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tu_491{left:122px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tv_491{left:70px;bottom:675px;letter-spacing:0.13px;}
#tw_491{left:152px;bottom:675px;letter-spacing:0.15px;word-spacing:0.01px;}
#tx_491{left:70px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#ty_491{left:70px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tz_491{left:70px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_491{left:70px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t11_491{left:70px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t12_491{left:70px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_491{left:70px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_491{left:70px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t15_491{left:441px;bottom:493px;letter-spacing:-0.13px;}
#t16_491{left:124px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t17_491{left:124px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_491{left:70px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t19_491{left:70px;bottom:414px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#t1a_491{left:70px;bottom:397px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t1b_491{left:70px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_491{left:70px;bottom:312px;letter-spacing:0.16px;}
#t1d_491{left:151px;bottom:312px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t1e_491{left:150px;bottom:286px;letter-spacing:0.22px;}
#t1f_491{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_491{left:566px;bottom:269px;}
#t1h_491{left:581px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1i_491{left:70px;bottom:246px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1j_491{left:70px;bottom:220px;}
#t1k_491{left:96px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1l_491{left:96px;bottom:206px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1m_491{left:96px;bottom:189px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#t1n_491{left:96px;bottom:173px;letter-spacing:-0.13px;}
#t1o_491{left:128px;bottom:179px;}
#t1p_491{left:143px;bottom:173px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1q_491{left:70px;bottom:146px;}
#t1r_491{left:96px;bottom:150px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1s_491{left:620px;bottom:156px;}
#t1t_491{left:636px;bottom:150px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1u_491{left:96px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.49px;}

.s1_491{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_491{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_491{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_491{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_491{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_491{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_491{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_491{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts491" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg491Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg491" style="-webkit-user-select: none;"><object width="935" height="1210" data="491/491.svg" type="image/svg+xml" id="pdf491" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_491" class="t s1_491">Vol. 3A </span><span id="t2_491" class="t s1_491">14-7 </span>
<span id="t3_491" class="t s2_491">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_491" class="t s3_491">• </span><span id="t5_491" class="t s4_491">The operating system can take the responsibility for saving the states as part of the task switch process and </span>
<span id="t6_491" class="t s4_491">restoring the state of the registers when a suspended task is resumed. This approach is appropriate for </span>
<span id="t7_491" class="t s4_491">preemptive multitasking operating systems, where the application cannot know when it is going to be </span>
<span id="t8_491" class="t s4_491">preempted and cannot prepare in advance for task switching. </span>
<span id="t9_491" class="t s3_491">• </span><span id="ta_491" class="t s4_491">The operating system can take the responsibility for saving the states as part of the task switch process, but </span>
<span id="tb_491" class="t s4_491">delay the restoring of the states until an instruction operating on the states is actually executed by the new </span>
<span id="tc_491" class="t s4_491">task. See Section 14.4.1, “Using the TS Flag to Control the Saving of the x87 FPU and SSE State,” for more </span>
<span id="td_491" class="t s4_491">information. This approach is called lazy restore. </span>
<span id="te_491" class="t s4_491">The use of lazy restore mechanism in context switches is not recommended when XSAVE feature set is used to </span>
<span id="tf_491" class="t s4_491">save/restore states for the following reasons. </span>
<span id="tg_491" class="t s4_491">— </span><span id="th_491" class="t s4_491">With XSAVE feature set, Intel processors have optimizations in place to avoid saving the state components </span>
<span id="ti_491" class="t s4_491">that are in their initial configurations or when they have not been modified since they were restored last. </span>
<span id="tj_491" class="t s4_491">These optimizations eliminate the need for lazy restore. See section 13.5.4 in Intel </span>
<span id="tk_491" class="t s5_491">® </span>
<span id="tl_491" class="t s4_491">64 and IA-32 Architec- </span>
<span id="tm_491" class="t s4_491">tures Software Developer’s Manual, Volume 1. </span>
<span id="tn_491" class="t s4_491">— </span><span id="to_491" class="t s4_491">Intel processors have power optimizations when state components are in their initial configurations. Use of </span>
<span id="tp_491" class="t s4_491">lazy restore retains the non-initial configuration of the last thread and is not power efficient. </span>
<span id="tq_491" class="t s4_491">— </span><span id="tr_491" class="t s4_491">Not all extended states support lazy restore mechanisms. As such, when one or more such states are </span>
<span id="ts_491" class="t s4_491">enabled it becomes very inefficient to use lazy restore as it results in two separate state restore, one in </span>
<span id="tt_491" class="t s4_491">context switch for the states that does not support lazy restore and one in the #NM handler for states that </span>
<span id="tu_491" class="t s4_491">support lazy restore. </span>
<span id="tv_491" class="t s6_491">14.4.1 </span><span id="tw_491" class="t s6_491">Using the TS Flag to Control the Saving of the x87 FPU and SSE State </span>
<span id="tx_491" class="t s4_491">The TS flag in control register CR0 is provided to allow the operating system to delay saving/restoring the x87 FPU </span>
<span id="ty_491" class="t s4_491">and SSE state until an instruction that actually accesses this state is encountered in a new task. When the TS flag </span>
<span id="tz_491" class="t s4_491">is set, the processor monitors the instruction stream for x87 FPU, MMX, SSE instructions. When the processor </span>
<span id="t10_491" class="t s4_491">detects one of these instructions, it raises a device-not-available exception (#NM) prior to executing the instruc- </span>
<span id="t11_491" class="t s4_491">tion. The #NM exception handler can then be used to save the x87 FPU and SSE state for the previous task (using </span>
<span id="t12_491" class="t s4_491">an FXSAVE, XSAVE, or XSAVEOPT instruction) and load the x87 FPU and SSE state for the current task (using an </span>
<span id="t13_491" class="t s4_491">FXRSTOR or XRSOTR instruction). If the task never encounters an x87 FPU, MMX, or SSE instruction, the device- </span>
<span id="t14_491" class="t s4_491">not-available exception will not be raised and a task state will not be saved/restored unnecessarily. </span>
<span id="t15_491" class="t s7_491">NOTE </span>
<span id="t16_491" class="t s4_491">The CRC32 and POPCNT instructions do not operate on the x87 FPU or SSE state. They operate on </span>
<span id="t17_491" class="t s4_491">the general-purpose registers and are not involved with the techniques described above. </span>
<span id="t18_491" class="t s4_491">The TS flag can be set either explicitly (by executing a MOV instruction to control register CR0) or implicitly (using </span>
<span id="t19_491" class="t s4_491">the IA-32 architecture’s native task switching mechanism). When the native task switching mechanism is used, the </span>
<span id="t1a_491" class="t s4_491">processor automatically sets the TS flag on a task switch. After the device-not-available handler has saved the x87 </span>
<span id="t1b_491" class="t s4_491">FPU and SSE state, it should execute the CLTS instruction to clear the TS flag. </span>
<span id="t1c_491" class="t s8_491">14.5 </span><span id="t1d_491" class="t s8_491">THE XSAVE FEATURE SET AND PROCESSOR EXTENDED STATE </span>
<span id="t1e_491" class="t s8_491">MANAGEMENT </span>
<span id="t1f_491" class="t s4_491">The architecture of XSAVE feature set is described in Chapter 13 of Intel </span>
<span id="t1g_491" class="t s5_491">® </span>
<span id="t1h_491" class="t s4_491">64 and IA-32 Architectures Software </span>
<span id="t1i_491" class="t s4_491">Developer’s Manual, Volume 1. The XSAVE feature set includes the following: </span>
<span id="t1j_491" class="t s3_491">• </span><span id="t1k_491" class="t s4_491">An extensible data layout for existing and future processor state extensions. The layout of the XSAVE area </span>
<span id="t1l_491" class="t s4_491">extends from the 512-byte FXSAVE/FXRSTOR layout to provide compatibility and migration path from </span>
<span id="t1m_491" class="t s4_491">managing the legacy FXSAVE/FXRSTOR area. The XSAVE area is described in more detail in Section 13.4 of the </span>
<span id="t1n_491" class="t s4_491">Intel </span>
<span id="t1o_491" class="t s5_491">® </span>
<span id="t1p_491" class="t s4_491">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="t1q_491" class="t s3_491">• </span><span id="t1r_491" class="t s4_491">CPUID enhancements for feature enumeration. See Section 13.2 of the Intel </span>
<span id="t1s_491" class="t s5_491">® </span>
<span id="t1t_491" class="t s4_491">64 and IA-32 Architectures </span>
<span id="t1u_491" class="t s4_491">Software Developer’s Manual, Volume 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
