// TD Test Data (Transition-Delay Fault Test Patterns)
// 18 patterns for 100% TD fault coverage in systolic array
// Format: W1(8-bit) W2(8-bit) A1(8-bit) A2(8-bit) P1(19-bit) P2(19-bit) Launch_Answer(19-bit) Capture_Answer(19-bit)
// Launch: L = W2 * A2 + P1
// Capture: C = W2 * A1 + P2

// Pattern 12: Cross transition patterns
00110011 11001100 10101010 01010101 0000000001100100000 0000000011001000000 0000100011011011100 0001000110110111000

// Pattern 0: Basic transition test (0->1 and 1->0)
00000000 00000001 00000000 00000001 0000000000000000000 0000000000000000001 0000000000000000001 0000000000000000001

// Pattern 1: Reverse transition test
00000001 00000000 00000001 00000000 0000000000000000001 0000000000000000000 0000000000000000001 0000000000000000000

// Pattern 2: Maximum value transitions
01111111 01111111 00000000 01111111 0000000000000000000 0000000000000000000 0011111000000000001 0000000000000000000

// Pattern 3: Partial sum accumulation test
00000001 00000010 00000011 00000100 0000000000000000101 0000000000000000110 0000000000000001101 0000000000000000110

// Pattern 4: Alternating pattern weight transition
01010101 10101010 00000001 00000001 0000000000000000000 0000000000000000000 0000000010101010000 0000000010101010000

// Pattern 5: Alternating pattern activation transition
00000001 00000001 01010101 10101010 0000000000000000000 0000000000000000000 0000000010101010000 0000000001010101000

// Pattern 6: Multiple bit weight transitions
00001111 11110000 00000001 00000001 0000000000000000000 0000000000000000000 0000000011110000000 0000000011110000000

// Pattern 7: Multiple bit activation transitions
00000001 00000001 00001111 11110000 0000000000000000000 0000000000000000000 0000000011110000000 0000000000001111000

// Pattern 8: Carry propagation test
01111111 01111111 01111111 00000010 0000000000000000001 0000000000000000001 0000000011111110001 0011111000000000001

// Pattern 9: Critical path delay test
01000000 00100000 00010000 00001000 0000000001100100000 0000000011001000000 0000000100000000000 0000001011001000000

// Pattern 10: Boundary value test (zero to maximum)
00000000 11111111 00000000 11111111 0000000000000000000 1111111111111111111 1111110000000000001 1111111111111111111

// Pattern 11: Maximum to zero transition
11111111 00000000 11111111 00000000 1111111111111111111 0000000000000000000 1111111111111111111 0000000000000000000

// Pattern 12: Cross transition patterns
00110011 11001100 10101010 01010101 0000000001100100000 0000000011001000000 0101001011001000000 1000100011001000000

// Pattern 13: Single bit transitions in different positions
00000001 10000000 00000010 01000000 0000000000000000100 0000000000000001000 1000000000000000100 0000000000000001000

// Pattern 14: Fast rising edge test
00000000 01010101 00000000 01010101 0000000000000000000 0000000000000000000 0001110001101001000 0000000000000000000

// Pattern 15: Fast falling edge test
10101010 00000000 10101010 00000000 0000000000000000000 0000000000000000000 0000000000000000000 0000000000000000000

// Pattern 16: Complex accumulation pattern
01111011 00101101 01000011 01011001 0011000000111001000 0001101010000101000 0100111101111001000 0010001101000101000

// Pattern 17: Final validation pattern
01001101 10011010 01100011 11000110 0000001111101000000 0000011111010000000 1100101111101000000 0010000111010000000