 Timing Path to multiplier_reg[0]/D 
  
 Path Start Point : y[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    y[0]                          Rise  0.2000 0.0000 1.0000 0.569189 0.699202 1.26839           1       100      c             | 
|    drc_ipo_c25/A       CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c25/Z       CLKBUF_X1 Rise  0.3460 0.1460 0.0480 0.982507 1.80674  2.78925           2       100                    | 
|    i_0_0_7/B           MUX2_X1   Rise  0.3460 0.0000 0.0480          0.944775                                                  | 
|    i_0_0_7/Z           MUX2_X1   Rise  0.4060 0.0600 0.0200 1.21506  5.88006  7.09511           4       100                    | 
|    multiplier_reg[0]/D DFF_X1    Rise  0.4060 0.0000 0.0200          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[0]/CK        DFF_X1        Rise  0.3440 0.0050 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3440 0.3440 | 
| library hold check                        |  0.0250 0.3690 | 
| data required time                        |  0.3690        | 
|                                           |                | 
| data arrival time                         |  0.4060        | 
| data required time                        | -0.3690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to product_reg[1]/D 
  
 Path Start Point : accumulator_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000  0.0000 1.0000             4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000  0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740  0.1740 0.0520             3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740  0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060  0.0320 0.0070             3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130  0.1060 0.1050             65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    accumulator_reg[1]/CK        DFF_X1        Rise  0.3110 -0.0020 0.1050                      0.949653                                    F             | 
|    accumulator_reg[1]/Q         DFF_X1        Rise  0.4280  0.1170 0.0190             2.7615   4.46189  7.22339           2       100      F             | 
|    product_reg[1]/D             DFF_X1        Rise  0.4270 -0.0010 0.0190    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[1]/CK        DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0240 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4270        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to product_reg[0]/D 
  
 Path Start Point : accumulator_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000  0.0000 1.0000             4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000  0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740  0.1740 0.0520             3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740  0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060  0.0320 0.0070             3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130  0.1060 0.1050             65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    accumulator_reg[0]/CK        DFF_X1        Rise  0.3100 -0.0030 0.1050                      0.949653                                    F             | 
|    accumulator_reg[0]/Q         DFF_X1        Rise  0.4300  0.1200 0.0220             4.15252  4.40409  8.55661           2       100      F             | 
|    product_reg[0]/D             DFF_X1        Rise  0.4280 -0.0020 0.0220    -0.0020           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[0]/CK        DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0250 0.3780 | 
| data required time                        |  0.3780        | 
|                                           |                | 
| data arrival time                         |  0.4280        | 
| data required time                        | -0.3780        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to product_reg[41]/D 
  
 Path Start Point : accumulator_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[41]/CK       DFF_X1        Rise  0.3180 0.0050 0.1050          0.949653                                    F             | 
|    accumulator_reg[41]/Q        DFF_X1        Rise  0.4340 0.1160 0.0190 2.31085  4.46189  6.77274           2       100      F             | 
|    product_reg[41]/D            DFF_X1        Rise  0.4340 0.0000 0.0190          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[41]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[41]/CK       DFF_X1        Rise  0.3520 0.0380 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3520 0.3520 | 
| library hold check                        |  0.0230 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4340        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to product_reg[47]/D 
  
 Path Start Point : accumulator_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[47]/CK       DFF_X1        Rise  0.3220 0.0090 0.1050          0.949653                                    F             | 
|    accumulator_reg[47]/Q        DFF_X1        Rise  0.4350 0.1130 0.0160 1.18336  4.46189  5.64525           2       100      F             | 
|    product_reg[47]/D            DFF_X1        Rise  0.4350 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[47]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[47]/CK       DFF_X1        Rise  0.3500 0.0360 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3500 0.3500 | 
| library hold check                        |  0.0230 0.3730 | 
| data required time                        |  0.3730        | 
|                                           |                | 
| data arrival time                         |  0.4350        | 
| data required time                        | -0.3730        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[27]/D 
  
 Path Start Point : y[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    y[27]                          Rise  0.2000  0.0000 1.0000             1.06393  0.699202 1.76313           1       100      c             | 
|    drc_ipo_c52/A        CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    drc_ipo_c52/Z        CLKBUF_X1 Rise  0.3420  0.1420 0.0460             0.574965 1.80674  2.38171           2       100                    | 
|    i_0_0_34/B           MUX2_X1   Rise  0.3420  0.0000 0.0460                      0.944775                                                  | 
|    i_0_0_34/Z           MUX2_X1   Rise  0.3970  0.0550 0.0160             1.74157  3.31412  5.05569           3       100                    | 
|    i_0_0_98/B           MUX2_X1   Rise  0.3970  0.0000 0.0160                      0.944775                                                  | 
|    i_0_0_98/Z           MUX2_X1   Rise  0.4340  0.0370 0.0090             0.572046 1.06234  1.63439           1       100                    | 
|    multiplier_reg[27]/D DFF_X1    Rise  0.4330 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[27]/CK       DFF_X1        Rise  0.3450 0.0060 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3450 0.3450 | 
| library hold check                        |  0.0220 0.3670 | 
| data required time                        |  0.3670        | 
|                                           |                | 
| data arrival time                         |  0.4330        | 
| data required time                        | -0.3670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[16]/D 
  
 Path Start Point : y[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    y[16]                          Rise  0.2000 0.0000 1.0000 1.2813   0.699202 1.9805            1       100      c             | 
|    drc_ipo_c41/A        CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c41/Z        CLKBUF_X1 Rise  0.3410 0.1410 0.0450 0.377258 1.80674  2.184             2       100                    | 
|    i_0_0_23/B           MUX2_X1   Rise  0.3410 0.0000 0.0450          0.944775                                                  | 
|    i_0_0_23/Z           MUX2_X1   Rise  0.3950 0.0540 0.0160 1.68364  3.31412  4.99776           3       100                    | 
|    i_0_0_87/B           MUX2_X1   Rise  0.3950 0.0000 0.0160          0.944775                                                  | 
|    i_0_0_87/Z           MUX2_X1   Rise  0.4310 0.0360 0.0080 0.181433 1.06234  1.24377           1       100                    | 
|    multiplier_reg[16]/D DFF_X1    Rise  0.4310 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[16]/CK       DFF_X1        Rise  0.3420 0.0030 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3420 0.3420 | 
| library hold check                        |  0.0220 0.3640 | 
| data required time                        |  0.3640        | 
|                                           |                | 
| data arrival time                         |  0.4310        | 
| data required time                        | -0.3640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to product_reg[46]/D 
  
 Path Start Point : accumulator_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[46]/CK       DFF_X1        Rise  0.3230 0.0100 0.1050          0.949653                                    F             | 
|    accumulator_reg[46]/Q        DFF_X1        Rise  0.4360 0.1130 0.0160 1.20143  4.46189  5.66332           2       100      F             | 
|    product_reg[46]/D            DFF_X1        Rise  0.4360 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[46]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[46]/CK       DFF_X1        Rise  0.3490 0.0350 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3490 0.3490 | 
| library hold check                        |  0.0230 0.3720 | 
| data required time                        |  0.3720        | 
|                                           |                | 
| data arrival time                         |  0.4360        | 
| data required time                        | -0.3720        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[63]/D 
  
 Path Start Point : multiplicand_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_134/A           CLKBUF_X2     Rise  0.2200 0.0010 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_134/Z           CLKBUF_X2     Rise  0.2730 0.0530 0.0280 9.61071  11.9902  21.6009           14      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[63]/CK       DFF_X1        Rise  0.2730 0.0000 0.0280          0.949653                                    F             | 
|    multiplicand_reg[63]/Q        DFF_X1        Rise  0.3700 0.0970 0.0100 0.47765  2.12585  2.6035            1       100      F             | 
|    i_0_15/multiplicand[63]                     Rise  0.3700 0.0000                                                                           | 
|    i_0_15/i_63/A                 XNOR2_X1      Rise  0.3700 0.0000 0.0100          2.23275                                                   | 
|    i_0_15/i_63/ZN                XNOR2_X1      Fall  0.3860 0.0160 0.0090 0.301781 2.12585  2.42763           1       100                    | 
|    i_0_15/i_64/A                 XNOR2_X1      Fall  0.3860 0.0000 0.0090          2.12585                                                   | 
|    i_0_15/i_64/ZN                XNOR2_X1      Rise  0.4110 0.0250 0.0120 0.355063 0.894119 1.24918           1       100                    | 
|    i_0_15/p_0[63]                              Rise  0.4110 0.0000                                                                           | 
|    i_0_0_338/A2                  AND2_X1       Rise  0.4110 0.0000 0.0120          0.97463                                                   | 
|    i_0_0_338/ZN                  AND2_X1       Rise  0.4420 0.0310 0.0080 0.389918 1.06234  1.45226           1       100                    | 
|    accumulator_reg[63]/D         DFF_X1        Rise  0.4420 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[63]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[63]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0210 0.3780 | 
| data required time                        |  0.3780        | 
|                                           |                | 
| data arrival time                         |  0.4420        | 
| data required time                        | -0.3780        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[17]/D 
  
 Path Start Point : x[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    x[17]                          Rise  0.2000 0.0000 1.0000 0.953437 0.699202 1.65264           1       100      c             | 
|    drc_ipo_c74/A        CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c74/Z        CLKBUF_X1 Rise  0.3400 0.1400 0.0450 0.356585 1.80674  2.16333           2       100                    | 
|    i_0_0_24/A           MUX2_X1   Rise  0.3400 0.0000 0.0450          0.94642                                                   | 
|    i_0_0_24/Z           MUX2_X1   Rise  0.3950 0.0550 0.0160 1.21457  3.97638  5.19095           3       100                    | 
|    i_0_0_88/B           MUX2_X1   Rise  0.3950 0.0000 0.0160          0.944775                                                  | 
|    i_0_0_88/Z           MUX2_X1   Rise  0.4320 0.0370 0.0080 0.377252 1.06234  1.43959           1       100                    | 
|    multiplier_reg[17]/D DFF_X1    Rise  0.4320 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[17]/CK       DFF_X1        Rise  0.3420 0.0030 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3420 0.3420 | 
| library hold check                        |  0.0220 0.3640 | 
| data required time                        |  0.3640        | 
|                                           |                | 
| data arrival time                         |  0.4320        | 
| data required time                        | -0.3640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to product_reg[45]/D 
  
 Path Start Point : accumulator_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[45]/CK       DFF_X1        Rise  0.3260 0.0130 0.1050          0.949653                                    F             | 
|    accumulator_reg[45]/Q        DFF_X1        Rise  0.4400 0.1140 0.0170 1.55621  4.46189  6.0181            2       100      F             | 
|    product_reg[45]/D            DFF_X1        Rise  0.4400 0.0000 0.0170          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[45]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[45]/CK       DFF_X1        Rise  0.3520 0.0380 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3520 0.3520 | 
| library hold check                        |  0.0230 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4400        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to product_reg[40]/D 
  
 Path Start Point : accumulator_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[40]/CK       DFF_X1        Rise  0.3160 0.0030 0.1050          0.949653                                    F             | 
|    accumulator_reg[40]/Q        DFF_X1        Rise  0.4290 0.1130 0.0160 1.29144  4.46189  5.75333           2       100      F             | 
|    product_reg[40]/D            DFF_X1        Rise  0.4290 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[40]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[40]/CK       DFF_X1        Rise  0.3390 0.0250 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3390 0.3390 | 
| library hold check                        |  0.0230 0.3620 | 
| data required time                        |  0.3620        | 
|                                           |                | 
| data arrival time                         |  0.4290        | 
| data required time                        | -0.3620        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[25]/D 
  
 Path Start Point : x[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    x[25]                          Rise  0.2000  0.0000 1.0000             0.402204 0.699202 1.10141           1       100      c             | 
|    drc_ipo_c82/A        CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    drc_ipo_c82/Z        CLKBUF_X1 Rise  0.3410  0.1410 0.0460             0.420353 1.80674  2.22709           2       100                    | 
|    i_0_0_32/A           MUX2_X1   Rise  0.3410  0.0000 0.0460                      0.94642                                                   | 
|    i_0_0_32/Z           MUX2_X1   Rise  0.4000  0.0590 0.0190             1.88334  4.57492  6.45826           3       100                    | 
|    i_0_0_96/B           MUX2_X1   Rise  0.3990 -0.0010 0.0190    -0.0010           0.944775                                                  | 
|    i_0_0_96/Z           MUX2_X1   Rise  0.4390  0.0400 0.0100             1.23348  1.06234  2.29582           1       100                    | 
|    multiplier_reg[25]/D DFF_X1    Rise  0.4390  0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[25]/CK       DFF_X1        Rise  0.3460 0.0070 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3460 0.3460 | 
| library hold check                        |  0.0220 0.3680 | 
| data required time                        |  0.3680        | 
|                                           |                | 
| data arrival time                         |  0.4390        | 
| data required time                        | -0.3680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to product_reg[42]/D 
  
 Path Start Point : accumulator_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[42]/CK       DFF_X1        Rise  0.3320 0.0190 0.1050          0.949653                                    F             | 
|    accumulator_reg[42]/Q        DFF_X1        Rise  0.4440 0.1120 0.0150 0.808161 4.46189  5.27005           2       100      F             | 
|    product_reg[42]/D            DFF_X1        Rise  0.4440 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[42]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[42]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4440        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[14]/D 
  
 Path Start Point : x[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    x[14]                          Rise  0.2000 0.0000 1.0000 1.11871  0.699202 1.81791           1       100      c             | 
|    drc_ipo_c71/A        CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c71/Z        CLKBUF_X1 Rise  0.3430 0.1430 0.0470 0.69421  1.80674  2.50095           2       100                    | 
|    i_0_0_21/A           MUX2_X1   Rise  0.3430 0.0000 0.0470          0.94642                                                   | 
|    i_0_0_21/Z           MUX2_X1   Rise  0.4000 0.0570 0.0180 1.25969  4.57492  5.83461           3       100                    | 
|    i_0_0_85/B           MUX2_X1   Rise  0.4000 0.0000 0.0180          0.944775                                                  | 
|    i_0_0_85/Z           MUX2_X1   Rise  0.4390 0.0390 0.0090 0.743765 1.06234  1.80611           1       100                    | 
|    multiplier_reg[14]/D DFF_X1    Rise  0.4390 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[14]/CK       DFF_X1        Rise  0.3440 0.0050 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3440 0.3440 | 
| library hold check                        |  0.0220 0.3660 | 
| data required time                        |  0.3660        | 
|                                           |                | 
| data arrival time                         |  0.4390        | 
| data required time                        | -0.3660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[60]/D 
  
 Path Start Point : multiplicand_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_134/A           CLKBUF_X2     Rise  0.2200 0.0010 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_134/Z           CLKBUF_X2     Rise  0.2730 0.0530 0.0280 9.61071  11.9902  21.6009           14      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[60]/CK       DFF_X1        Rise  0.2730 0.0000 0.0280          0.949653                                    F             | 
|    multiplicand_reg[60]/Q        DFF_X1        Rise  0.3780 0.1050 0.0170 1.01419  5.15707  6.17127           2       100      F             | 
|    i_0_15/multiplicand[60]                     Rise  0.3780 0.0000                                                                           | 
|    i_0_15/i_60/A                 FA_X1         Rise  0.3780 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_60/S                 FA_X1         Rise  0.4190 0.0410 0.0080 0.427963 0.894119 1.32208           1       100                    | 
|    i_0_15/p_0[60]                              Rise  0.4190 0.0000                                                                           | 
|    i_0_0_335/A2                  AND2_X1       Rise  0.4190 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_335/ZN                  AND2_X1       Rise  0.4490 0.0300 0.0080 0.439621 1.06234  1.50196           1       100                    | 
|    accumulator_reg[60]/D         DFF_X1        Rise  0.4490 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[60]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[60]/CK       DFF_X1        Rise  0.3580 0.0380 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3580 0.3580 | 
| library hold check                        |  0.0210 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[2]/D 
  
 Path Start Point : y[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    y[2]                          Rise  0.2000 0.0000 1.0000 0.627412 0.699202 1.32661           1       100      c             | 
|    drc_ipo_c27/A       CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c27/Z       CLKBUF_X1 Rise  0.3490 0.1490 0.0490 1.37939  1.80674  3.18613           2       100                    | 
|    i_0_0_9/B           MUX2_X1   Rise  0.3490 0.0000 0.0490          0.944775                                                  | 
|    i_0_0_9/Z           MUX2_X1   Rise  0.4040 0.0550 0.0160 1.72783  3.19382  4.92165           3       100                    | 
|    i_0_0_73/B          MUX2_X1   Rise  0.4040 0.0000 0.0160          0.944775                                                  | 
|    i_0_0_73/Z          MUX2_X1   Rise  0.4400 0.0360 0.0080 0.262679 1.06234  1.32502           1       100                    | 
|    multiplier_reg[2]/D DFF_X1    Rise  0.4400 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[2]/CK        DFF_X1        Rise  0.3440 0.0050 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3440 0.3440 | 
| library hold check                        |  0.0220 0.3660 | 
| data required time                        |  0.3660        | 
|                                           |                | 
| data arrival time                         |  0.4400        | 
| data required time                        | -0.3660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[21]/D 
  
 Path Start Point : x[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    x[21]                          Rise  0.2000  0.0000 1.0000             0.851878 0.699202 1.55108           1       100      c             | 
|    drc_ipo_c78/A        CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    drc_ipo_c78/Z        CLKBUF_X1 Rise  0.3450  0.1450 0.0470             0.915784 1.80674  2.72253           2       100                    | 
|    i_0_0_28/A           MUX2_X1   Rise  0.3430 -0.0020 0.0470    -0.0020           0.94642                                                   | 
|    i_0_0_28/Z           MUX2_X1   Rise  0.4060  0.0630 0.0230             3.59341  4.57492  8.16833           3       100                    | 
|    i_0_0_92/B           MUX2_X1   Rise  0.4030 -0.0030 0.0230    -0.0030           0.944775                                                  | 
|    i_0_0_92/Z           MUX2_X1   Rise  0.4420  0.0390 0.0090             0.576744 1.06234  1.63909           1       100                    | 
|    multiplier_reg[21]/D DFF_X1    Rise  0.4420  0.0000 0.0090                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[21]/CK       DFF_X1        Rise  0.3460 0.0070 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3460 0.3460 | 
| library hold check                        |  0.0220 0.3680 | 
| data required time                        |  0.3680        | 
|                                           |                | 
| data arrival time                         |  0.4420        | 
| data required time                        | -0.3680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[7]/D 
  
 Path Start Point : accumulator_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[7]/CK        DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[7]/Q         DFF_X1        Rise  0.4460 0.1130 0.0160 0.929651 4.46189  5.39154           2       100      F             | 
|    product_reg[7]/D             DFF_X1        Rise  0.4460 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[7]/CK        DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[18]/D 
  
 Path Start Point : accumulator_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[18]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[18]/Q        DFF_X1        Rise  0.4460 0.1130 0.0160 1.13184  4.46189  5.59373           2       100      F             | 
|    product_reg[18]/D            DFF_X1        Rise  0.4460 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[18]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[19]/D 
  
 Path Start Point : accumulator_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[19]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[19]/Q        DFF_X1        Rise  0.4460 0.1130 0.0160 0.896015 4.46189  5.3579            2       100      F             | 
|    product_reg[19]/D            DFF_X1        Rise  0.4460 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[19]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[20]/D 
  
 Path Start Point : accumulator_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[20]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[20]/Q        DFF_X1        Rise  0.4460 0.1130 0.0160 0.969088 4.46189  5.43098           2       100      F             | 
|    product_reg[20]/D            DFF_X1        Rise  0.4460 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[20]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[25]/D 
  
 Path Start Point : accumulator_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[25]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[25]/Q        DFF_X1        Rise  0.4460 0.1130 0.0160 1.12037  4.46189  5.58226           2       100      F             | 
|    product_reg[25]/D            DFF_X1        Rise  0.4460 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[25]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[44]/D 
  
 Path Start Point : accumulator_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[44]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[44]/Q        DFF_X1        Rise  0.4460 0.1130 0.0160 1.0409   4.46189  5.50279           2       100      F             | 
|    product_reg[44]/D            DFF_X1        Rise  0.4460 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[44]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[44]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[5]/D 
  
 Path Start Point : accumulator_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[5]/CK        DFF_X1        Rise  0.3340 0.0210 0.1050          0.949653                                    F             | 
|    accumulator_reg[5]/Q         DFF_X1        Rise  0.4470 0.1130 0.0160 1.25105  4.46189  5.71294           2       100      F             | 
|    product_reg[5]/D             DFF_X1        Rise  0.4470 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[5]/CK        DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[6]/D 
  
 Path Start Point : accumulator_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[6]/CK        DFF_X1        Rise  0.3340 0.0210 0.1050          0.949653                                    F             | 
|    accumulator_reg[6]/Q         DFF_X1        Rise  0.4470 0.1130 0.0160 1.19691  4.46189  5.6588            2       100      F             | 
|    product_reg[6]/D             DFF_X1        Rise  0.4470 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[6]/CK        DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[21]/D 
  
 Path Start Point : accumulator_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[21]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[21]/Q        DFF_X1        Rise  0.4470 0.1140 0.0170 1.54181  4.46189  6.00369           2       100      F             | 
|    product_reg[21]/D            DFF_X1        Rise  0.4470 0.0000 0.0170          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[21]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[22]/D 
  
 Path Start Point : accumulator_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[22]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[22]/Q        DFF_X1        Rise  0.4470 0.1140 0.0170 1.60919  4.46189  6.07108           2       100      F             | 
|    product_reg[22]/D            DFF_X1        Rise  0.4470 0.0000 0.0170          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[22]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[23]/D 
  
 Path Start Point : accumulator_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[23]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[23]/Q        DFF_X1        Rise  0.4470 0.1140 0.0170 1.63348  4.46189  6.09537           2       100      F             | 
|    product_reg[23]/D            DFF_X1        Rise  0.4470 0.0000 0.0170          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[23]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[24]/D 
  
 Path Start Point : accumulator_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[24]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[24]/Q        DFF_X1        Rise  0.4470 0.1140 0.0170 1.61364  4.46189  6.07553           2       100      F             | 
|    product_reg[24]/D            DFF_X1        Rise  0.4470 0.0000 0.0170          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[24]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to product_reg[43]/D 
  
 Path Start Point : accumulator_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[43]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[43]/Q        DFF_X1        Rise  0.4470 0.1140 0.0170 1.33039  4.46189  5.79228           2       100      F             | 
|    product_reg[43]/D            DFF_X1        Rise  0.4470 0.0000 0.0170          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[43]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[43]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[59]/D 
  
 Path Start Point : multiplicand_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_134/A           CLKBUF_X2     Rise  0.2200 0.0010 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_134/Z           CLKBUF_X2     Rise  0.2730 0.0530 0.0280 9.61071  11.9902  21.6009           14      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[59]/CK       DFF_X1        Rise  0.2730 0.0000 0.0280          0.949653                                    F             | 
|    multiplicand_reg[59]/Q        DFF_X1        Rise  0.3780 0.1050 0.0170 1.0176   5.15707  6.17468           2       100      F             | 
|    i_0_15/multiplicand[59]                     Rise  0.3780 0.0000                                                                           | 
|    i_0_15/i_59/A                 FA_X1         Rise  0.3780 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_59/S                 FA_X1         Rise  0.4190 0.0410 0.0090 0.52355  0.894119 1.41767           1       100                    | 
|    i_0_15/p_0[59]                              Rise  0.4190 0.0000                                                                           | 
|    i_0_0_334/A2                  AND2_X1       Rise  0.4190 0.0000 0.0090          0.97463                                                   | 
|    i_0_0_334/ZN                  AND2_X1       Rise  0.4500 0.0310 0.0080 0.489756 1.06234  1.5521            1       100                    | 
|    accumulator_reg[59]/D         DFF_X1        Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[59]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[59]/CK       DFF_X1        Rise  0.3580 0.0380 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3580 0.3580 | 
| library hold check                        |  0.0210 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[61]/D 
  
 Path Start Point : multiplicand_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_134/A           CLKBUF_X2     Rise  0.2200 0.0010 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_134/Z           CLKBUF_X2     Rise  0.2730 0.0530 0.0280 9.61071  11.9902  21.6009           14      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[61]/CK       DFF_X1        Rise  0.2730 0.0000 0.0280          0.949653                                    F             | 
|    multiplicand_reg[61]/Q        DFF_X1        Rise  0.3790 0.1060 0.0180 1.51585  5.15707  6.67292           2       100      F             | 
|    i_0_15/multiplicand[61]                     Rise  0.3790 0.0000                                                                           | 
|    i_0_15/i_61/A                 FA_X1         Rise  0.3790 0.0000 0.0180          3.74571                                                   | 
|    i_0_15/i_61/S                 FA_X1         Rise  0.4200 0.0410 0.0080 0.337801 0.894119 1.23192           1       100                    | 
|    i_0_15/p_0[61]                              Rise  0.4200 0.0000                                                                           | 
|    i_0_0_336/A2                  AND2_X1       Rise  0.4200 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_336/ZN                  AND2_X1       Rise  0.4500 0.0300 0.0080 0.283499 1.06234  1.34584           1       100                    | 
|    accumulator_reg[61]/D         DFF_X1        Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[61]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[61]/CK       DFF_X1        Rise  0.3580 0.0380 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3580 0.3580 | 
| library hold check                        |  0.0210 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[62]/D 
  
 Path Start Point : multiplicand_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000  0.0000 1.0000             4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000  0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740  0.1740 0.0520             3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750  0.0010 0.0520                      4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190  0.0440 0.0170             15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_134/A           CLKBUF_X2     Rise  0.2200  0.0010 0.0170                      1.40591                                     F             | 
|    CTS_L3_c_tid0_134/Z           CLKBUF_X2     Rise  0.2730  0.0530 0.0280             9.61071  11.9902  21.6009           14      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    multiplicand_reg[62]/CK       DFF_X1        Rise  0.2730  0.0000 0.0280                      0.949653                                    F             | 
|    multiplicand_reg[62]/Q        DFF_X1        Rise  0.3790  0.1060 0.0190             1.92411  5.15707  7.08119           2       100      F             | 
|    i_0_15/multiplicand[62]                     Rise  0.3790  0.0000                                                                                       | 
|    i_0_15/i_62/A                 FA_X1         Rise  0.3770 -0.0020 0.0190    -0.0020           3.74571                                                   | 
|    i_0_15/i_62/S                 FA_X1         Rise  0.4200  0.0430 0.0090             0.916896 0.894119 1.81101           1       100                    | 
|    i_0_15/p_0[62]                              Rise  0.4200  0.0000                                                                                       | 
|    i_0_0_337/A2                  AND2_X1       Rise  0.4200  0.0000 0.0090                      0.97463                                                   | 
|    i_0_0_337/ZN                  AND2_X1       Rise  0.4500  0.0300 0.0080             0.21216  1.06234  1.2745            1       100                    | 
|    accumulator_reg[62]/D         DFF_X1        Rise  0.4500  0.0000 0.0080                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[62]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[62]/CK       DFF_X1        Rise  0.3580 0.0380 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3580 0.3580 | 
| library hold check                        |  0.0210 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[11]/D 
  
 Path Start Point : y[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    y[11]                          Rise  0.2000 0.0000 1.0000 0.591059 0.699202 1.29026           1       100      c             | 
|    drc_ipo_c36/A        CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c36/Z        CLKBUF_X1 Rise  0.3440 0.1440 0.0470 0.792106 1.80674  2.59885           2       100                    | 
|    i_0_0_18/B           MUX2_X1   Rise  0.3440 0.0000 0.0470          0.944775                                                  | 
|    i_0_0_18/Z           MUX2_X1   Rise  0.4010 0.0570 0.0180 1.30719  4.57492  5.88211           3       100                    | 
|    i_0_0_82/B           MUX2_X1   Rise  0.4010 0.0000 0.0180          0.944775                                                  | 
|    i_0_0_82/Z           MUX2_X1   Rise  0.4380 0.0370 0.0080 0.234232 1.06234  1.29657           1       100                    | 
|    multiplier_reg[11]/D DFF_X1    Rise  0.4380 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[11]/CK       DFF_X1        Rise  0.3410 0.0020 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3410 0.3410 | 
| library hold check                        |  0.0220 0.3630 | 
| data required time                        |  0.3630        | 
|                                           |                | 
| data arrival time                         |  0.4380        | 
| data required time                        | -0.3630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[13]/D 
  
 Path Start Point : x[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    x[13]                          Rise  0.2000 0.0000 1.0000 1.35716  0.699202 2.05636           1       100      c             | 
|    drc_ipo_c70/A        CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c70/Z        CLKBUF_X1 Rise  0.3410 0.1410 0.0460 0.459869 1.80674  2.26661           2       100                    | 
|    i_0_0_20/A           MUX2_X1   Rise  0.3410 0.0000 0.0460          0.94642                                                   | 
|    i_0_0_20/Z           MUX2_X1   Rise  0.3990 0.0580 0.0190 1.81941  4.57827  6.39769           3       100                    | 
|    i_0_0_84/B           MUX2_X1   Rise  0.3990 0.0000 0.0190          0.944775                                                  | 
|    i_0_0_84/Z           MUX2_X1   Rise  0.4380 0.0390 0.0090 0.8158   1.06234  1.87814           1       100                    | 
|    multiplier_reg[13]/D DFF_X1    Rise  0.4380 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[13]/CK       DFF_X1        Rise  0.3410 0.0020 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3410 0.3410 | 
| library hold check                        |  0.0220 0.3630 | 
| data required time                        |  0.3630        | 
|                                           |                | 
| data arrival time                         |  0.4380        | 
| data required time                        | -0.3630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to product_reg[48]/D 
  
 Path Start Point : accumulator_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[48]/CK       DFF_X1        Rise  0.3340 0.0210 0.1050          0.949653                                    F             | 
|    accumulator_reg[48]/Q        DFF_X1        Rise  0.4460 0.1120 0.0150 0.820118 4.46189  5.28201           2       100      F             | 
|    product_reg[48]/D            DFF_X1        Rise  0.4460 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[48]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[48]/CK       DFF_X1        Rise  0.3520 0.0380 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3520 0.3520 | 
| library hold check                        |  0.0220 0.3740 | 
| data required time                        |  0.3740        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3740        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to product_reg[8]/D 
  
 Path Start Point : accumulator_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[8]/CK        DFF_X1        Rise  0.3350 0.0220 0.1050          0.949653                                    F             | 
|    accumulator_reg[8]/Q         DFF_X1        Rise  0.4470 0.1120 0.0150 0.520748 4.46189  4.98264           2       100      F             | 
|    product_reg[8]/D             DFF_X1        Rise  0.4470 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[8]/CK        DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to product_reg[39]/D 
  
 Path Start Point : accumulator_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[39]/CK       DFF_X1        Rise  0.3350 0.0220 0.1050          0.949653                                    F             | 
|    accumulator_reg[39]/Q        DFF_X1        Rise  0.4470 0.1120 0.0150 0.67308  4.46189  5.13497           2       100      F             | 
|    product_reg[39]/D            DFF_X1        Rise  0.4470 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[39]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[39]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4470        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to product_reg[37]/D 
  
 Path Start Point : accumulator_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[37]/CK       DFF_X1        Rise  0.3360 0.0230 0.1050          0.949653                                    F             | 
|    accumulator_reg[37]/Q        DFF_X1        Rise  0.4480 0.1120 0.0150 0.7328   4.46189  5.19469           2       100      F             | 
|    product_reg[37]/D            DFF_X1        Rise  0.4480 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[37]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[37]/CK       DFF_X1        Rise  0.3540 0.0400 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3540 0.3540 | 
| library hold check                        |  0.0220 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4480        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[16]/D 
  
 Path Start Point : multiplicand_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_137/A           CLKBUF_X3     Rise  0.2210 0.0020 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_137/Z           CLKBUF_X3     Rise  0.2750 0.0540 0.0260 11.7264  17.1288  28.8552           20      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[16]/CK       DFF_X1        Rise  0.2750 0.0000 0.0260          0.949653                                    F             | 
|    multiplicand_reg[16]/Q        DFF_X1        Rise  0.3800 0.1050 0.0180 1.4548   5.05617  6.51097           2       100      F             | 
|    i_0_15/multiplicand[16]                     Rise  0.3800 0.0000                                                                           | 
|    i_0_15/i_16/A                 FA_X1         Rise  0.3800 0.0000 0.0180          3.74571                                                   | 
|    i_0_15/i_16/S                 FA_X1         Rise  0.4200 0.0400 0.0080 0.160741 0.894119 1.05486           1       100                    | 
|    i_0_15/p_0[16]                              Rise  0.4200 0.0000                                                                           | 
|    i_0_0_291/A2                  AND2_X1       Rise  0.4200 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_291/ZN                  AND2_X1       Rise  0.4490 0.0290 0.0070 0.144833 1.06234  1.20717           1       100                    | 
|    accumulator_reg[16]/D         DFF_X1        Rise  0.4490 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[16]/CK       DFF_X1        Rise  0.3560 0.0360 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3560 0.3560 | 
| library hold check                        |  0.0210 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[28]/D 
  
 Path Start Point : multiplicand_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_137/A           CLKBUF_X3     Rise  0.2210 0.0020 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_137/Z           CLKBUF_X3     Rise  0.2750 0.0540 0.0260 11.7264  17.1288  28.8552           20      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[28]/CK       DFF_X1        Rise  0.2750 0.0000 0.0260          0.949653                                    F             | 
|    multiplicand_reg[28]/Q        DFF_X1        Rise  0.3790 0.1040 0.0180 1.24275  5.05617  6.29892           2       100      F             | 
|    i_0_15/multiplicand[28]                     Rise  0.3790 0.0000                                                                           | 
|    i_0_15/i_28/A                 FA_X1         Rise  0.3790 0.0000 0.0180          3.74571                                                   | 
|    i_0_15/i_28/S                 FA_X1         Rise  0.4190 0.0400 0.0080 0.140439 0.894119 1.03456           1       100                    | 
|    i_0_15/p_0[28]                              Rise  0.4190 0.0000                                                                           | 
|    i_0_0_303/A2                  AND2_X1       Rise  0.4190 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_303/ZN                  AND2_X1       Rise  0.4490 0.0300 0.0080 0.375554 1.06234  1.4379            1       100                    | 
|    accumulator_reg[28]/D         DFF_X1        Rise  0.4490 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[28]/CK       DFF_X1        Rise  0.3560 0.0360 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3560 0.3560 | 
| library hold check                        |  0.0210 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to product_reg[4]/D 
  
 Path Start Point : accumulator_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[4]/CK        DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[4]/Q         DFF_X1        Rise  0.4490 0.1160 0.0190 2.7156   4.46189  7.17749           2       100      F             | 
|    product_reg[4]/D             DFF_X1        Rise  0.4490 0.0000 0.0190          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[4]/CK        DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0240 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to product_reg[26]/D 
  
 Path Start Point : accumulator_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[26]/CK       DFF_X1        Rise  0.3330 0.0200 0.1050          0.949653                                    F             | 
|    accumulator_reg[26]/Q        DFF_X1        Rise  0.4490 0.1160 0.0190 2.64186  4.46189  7.10375           2       100      F             | 
|    product_reg[26]/D            DFF_X1        Rise  0.4490 0.0000 0.0190          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[26]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0240 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[3]/D 
  
 Path Start Point : y[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    y[3]                          Rise  0.2000 0.0000 1.0000 0.738084 0.699202 1.43729           1       100      c             | 
|    drc_ipo_c28/A       CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c28/Z       CLKBUF_X1 Rise  0.3470 0.1470 0.0480 1.13798  1.80674  2.94472           2       100                    | 
|    i_0_0_10/B          MUX2_X1   Rise  0.3470 0.0000 0.0480          0.944775                                                  | 
|    i_0_0_10/Z          MUX2_X1   Rise  0.4040 0.0570 0.0170 1.77076  3.97638  5.74714           3       100                    | 
|    i_0_0_74/B          MUX2_X1   Rise  0.4040 0.0000 0.0170          0.944775                                                  | 
|    i_0_0_74/Z          MUX2_X1   Rise  0.4420 0.0380 0.0090 0.669307 1.06234  1.73165           1       100                    | 
|    multiplier_reg[3]/D DFF_X1    Rise  0.4420 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[3]/CK        DFF_X1        Rise  0.3440 0.0050 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3440 0.3440 | 
| library hold check                        |  0.0220 0.3660 | 
| data required time                        |  0.3660        | 
|                                           |                | 
| data arrival time                         |  0.4420        | 
| data required time                        | -0.3660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[22]/D 
  
 Path Start Point : x[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    x[22]                          Rise  0.2000  0.0000 1.0000             1.13811  0.699202 1.83731           1       100      c             | 
|    drc_ipo_c79/A        CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    drc_ipo_c79/Z        CLKBUF_X1 Rise  0.3490  0.1490 0.0490             1.31211  1.80674  3.11885           2       100                    | 
|    i_0_0_29/A           MUX2_X1   Rise  0.3460 -0.0030 0.0490    -0.0030           0.94642                                                   | 
|    i_0_0_29/Z           MUX2_X1   Rise  0.4050  0.0590 0.0190             2.434    3.97638  6.41038           3       100                    | 
|    i_0_0_93/B           MUX2_X1   Rise  0.4050  0.0000 0.0190                      0.944775                                                  | 
|    i_0_0_93/Z           MUX2_X1   Rise  0.4440  0.0390 0.0090             0.827523 1.06234  1.88987           1       100                    | 
|    multiplier_reg[22]/D DFF_X1    Rise  0.4440  0.0000 0.0090                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[22]/CK       DFF_X1        Rise  0.3460 0.0070 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3460 0.3460 | 
| library hold check                        |  0.0220 0.3680 | 
| data required time                        |  0.3680        | 
|                                           |                | 
| data arrival time                         |  0.4440        | 
| data required time                        | -0.3680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to product_reg[9]/D 
  
 Path Start Point : accumulator_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[9]/CK        DFF_X1        Rise  0.3350 0.0220 0.1050          0.949653                                    F             | 
|    accumulator_reg[9]/Q         DFF_X1        Rise  0.4480 0.1130 0.0160 1.06209  4.46189  5.52397           2       100      F             | 
|    product_reg[9]/D             DFF_X1        Rise  0.4480 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[9]/CK        DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4480        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to product_reg[38]/D 
  
 Path Start Point : accumulator_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[38]/CK       DFF_X1        Rise  0.3360 0.0230 0.1050          0.949653                                    F             | 
|    accumulator_reg[38]/Q        DFF_X1        Rise  0.4490 0.1130 0.0160 1.20181  4.46189  5.6637            2       100      F             | 
|    product_reg[38]/D            DFF_X1        Rise  0.4490 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[38]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[38]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[27]/D 
  
 Path Start Point : multiplicand_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_137/A           CLKBUF_X3     Rise  0.2210 0.0020 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_137/Z           CLKBUF_X3     Rise  0.2750 0.0540 0.0260 11.7264  17.1288  28.8552           20      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[27]/CK       DFF_X1        Rise  0.2760 0.0010 0.0260          0.949653                                    F             | 
|    multiplicand_reg[27]/Q        DFF_X1        Rise  0.3800 0.1040 0.0170 1.02682  5.05617  6.08299           2       100      F             | 
|    i_0_15/multiplicand[27]                     Rise  0.3800 0.0000                                                                           | 
|    i_0_15/i_27/A                 FA_X1         Rise  0.3800 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_27/S                 FA_X1         Rise  0.4200 0.0400 0.0080 0.29285  0.894119 1.18697           1       100                    | 
|    i_0_15/p_0[27]                              Rise  0.4200 0.0000                                                                           | 
|    i_0_0_302/A2                  AND2_X1       Rise  0.4200 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_302/ZN                  AND2_X1       Rise  0.4500 0.0300 0.0080 0.447187 1.06234  1.50953           1       100                    | 
|    accumulator_reg[27]/D         DFF_X1        Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[27]/CK       DFF_X1        Rise  0.3560 0.0360 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3560 0.3560 | 
| library hold check                        |  0.0210 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[29]/D 
  
 Path Start Point : multiplicand_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_137/A           CLKBUF_X3     Rise  0.2210 0.0020 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_137/Z           CLKBUF_X3     Rise  0.2750 0.0540 0.0260 11.7264  17.1288  28.8552           20      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[29]/CK       DFF_X1        Rise  0.2760 0.0010 0.0260          0.949653                                    F             | 
|    multiplicand_reg[29]/Q        DFF_X1        Rise  0.3800 0.1040 0.0170 1.15587  5.05617  6.21204           2       100      F             | 
|    i_0_15/multiplicand[29]                     Rise  0.3800 0.0000                                                                           | 
|    i_0_15/i_29/A                 FA_X1         Rise  0.3800 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_29/S                 FA_X1         Rise  0.4200 0.0400 0.0080 0.207233 0.894119 1.10135           1       100                    | 
|    i_0_15/p_0[29]                              Rise  0.4200 0.0000                                                                           | 
|    i_0_0_304/A2                  AND2_X1       Rise  0.4200 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_304/ZN                  AND2_X1       Rise  0.4500 0.0300 0.0080 0.431511 1.06234  1.49385           1       100                    | 
|    accumulator_reg[29]/D         DFF_X1        Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[29]/CK       DFF_X1        Rise  0.3560 0.0360 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3560 0.3560 | 
| library hold check                        |  0.0210 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[30]/D 
  
 Path Start Point : multiplicand_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_137/A           CLKBUF_X3     Rise  0.2210 0.0020 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_137/Z           CLKBUF_X3     Rise  0.2750 0.0540 0.0260 11.7264  17.1288  28.8552           20      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[30]/CK       DFF_X1        Rise  0.2760 0.0010 0.0260          0.949653                                    F             | 
|    multiplicand_reg[30]/Q        DFF_X1        Rise  0.3800 0.1040 0.0180 1.15783  5.15707  6.3149            2       100      F             | 
|    i_0_15/multiplicand[30]                     Rise  0.3800 0.0000                                                                           | 
|    i_0_15/i_30/A                 FA_X1         Rise  0.3800 0.0000 0.0180          3.74571                                                   | 
|    i_0_15/i_30/S                 FA_X1         Rise  0.4200 0.0400 0.0080 0.213065 0.894119 1.10718           1       100                    | 
|    i_0_15/p_0[30]                              Rise  0.4200 0.0000                                                                           | 
|    i_0_0_305/A2                  AND2_X1       Rise  0.4200 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_305/ZN                  AND2_X1       Rise  0.4500 0.0300 0.0080 0.245034 1.06234  1.30738           1       100                    | 
|    accumulator_reg[30]/D         DFF_X1        Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[30]/CK       DFF_X1        Rise  0.3560 0.0360 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3560 0.3560 | 
| library hold check                        |  0.0210 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to product_reg[36]/D 
  
 Path Start Point : accumulator_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[36]/CK       DFF_X1        Rise  0.3360 0.0230 0.1050          0.949653                                    F             | 
|    accumulator_reg[36]/Q        DFF_X1        Rise  0.4500 0.1140 0.0170 1.43943  4.46189  5.90132           2       100      F             | 
|    product_reg[36]/D            DFF_X1        Rise  0.4500 0.0000 0.0170          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[36]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[36]/CK       DFF_X1        Rise  0.3540 0.0400 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3540 0.3540 | 
| library hold check                        |  0.0230 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[56]/D 
  
 Path Start Point : multiplicand_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[56]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[56]/Q        DFF_X1        Rise  0.3820 0.1040 0.0160 0.403286 5.15707  5.56036           2       100      F             | 
|    i_0_15/multiplicand[56]                     Rise  0.3820 0.0000                                                                           | 
|    i_0_15/i_56/A                 FA_X1         Rise  0.3820 0.0000 0.0160          3.74571                                                   | 
|    i_0_15/i_56/S                 FA_X1         Rise  0.4220 0.0400 0.0080 0.263023 0.894119 1.15714           1       100                    | 
|    i_0_15/p_0[56]                              Rise  0.4220 0.0000                                                                           | 
|    i_0_0_331/A2                  AND2_X1       Rise  0.4220 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_331/ZN                  AND2_X1       Rise  0.4530 0.0310 0.0080 0.543111 1.06234  1.60545           1       100                    | 
|    accumulator_reg[56]/D         DFF_X1        Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[56]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[56]/CK       DFF_X1        Rise  0.3580 0.0380 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3580 0.3580 | 
| library hold check                        |  0.0220 0.3800 | 
| data required time                        |  0.3800        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.3800        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[23]/D 
  
 Path Start Point : x[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    x[23]                          Rise  0.2000 0.0000 1.0000 0.666954 0.699202 1.36616           1       100      c             | 
|    drc_ipo_c80/A        CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c80/Z        CLKBUF_X1 Rise  0.3410 0.1410 0.0460 0.386203 1.80674  2.19294           2       100                    | 
|    i_0_0_30/A           MUX2_X1   Rise  0.3410 0.0000 0.0460          0.94642                                                   | 
|    i_0_0_30/Z           MUX2_X1   Rise  0.4050 0.0640 0.0240 2.45097  6.12158  8.57255           4       100                    | 
|    i_0_0_94/B           MUX2_X1   Rise  0.4050 0.0000 0.0240          0.944775                                                  | 
|    i_0_0_94/Z           MUX2_X1   Rise  0.4450 0.0400 0.0090 0.685595 1.06234  1.74794           1       100                    | 
|    multiplier_reg[23]/D DFF_X1    Rise  0.4450 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[23]/CK       DFF_X1        Rise  0.3460 0.0070 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3460 0.3460 | 
| library hold check                        |  0.0220 0.3680 | 
| data required time                        |  0.3680        | 
|                                           |                | 
| data arrival time                         |  0.4450        | 
| data required time                        | -0.3680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to product_reg[11]/D 
  
 Path Start Point : accumulator_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[11]/CK       DFF_X1        Rise  0.3370 0.0240 0.1050          0.949653                                    F             | 
|    accumulator_reg[11]/Q        DFF_X1        Rise  0.4490 0.1120 0.0150 0.775378 4.46189  5.23727           2       100      F             | 
|    product_reg[11]/D            DFF_X1        Rise  0.4490 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[11]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to product_reg[31]/D 
  
 Path Start Point : accumulator_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[31]/CK       DFF_X1        Rise  0.3370 0.0240 0.1050          0.949653                                    F             | 
|    accumulator_reg[31]/Q        DFF_X1        Rise  0.4490 0.1120 0.0150 0.757316 4.46189  5.2192            2       100      F             | 
|    product_reg[31]/D            DFF_X1        Rise  0.4490 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[31]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to product_reg[10]/D 
  
 Path Start Point : accumulator_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[10]/CK       DFF_X1        Rise  0.3360 0.0230 0.1050          0.949653                                    F             | 
|    accumulator_reg[10]/Q        DFF_X1        Rise  0.4490 0.1130 0.0160 1.12434  4.46189  5.58623           2       100      F             | 
|    product_reg[10]/D            DFF_X1        Rise  0.4490 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[10]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to product_reg[32]/D 
  
 Path Start Point : accumulator_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[32]/CK       DFF_X1        Rise  0.3360 0.0230 0.1050          0.949653                                    F             | 
|    accumulator_reg[32]/Q        DFF_X1        Rise  0.4490 0.1130 0.0160 1.08996  4.46189  5.55185           2       100      F             | 
|    product_reg[32]/D            DFF_X1        Rise  0.4490 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[32]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[32]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to product_reg[33]/D 
  
 Path Start Point : accumulator_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[33]/CK       DFF_X1        Rise  0.3360 0.0230 0.1050          0.949653                                    F             | 
|    accumulator_reg[33]/Q        DFF_X1        Rise  0.4490 0.1130 0.0160 0.871677 4.46189  5.33357           2       100      F             | 
|    product_reg[33]/D            DFF_X1        Rise  0.4490 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[33]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[33]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4490        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[14]/D 
  
 Path Start Point : multiplicand_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_137/A           CLKBUF_X3     Rise  0.2210 0.0020 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_137/Z           CLKBUF_X3     Rise  0.2750 0.0540 0.0260 11.7264  17.1288  28.8552           20      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[14]/CK       DFF_X1        Rise  0.2760 0.0010 0.0260          0.949653                                    F             | 
|    multiplicand_reg[14]/Q        DFF_X1        Rise  0.3800 0.1040 0.0170 1.03825  5.05617  6.09442           2       100      F             | 
|    i_0_15/multiplicand[14]                     Rise  0.3800 0.0000                                                                           | 
|    i_0_15/i_14/A                 FA_X1         Rise  0.3800 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_14/S                 FA_X1         Rise  0.4200 0.0400 0.0080 0.32057  0.894119 1.21469           1       100                    | 
|    i_0_15/p_0[14]                              Rise  0.4200 0.0000                                                                           | 
|    i_0_0_289/A2                  AND2_X1       Rise  0.4200 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_289/ZN                  AND2_X1       Rise  0.4500 0.0300 0.0080 0.411695 1.06234  1.47404           1       100                    | 
|    accumulator_reg[14]/D         DFF_X1        Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[14]/CK       DFF_X1        Rise  0.3550 0.0350 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3550 0.3550 | 
| library hold check                        |  0.0210 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to product_reg[34]/D 
  
 Path Start Point : accumulator_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[34]/CK       DFF_X1        Rise  0.3360 0.0230 0.1050          0.949653                                    F             | 
|    accumulator_reg[34]/Q        DFF_X1        Rise  0.4500 0.1140 0.0160 1.30072  4.46189  5.76261           2       100      F             | 
|    product_reg[34]/D            DFF_X1        Rise  0.4500 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[34]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[34]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[15]/D 
  
 Path Start Point : multiplicand_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_137/A           CLKBUF_X3     Rise  0.2210 0.0020 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_137/Z           CLKBUF_X3     Rise  0.2750 0.0540 0.0260 11.7264  17.1288  28.8552           20      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[15]/CK       DFF_X1        Rise  0.2760 0.0010 0.0260          0.949653                                    F             | 
|    multiplicand_reg[15]/Q        DFF_X1        Rise  0.3810 0.1050 0.0190 1.70916  5.05617  6.76533           2       100      F             | 
|    i_0_15/multiplicand[15]                     Rise  0.3810 0.0000                                                                           | 
|    i_0_15/i_15/A                 FA_X1         Rise  0.3810 0.0000 0.0190          3.74571                                                   | 
|    i_0_15/i_15/S                 FA_X1         Rise  0.4210 0.0400 0.0080 0.137763 0.894119 1.03188           1       100                    | 
|    i_0_15/p_0[15]                              Rise  0.4210 0.0000                                                                           | 
|    i_0_0_290/A2                  AND2_X1       Rise  0.4210 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_290/ZN                  AND2_X1       Rise  0.4510 0.0300 0.0080 0.280931 1.06234  1.34327           1       100                    | 
|    accumulator_reg[15]/D         DFF_X1        Rise  0.4510 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[15]/CK       DFF_X1        Rise  0.3560 0.0360 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3560 0.3560 | 
| library hold check                        |  0.0210 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[17]/D 
  
 Path Start Point : multiplicand_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_137/A           CLKBUF_X3     Rise  0.2210 0.0020 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_137/Z           CLKBUF_X3     Rise  0.2750 0.0540 0.0260 11.7264  17.1288  28.8552           20      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[17]/CK       DFF_X1        Rise  0.2750 0.0000 0.0260          0.949653                                    F             | 
|    multiplicand_reg[17]/Q        DFF_X1        Rise  0.3800 0.1050 0.0180 1.35788  5.05617  6.41405           2       100      F             | 
|    i_0_15/multiplicand[17]                     Rise  0.3800 0.0000                                                                           | 
|    i_0_15/i_17/A                 FA_X1         Rise  0.3800 0.0000 0.0180          3.74571                                                   | 
|    i_0_15/i_17/S                 FA_X1         Rise  0.4210 0.0410 0.0080 0.438048 0.894119 1.33217           1       100                    | 
|    i_0_15/p_0[17]                              Rise  0.4210 0.0000                                                                           | 
|    i_0_0_292/A2                  AND2_X1       Rise  0.4210 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_292/ZN                  AND2_X1       Rise  0.4510 0.0300 0.0080 0.361337 1.06234  1.42368           1       100                    | 
|    accumulator_reg[17]/D         DFF_X1        Rise  0.4510 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[17]/CK       DFF_X1        Rise  0.3560 0.0360 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3560 0.3560 | 
| library hold check                        |  0.0210 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to product_reg[63]/D 
  
 Path Start Point : accumulator_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[63]/CK       DFF_X1        Rise  0.3390 0.0260 0.1050          0.949653                                    F             | 
|    accumulator_reg[63]/Q        DFF_X1        Rise  0.4500 0.1110 0.0140 0.959376 3.43051  4.38988           2       100      F             | 
|    product_reg[63]/D            DFF_X1        Rise  0.4500 0.0000 0.0140          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[63]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[63]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to product_reg[16]/D 
  
 Path Start Point : accumulator_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[16]/CK       DFF_X1        Rise  0.3380 0.0250 0.1050          0.949653                                    F             | 
|    accumulator_reg[16]/Q        DFF_X1        Rise  0.4500 0.1120 0.0150 0.758491 4.46189  5.22038           2       100      F             | 
|    product_reg[16]/D            DFF_X1        Rise  0.4500 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[16]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to product_reg[17]/D 
  
 Path Start Point : accumulator_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[17]/CK       DFF_X1        Rise  0.3380 0.0250 0.1050          0.949653                                    F             | 
|    accumulator_reg[17]/Q        DFF_X1        Rise  0.4500 0.1120 0.0150 0.772382 4.46189  5.23427           2       100      F             | 
|    product_reg[17]/D            DFF_X1        Rise  0.4500 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[17]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to product_reg[30]/D 
  
 Path Start Point : accumulator_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[30]/CK       DFF_X1        Rise  0.3380 0.0250 0.1050          0.949653                                    F             | 
|    accumulator_reg[30]/Q        DFF_X1        Rise  0.4500 0.1120 0.0150 0.738508 4.46189  5.2004            2       100      F             | 
|    product_reg[30]/D            DFF_X1        Rise  0.4500 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[30]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to product_reg[13]/D 
  
 Path Start Point : accumulator_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[13]/CK       DFF_X1        Rise  0.3380 0.0250 0.1050          0.949653                                    F             | 
|    accumulator_reg[13]/Q        DFF_X1        Rise  0.4510 0.1130 0.0160 1.28726  4.46189  5.74915           2       100      F             | 
|    product_reg[13]/D            DFF_X1        Rise  0.4510 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[13]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to product_reg[14]/D 
  
 Path Start Point : accumulator_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000  0.0000 1.0000             4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000  0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740  0.1740 0.0520             3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740  0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060  0.0320 0.0070             3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130  0.1060 0.1050             65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    accumulator_reg[14]/CK       DFF_X1        Rise  0.3380  0.0250 0.1050                      0.949653                                    F             | 
|    accumulator_reg[14]/Q        DFF_X1        Rise  0.4530  0.1150 0.0180             2.00316  4.46189  6.46505           2       100      F             | 
|    product_reg[14]/D            DFF_X1        Rise  0.4510 -0.0020 0.0180    -0.0020           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[14]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to product_reg[28]/D 
  
 Path Start Point : accumulator_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000  0.0000 1.0000             4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000  0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740  0.1740 0.0520             3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740  0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060  0.0320 0.0070             3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070  0.0010 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130  0.1060 0.1050             65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    accumulator_reg[28]/CK       DFF_X1        Rise  0.3380  0.0250 0.1050                      0.949653                                    F             | 
|    accumulator_reg[28]/Q        DFF_X1        Rise  0.4520  0.1140 0.0170             1.73117  4.46189  6.19306           2       100      F             | 
|    product_reg[28]/D            DFF_X1        Rise  0.4510 -0.0010 0.0170    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[28]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to product_reg[35]/D 
  
 Path Start Point : accumulator_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[35]/CK       DFF_X1        Rise  0.3360 0.0230 0.1050          0.949653                                    F             | 
|    accumulator_reg[35]/Q        DFF_X1        Rise  0.4520 0.1160 0.0190 2.29627  4.46189  6.75816           2       100      F             | 
|    product_reg[35]/D            DFF_X1        Rise  0.4520 0.0000 0.0190          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[35]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[35]/CK       DFF_X1        Rise  0.3540 0.0400 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3540 0.3540 | 
| library hold check                        |  0.0230 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4520        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[50]/D 
  
 Path Start Point : multiplicand_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[50]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[50]/Q        DFF_X1        Rise  0.3830 0.1050 0.0170 1.06006  5.15707  6.21713           2       100      F             | 
|    i_0_15/multiplicand[50]                     Rise  0.3830 0.0000                                                                           | 
|    i_0_15/i_50/A                 FA_X1         Rise  0.3830 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_50/S                 FA_X1         Rise  0.4230 0.0400 0.0080 0.199421 0.894119 1.09354           1       100                    | 
|    i_0_15/p_0[50]                              Rise  0.4230 0.0000                                                                           | 
|    i_0_0_325/A2                  AND2_X1       Rise  0.4230 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_325/ZN                  AND2_X1       Rise  0.4530 0.0300 0.0080 0.496439 1.06234  1.55878           1       100                    | 
|    accumulator_reg[50]/D         DFF_X1        Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[50]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[50]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0210 0.3780 | 
| data required time                        |  0.3780        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.3780        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[51]/D 
  
 Path Start Point : multiplicand_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[51]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[51]/Q        DFF_X1        Rise  0.3830 0.1050 0.0170 0.893506 5.15707  6.05058           2       100      F             | 
|    i_0_15/multiplicand[51]                     Rise  0.3830 0.0000                                                                           | 
|    i_0_15/i_51/A                 FA_X1         Rise  0.3830 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_51/S                 FA_X1         Rise  0.4230 0.0400 0.0080 0.20605  0.894119 1.10017           1       100                    | 
|    i_0_15/p_0[51]                              Rise  0.4230 0.0000                                                                           | 
|    i_0_0_326/A2                  AND2_X1       Rise  0.4230 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_326/ZN                  AND2_X1       Rise  0.4530 0.0300 0.0080 0.408974 1.06234  1.47132           1       100                    | 
|    accumulator_reg[51]/D         DFF_X1        Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[51]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[51]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0210 0.3780 | 
| data required time                        |  0.3780        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.3780        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[52]/D 
  
 Path Start Point : multiplicand_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[52]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[52]/Q        DFF_X1        Rise  0.3830 0.1050 0.0170 0.829696 5.15707  5.98677           2       100      F             | 
|    i_0_15/multiplicand[52]                     Rise  0.3830 0.0000                                                                           | 
|    i_0_15/i_52/A                 FA_X1         Rise  0.3830 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_52/S                 FA_X1         Rise  0.4230 0.0400 0.0080 0.198879 0.894119 1.093             1       100                    | 
|    i_0_15/p_0[52]                              Rise  0.4230 0.0000                                                                           | 
|    i_0_0_327/A2                  AND2_X1       Rise  0.4230 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_327/ZN                  AND2_X1       Rise  0.4530 0.0300 0.0080 0.264754 1.06234  1.3271            1       100                    | 
|    accumulator_reg[52]/D         DFF_X1        Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[52]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[52]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0210 0.3780 | 
| data required time                        |  0.3780        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.3780        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[55]/D 
  
 Path Start Point : multiplicand_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[55]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[55]/Q        DFF_X1        Rise  0.3820 0.1040 0.0160 0.562971 5.15707  5.72005           2       100      F             | 
|    i_0_15/multiplicand[55]                     Rise  0.3820 0.0000                                                                           | 
|    i_0_15/i_55/A                 FA_X1         Rise  0.3820 0.0000 0.0160          3.74571                                                   | 
|    i_0_15/i_55/S                 FA_X1         Rise  0.4230 0.0410 0.0090 0.531644 0.894119 1.42576           1       100                    | 
|    i_0_15/p_0[55]                              Rise  0.4230 0.0000                                                                           | 
|    i_0_0_330/A2                  AND2_X1       Rise  0.4230 0.0000 0.0090          0.97463                                                   | 
|    i_0_0_330/ZN                  AND2_X1       Rise  0.4530 0.0300 0.0080 0.160561 1.06234  1.2229            1       100                    | 
|    accumulator_reg[55]/D         DFF_X1        Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[55]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[55]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0210 0.3780 | 
| data required time                        |  0.3780        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.3780        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[53]/D 
  
 Path Start Point : multiplicand_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[53]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[53]/Q        DFF_X1        Rise  0.3830 0.1050 0.0170 0.80635  5.15707  5.96342           2       100      F             | 
|    i_0_15/multiplicand[53]                     Rise  0.3830 0.0000                                                                           | 
|    i_0_15/i_53/A                 FA_X1         Rise  0.3830 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_53/S                 FA_X1         Rise  0.4230 0.0400 0.0080 0.206623 0.894119 1.10074           1       100                    | 
|    i_0_15/p_0[53]                              Rise  0.4230 0.0000                                                                           | 
|    i_0_0_328/A2                  AND2_X1       Rise  0.4230 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_328/ZN                  AND2_X1       Rise  0.4540 0.0310 0.0080 0.57698  1.06234  1.63932           1       100                    | 
|    accumulator_reg[53]/D         DFF_X1        Rise  0.4540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[53]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[53]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0220 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.4540        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[57]/D 
  
 Path Start Point : multiplicand_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[57]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[57]/Q        DFF_X1        Rise  0.3830 0.1050 0.0170 0.852411 5.15707  6.00948           2       100      F             | 
|    i_0_15/multiplicand[57]                     Rise  0.3830 0.0000                                                                           | 
|    i_0_15/i_57/A                 FA_X1         Rise  0.3830 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_57/S                 FA_X1         Rise  0.4230 0.0400 0.0080 0.153042 0.894119 1.04716           1       100                    | 
|    i_0_15/p_0[57]                              Rise  0.4230 0.0000                                                                           | 
|    i_0_0_332/A2                  AND2_X1       Rise  0.4230 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_332/ZN                  AND2_X1       Rise  0.4540 0.0310 0.0080 0.559912 1.06234  1.62225           1       100                    | 
|    accumulator_reg[57]/D         DFF_X1        Rise  0.4540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[57]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[57]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0220 0.3790 | 
| data required time                        |  0.3790        | 
|                                           |                | 
| data arrival time                         |  0.4540        | 
| data required time                        | -0.3790        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[9]/D 
  
 Path Start Point : y[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    y[9]                          Rise  0.2000 0.0000 1.0000 1.00952  0.699202 1.70872           1       100      c             | 
|    drc_ipo_c34/A       CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c34/Z       CLKBUF_X1 Rise  0.3500 0.1500 0.0490 1.48374  1.80674  3.29048           2       100                    | 
|    i_0_0_16/B          MUX2_X1   Rise  0.3500 0.0000 0.0490          0.944775                                                  | 
|    i_0_0_16/Z          MUX2_X1   Rise  0.4040 0.0540 0.0150 1.2549   3.31412  4.56901           3       100                    | 
|    i_0_0_80/B          MUX2_X1   Rise  0.4040 0.0000 0.0150          0.944775                                                  | 
|    i_0_0_80/Z          MUX2_X1   Rise  0.4400 0.0360 0.0080 0.276979 1.06234  1.33932           1       100                    | 
|    multiplier_reg[9]/D DFF_X1    Rise  0.4400 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[9]/CK        DFF_X1        Rise  0.3390 0.0000 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3390 0.3390 | 
| library hold check                        |  0.0220 0.3610 | 
| data required time                        |  0.3610        | 
|                                           |                | 
| data arrival time                         |  0.4400        | 
| data required time                        | -0.3610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[10]/D 
  
 Path Start Point : x[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    x[10]                          Rise  0.2000 0.0000 1.0000 1.21935  0.699202 1.91855           1       100      c             | 
|    drc_ipo_c67/A        CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c67/Z        CLKBUF_X1 Rise  0.3480 0.1480 0.0480 1.20429  1.80674  3.01103           2       100                    | 
|    i_0_0_17/A           MUX2_X1   Rise  0.3480 0.0000 0.0480          0.94642                                                   | 
|    i_0_0_17/Z           MUX2_X1   Rise  0.4050 0.0570 0.0170 0.985114 4.64478  5.62989           3       100                    | 
|    i_0_0_81/B           MUX2_X1   Rise  0.4050 0.0000 0.0170          0.944775                                                  | 
|    i_0_0_81/Z           MUX2_X1   Rise  0.4430 0.0380 0.0090 0.706082 1.06234  1.76842           1       100                    | 
|    multiplier_reg[10]/D DFF_X1    Rise  0.4430 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[10]/CK       DFF_X1        Rise  0.3420 0.0030 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3420 0.3420 | 
| library hold check                        |  0.0220 0.3640 | 
| data required time                        |  0.3640        | 
|                                           |                | 
| data arrival time                         |  0.4430        | 
| data required time                        | -0.3640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[7]/D 
  
 Path Start Point : x[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    x[7]                          Rise  0.2000 0.0000 1.0000 1.18853  0.699202 1.88773           1       100      c             | 
|    drc_ipo_c64/A       CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c64/Z       CLKBUF_X1 Rise  0.3490 0.1490 0.0490 1.35342  1.80674  3.16016           2       100                    | 
|    i_0_0_14/A          MUX2_X1   Rise  0.3490 0.0000 0.0490          0.94642                                                   | 
|    i_0_0_14/Z          MUX2_X1   Rise  0.4080 0.0590 0.0190 2.30319  3.97638  6.27957           3       100                    | 
|    i_0_0_78/B          MUX2_X1   Rise  0.4080 0.0000 0.0190          0.944775                                                  | 
|    i_0_0_78/Z          MUX2_X1   Rise  0.4460 0.0380 0.0090 0.524667 1.06234  1.58701           1       100                    | 
|    multiplier_reg[7]/D DFF_X1    Rise  0.4460 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[7]/CK        DFF_X1        Rise  0.3450 0.0060 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3450 0.3450 | 
| library hold check                        |  0.0220 0.3670 | 
| data required time                        |  0.3670        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to product_reg[49]/D 
  
 Path Start Point : accumulator_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[49]/CK       DFF_X1        Rise  0.3380 0.0250 0.1050          0.949653                                    F             | 
|    accumulator_reg[49]/Q        DFF_X1        Rise  0.4500 0.1120 0.0150 0.597807 4.46189  5.0597            2       100      F             | 
|    product_reg[49]/D            DFF_X1        Rise  0.4500 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[49]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[49]/CK       DFF_X1        Rise  0.3520 0.0380 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3520 0.3520 | 
| library hold check                        |  0.0220 0.3740 | 
| data required time                        |  0.3740        | 
|                                           |                | 
| data arrival time                         |  0.4500        | 
| data required time                        | -0.3740        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[31]/D 
  
 Path Start Point : multiplicand_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_136/A           CLKBUF_X3     Rise  0.2220 0.0030 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_136/Z           CLKBUF_X3     Rise  0.2750 0.0530 0.0250 11.6907  16.2724  27.963            19      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[31]/CK       DFF_X1        Rise  0.2760 0.0010 0.0250          0.949653                                    F             | 
|    multiplicand_reg[31]/Q        DFF_X1        Rise  0.3800 0.1040 0.0180 1.27321  5.15707  6.43029           2       100      F             | 
|    i_0_15/multiplicand[31]                     Rise  0.3800 0.0000                                                                           | 
|    i_0_15/i_31/A                 FA_X1         Rise  0.3800 0.0000 0.0180          3.74571                                                   | 
|    i_0_15/i_31/S                 FA_X1         Rise  0.4210 0.0410 0.0080 0.284364 0.894119 1.17848           1       100                    | 
|    i_0_15/p_0[31]                              Rise  0.4210 0.0000                                                                           | 
|    i_0_0_306/A2                  AND2_X1       Rise  0.4210 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_306/ZN                  AND2_X1       Rise  0.4510 0.0300 0.0080 0.229916 1.06234  1.29226           1       100                    | 
|    accumulator_reg[31]/D         DFF_X1        Rise  0.4510 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[31]/CK       DFF_X1        Rise  0.3540 0.0340 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3540 0.3540 | 
| library hold check                        |  0.0210 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to product_reg[52]/D 
  
 Path Start Point : accumulator_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[52]/CK       DFF_X1        Rise  0.3390 0.0260 0.1050          0.949653                                    F             | 
|    accumulator_reg[52]/Q        DFF_X1        Rise  0.4510 0.1120 0.0150 0.800033 4.46189  5.26192           2       100      F             | 
|    product_reg[52]/D            DFF_X1        Rise  0.4510 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[52]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[52]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to product_reg[53]/D 
  
 Path Start Point : accumulator_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[53]/CK       DFF_X1        Rise  0.3390 0.0260 0.1050          0.949653                                    F             | 
|    accumulator_reg[53]/Q        DFF_X1        Rise  0.4510 0.1120 0.0150 0.763375 4.46189  5.22526           2       100      F             | 
|    product_reg[53]/D            DFF_X1        Rise  0.4510 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[53]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[53]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to product_reg[57]/D 
  
 Path Start Point : accumulator_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[57]/CK       DFF_X1        Rise  0.3390 0.0260 0.1050          0.949653                                    F             | 
|    accumulator_reg[57]/Q        DFF_X1        Rise  0.4510 0.1120 0.0150 0.405226 4.46189  4.86712           2       100      F             | 
|    product_reg[57]/D            DFF_X1        Rise  0.4510 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[57]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[57]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to product_reg[15]/D 
  
 Path Start Point : accumulator_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[15]/CK       DFF_X1        Rise  0.3380 0.0250 0.1050          0.949653                                    F             | 
|    accumulator_reg[15]/Q        DFF_X1        Rise  0.4510 0.1130 0.0160 0.898451 4.46189  5.36034           2       100      F             | 
|    product_reg[15]/D            DFF_X1        Rise  0.4510 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[15]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to product_reg[27]/D 
  
 Path Start Point : accumulator_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[27]/CK       DFF_X1        Rise  0.3390 0.0260 0.1050          0.949653                                    F             | 
|    accumulator_reg[27]/Q        DFF_X1        Rise  0.4520 0.1130 0.0160 0.875367 4.46189  5.33726           2       100      F             | 
|    product_reg[27]/D            DFF_X1        Rise  0.4520 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[27]/CK       DFF_X1        Rise  0.3540 0.0400 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3540 0.3540 | 
| library hold check                        |  0.0220 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4520        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to product_reg[29]/D 
  
 Path Start Point : accumulator_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[29]/CK       DFF_X1        Rise  0.3380 0.0250 0.1050          0.949653                                    F             | 
|    accumulator_reg[29]/Q        DFF_X1        Rise  0.4520 0.1140 0.0160 1.30418  4.46189  5.76607           2       100      F             | 
|    product_reg[29]/D            DFF_X1        Rise  0.4520 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[29]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4520        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to product_reg[12]/D 
  
 Path Start Point : accumulator_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[12]/CK       DFF_X1        Rise  0.3370 0.0240 0.1050          0.949653                                    F             | 
|    accumulator_reg[12]/Q        DFF_X1        Rise  0.4520 0.1150 0.0180 1.83429  4.46189  6.29618           2       100      F             | 
|    product_reg[12]/D            DFF_X1        Rise  0.4520 0.0000 0.0180          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[12]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4520        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[49]/D 
  
 Path Start Point : multiplicand_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[49]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[49]/Q        DFF_X1        Rise  0.3820 0.1040 0.0160 0.602965 5.15707  5.76004           2       100      F             | 
|    i_0_15/multiplicand[49]                     Rise  0.3820 0.0000                                                                           | 
|    i_0_15/i_49/A                 FA_X1         Rise  0.3820 0.0000 0.0160          3.74571                                                   | 
|    i_0_15/i_49/S                 FA_X1         Rise  0.4220 0.0400 0.0080 0.208694 0.894119 1.10281           1       100                    | 
|    i_0_15/p_0[49]                              Rise  0.4220 0.0000                                                                           | 
|    i_0_0_324/A2                  AND2_X1       Rise  0.4220 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_324/ZN                  AND2_X1       Rise  0.4530 0.0310 0.0080 0.534439 1.06234  1.59678           1       100                    | 
|    accumulator_reg[49]/D         DFF_X1        Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[49]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[49]/CK       DFF_X1        Rise  0.3550 0.0350 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3550 0.3550 | 
| library hold check                        |  0.0220 0.3770 | 
| data required time                        |  0.3770        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.3770        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[58]/D 
  
 Path Start Point : multiplicand_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[58]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[58]/Q        DFF_X1        Rise  0.3830 0.1050 0.0170 0.650291 5.15707  5.80736           2       100      F             | 
|    i_0_15/multiplicand[58]                     Rise  0.3830 0.0000                                                                           | 
|    i_0_15/i_58/A                 FA_X1         Rise  0.3830 0.0000 0.0170          3.74571                                                   | 
|    i_0_15/i_58/S                 FA_X1         Rise  0.4240 0.0410 0.0090 0.573427 0.894119 1.46755           1       100                    | 
|    i_0_15/p_0[58]                              Rise  0.4240 0.0000                                                                           | 
|    i_0_0_333/A2                  AND2_X1       Rise  0.4240 0.0000 0.0090          0.97463                                                   | 
|    i_0_0_333/ZN                  AND2_X1       Rise  0.4540 0.0300 0.0080 0.268959 1.06234  1.3313            1       100                    | 
|    accumulator_reg[58]/D         DFF_X1        Rise  0.4540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[58]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[58]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0210 0.3780 | 
| data required time                        |  0.3780        | 
|                                           |                | 
| data arrival time                         |  0.4540        | 
| data required time                        | -0.3780        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[1]/D 
  
 Path Start Point : x[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    x[1]                          Rise  0.2000  0.0000 1.0000             1.17506  0.699202 1.87426           1       100      c             | 
|    drc_ipo_c58/A       CLKBUF_X1 Rise  0.2000  0.0000 1.0000                      0.77983                                                   | 
|    drc_ipo_c58/Z       CLKBUF_X1 Rise  0.3530  0.1530 0.0510             1.79939  1.80674  3.60613           2       100                    | 
|    i_0_0_8/A           MUX2_X1   Rise  0.3490 -0.0040 0.0510    -0.0040           0.94642                                                   | 
|    i_0_0_8/Z           MUX2_X1   Rise  0.4090  0.0600 0.0190             1.14148  5.39075  6.53224           4       100                    | 
|    i_0_0_72/B          MUX2_X1   Rise  0.4090  0.0000 0.0190                      0.944775                                                  | 
|    i_0_0_72/Z          MUX2_X1   Rise  0.4460  0.0370 0.0080             0.180636 1.06234  1.24298           1       100                    | 
|    multiplier_reg[1]/D DFF_X1    Rise  0.4460  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[1]/CK        DFF_X1        Rise  0.3440 0.0050 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3440 0.3440 | 
| library hold check                        |  0.0220 0.3660 | 
| data required time                        |  0.3660        | 
|                                           |                | 
| data arrival time                         |  0.4460        | 
| data required time                        | -0.3660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to multiplier_reg[26]/D 
  
 Path Start Point : y[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : multiplier_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    y[26]                          Rise  0.2000 0.0000 1.0000 0.974299 0.699202 1.6735            1       100      c             | 
|    drc_ipo_c51/A        CLKBUF_X1 Rise  0.2000 0.0000 1.0000          0.77983                                                   | 
|    drc_ipo_c51/Z        CLKBUF_X1 Rise  0.3470 0.1470 0.0480 1.04915  1.80674  2.85589           2       100                    | 
|    i_0_0_33/B           MUX2_X1   Rise  0.3470 0.0000 0.0480          0.944775                                                  | 
|    i_0_0_33/Z           MUX2_X1   Rise  0.4090 0.0620 0.0220 2.40991  5.48924  7.89916           4       100                    | 
|    i_0_0_97/B           MUX2_X1   Rise  0.4090 0.0000 0.0220          0.944775                                                  | 
|    i_0_0_97/Z           MUX2_X1   Rise  0.4480 0.0390 0.0090 0.526424 1.06234  1.58877           1       100                    | 
|    multiplier_reg[26]/D DFF_X1    Rise  0.4480 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A         CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z         CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_multiplier_reg/CK  CLKGATETST_X1 Rise  0.1780 0.0010 0.0520          1.8122                                      FA            | 
|    clk_gate_multiplier_reg/GCK CLKGATETST_X1 Rise  0.3390 0.1610 0.1290 23.4094  30.3889  53.7983           32      100      FA   K        | 
|    multiplier_reg[26]/CK       DFF_X1        Rise  0.3460 0.0070 0.1290          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3460 0.3460 | 
| library hold check                        |  0.0220 0.3680 | 
| data required time                        |  0.3680        | 
|                                           |                | 
| data arrival time                         |  0.4480        | 
| data required time                        | -0.3680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to product_reg[56]/D 
  
 Path Start Point : accumulator_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[56]/CK       DFF_X1        Rise  0.3400 0.0270 0.1050          0.949653                                    F             | 
|    accumulator_reg[56]/Q        DFF_X1        Rise  0.4520 0.1120 0.0150 0.741857 4.46189  5.20375           2       100      F             | 
|    product_reg[56]/D            DFF_X1        Rise  0.4520 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[56]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[56]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4520        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to product_reg[62]/D 
  
 Path Start Point : accumulator_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[62]/CK       DFF_X1        Rise  0.3400 0.0270 0.1050          0.949653                                    F             | 
|    accumulator_reg[62]/Q        DFF_X1        Rise  0.4520 0.1120 0.0150 0.805946 4.46189  5.26784           2       100      F             | 
|    product_reg[62]/D            DFF_X1        Rise  0.4520 0.0000 0.0150          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[62]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[62]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4520        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to product_reg[54]/D 
  
 Path Start Point : accumulator_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[54]/CK       DFF_X1        Rise  0.3390 0.0260 0.1050          0.949653                                    F             | 
|    accumulator_reg[54]/Q        DFF_X1        Rise  0.4520 0.1130 0.0160 0.856705 4.46189  5.31859           2       100      F             | 
|    product_reg[54]/D            DFF_X1        Rise  0.4520 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[54]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[54]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4520        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to product_reg[55]/D 
  
 Path Start Point : accumulator_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[55]/CK       DFF_X1        Rise  0.3390 0.0260 0.1050          0.949653                                    F             | 
|    accumulator_reg[55]/Q        DFF_X1        Rise  0.4520 0.1130 0.0160 0.858508 4.46189  5.3204            2       100      F             | 
|    product_reg[55]/D            DFF_X1        Rise  0.4520 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[55]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[55]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0220 0.3750 | 
| data required time                        |  0.3750        | 
|                                           |                | 
| data arrival time                         |  0.4520        | 
| data required time                        | -0.3750        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to product_reg[60]/D 
  
 Path Start Point : accumulator_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[60]/CK       DFF_X1        Rise  0.3400 0.0270 0.1050          0.949653                                    F             | 
|    accumulator_reg[60]/Q        DFF_X1        Rise  0.4530 0.1130 0.0160 1.18585  4.46189  5.64774           2       100      F             | 
|    product_reg[60]/D            DFF_X1        Rise  0.4530 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[60]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[60]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to product_reg[58]/D 
  
 Path Start Point : accumulator_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : product_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1740 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2060 0.0320 0.0070 3.88781  1.24879  5.1366            1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2070 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3130 0.1060 0.1050 65.3051  54.8122  120.117           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    accumulator_reg[58]/CK       DFF_X1        Rise  0.3390 0.0260 0.1050          0.949653                                    F             | 
|    accumulator_reg[58]/Q        DFF_X1        Rise  0.4530 0.1140 0.0160 1.30799  4.46189  5.76988           2       100      F             | 
|    product_reg[58]/D            DFF_X1        Rise  0.4530 0.0000 0.0160          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to product_reg[58]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 1.0000             4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A      CLKBUF_X2     Rise  0.0000 0.0000 1.0000                      1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z      CLKBUF_X2     Rise  0.1770 0.1770 0.0520             3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_product_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520                      7.95918                                     FA            | 
|    clk_gate_product_reg/GCK CLKGATETST_X8 Rise  0.2120 0.0350 0.0090             10.4173  1.42116  11.8385           1       100      FA   K        | 
|    CTS_L3_c_tid0_306/A      CLKBUF_X3     Rise  0.2150 0.0030 0.0090    0.0010            1.42116                                     F             | 
|    CTS_L3_c_tid0_306/Z      CLKBUF_X3     Rise  0.3140 0.0990 0.1010             55.9401  60.7778  116.718           64      100      F    K        | 
|    product_reg[58]/CK       DFF_X1        Rise  0.3530 0.0390 0.1060                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3530 0.3530 | 
| library hold check                        |  0.0230 0.3760 | 
| data required time                        |  0.3760        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.3760        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to accumulator_reg[54]/D 
  
 Path Start Point : multiplicand_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : accumulator_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 1.0000 4.51354  1.23817  5.75171           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A           CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z           CLKBUF_X2     Rise  0.1740 0.1740 0.0520 3.37622  20.0774  23.4536           4       100      F    K        | 
|    clk_gate_multiplicand_reg/CK  CLKGATETST_X4 Rise  0.1750 0.0010 0.0520          4.43894                                     FA            | 
|    clk_gate_multiplicand_reg/GCK CLKGATETST_X4 Rise  0.2190 0.0440 0.0170 15.947   4.97392  20.9209           4       100      FA   K        | 
|    CTS_L3_c_tid0_133/A           CLKBUF_X2     Rise  0.2210 0.0020 0.0170          1.40591                                     F             | 
|    CTS_L3_c_tid0_133/Z           CLKBUF_X2     Rise  0.2780 0.0570 0.0310 10.1916  14.5595  24.7511           17      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[54]/CK       DFF_X1        Rise  0.2780 0.0000 0.0310          0.949653                                    F             | 
|    multiplicand_reg[54]/Q        DFF_X1        Rise  0.3840 0.1060 0.0180 1.15781  5.15707  6.31489           2       100      F             | 
|    i_0_15/multiplicand[54]                     Rise  0.3840 0.0000                                                                           | 
|    i_0_15/i_54/A                 FA_X1         Rise  0.3840 0.0000 0.0180          3.74571                                                   | 
|    i_0_15/i_54/S                 FA_X1         Rise  0.4250 0.0410 0.0080 0.293081 0.894119 1.1872            1       100                    | 
|    i_0_15/p_0[54]                              Rise  0.4250 0.0000                                                                           | 
|    i_0_0_329/A2                  AND2_X1       Rise  0.4250 0.0000 0.0080          0.97463                                                   | 
|    i_0_0_329/ZN                  AND2_X1       Rise  0.4550 0.0300 0.0080 0.269758 1.06234  1.3321            1       100                    | 
|    accumulator_reg[54]/D         DFF_X1        Rise  0.4550 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[54]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 1.0000 4.51354  1.40591  5.91945           1       100      c    K        | 
|    CTS_L1_c_tid1_350/A          CLKBUF_X2     Rise  0.0000 0.0000 1.0000          1.40591                                     F             | 
|    CTS_L1_c_tid1_350/Z          CLKBUF_X2     Rise  0.1770 0.1770 0.0520 3.37622  22.1695  25.5457           4       100      F    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.1770 0.0000 0.0520          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.2090 0.0320 0.0070 3.88781  1.42116  5.30898           1       100      FA   K        | 
|    CTS_L3_c_tid1_131/A          CLKBUF_X3     Rise  0.2100 0.0010 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_131/Z          CLKBUF_X3     Rise  0.3200 0.1100 0.1100 65.3051  60.7778  126.083           64      100      F    K        | 
|    accumulator_reg[54]/CK       DFF_X1        Rise  0.3570 0.0370 0.1120          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.3570 0.3570 | 
| library hold check                        |  0.0210 0.3780 | 
| data required time                        |  0.3780        | 
|                                           |                | 
| data arrival time                         |  0.4550        | 
| data required time                        | -0.3780        | 
| pessimism                                 |  0.0030        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1812M, PVMEM - 2637M)
