Line 119: [SYSTEMTIME][CL DELAY] [%d] rtg_check(%d) offset(%d)
Line 124: [SYSTEMTIME][CL DELAY] Rtg value set error!! dl_ul_timing(0x%x), ul/dl timing(%d, %d)
Line 187: [SYSTEMTIME][CL DELAY] set_bw(%d) scs_idx(%d) CLK_ON(0x%X) PATH_EN_4G(0x%X) PATH_EN_NR(0x%X) NR_CC_SYS_INFO(0x%X)
Line 221: [SYSTEMTIME][CL DELAY] RFD_PATH_ENABLE_4G(%x) RFD_PATH_ENABLE_5G(%x) RTG_LOAD_CFG(0x%X) RFD_RTG_LOAD_CFG_NR(0x%X)
Line 227: [SYSTEMTIME][CL DELAY] NR_RTG_LOAD(%X) RFD_RTG_LOAD_NR(%X) TX0_TA_ABS_REL(0x%X) NR0_TA_ABS_REL(0x%X)
Line 230: [SYSTEMTIME][CL DELAY] RTG_LOAD_CFG(%X)
Line 264: [SYSTEMTIME][CL DELAY] NR RTG LOAD(0x%X) RFD NR RTG LOAD(0x%X)
Line 272: [SYSTEMTIME][CL DELAY] NR_RTG_LATCH_ENABLE_CPURTG LOAD(0x%X) RFD NR RFD_RTG_LATCH_ENABLE_CPU_NRLOAD(0x%X)
Line 293: [SYSTEMTIME][CL DELAY] RTG DIFF(0x%X)
Line 304: [SYSTEMTIME][CL DELAY] NR RTG LOAD(0x%X) RFD NR RTG LOAD(0x%X) RFD RTG0 SFN LOAD VALUE(0x%X)
Line 328: [SYSTEMTIME][CL DELAY] NR_RTG_SNAP_CFG(0x%x), RTG_LATCH_CMD(0x%x), NR_RTG_LOAD(0x%x), NR_RTG_LOAD_CFG(0x%x), NR_RTG0_TIME_SNAP(0x%x), NR_RTG0_GENERAL_SNAP(0x%x)
Line 338: [SYSTEMTIME][CL DELAY] NR_RTG_SNAP_CFG(0x%x), RTG_LATCH_CMD(0x%x), NR_RTG_LOAD(0x%x), NR_RTG_LOAD_CFG(0x%x), NR_RTG0_LATCHED_COUNTER(0x%x), NR_RTG0_LATCHED_GENERAL_COUNTER(0x%x)
Line 361: [SYSTEMTIME][CL DELAY] Get DlUl Rtg(NR) : dl_rtg (%d) ul_rtg (%d) tx_index(%d)
Line 364: [SYSTEMTIME][CL DELAY] Get DlUl RFD Rtg(NR) : dl_rtg (%d) ul_rtg (%d) tx_index(%d) rtg_offset(%d), cur_rtg(%d)
Line 479: [SYSTEMTIMENR] Dump :: [%s] Addr[0x%08x], Data[0x%08x])
Line 490: [SYSTEMTIMEURTG] Dump :: [%s] Addr[0x%08x], Data[0x%08x])
