Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 23 10:58:28 2019
| Host         : DESKTOP-PC9UCAU running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 34         |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -73.696 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -73.871 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -73.988 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -74.052 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -74.176 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -74.196 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -74.272 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -74.280 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -74.293 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -74.313 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -74.389 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -74.397 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -74.409 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -74.429 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -74.505 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -74.513 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -74.526 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -74.546 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -74.622 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -74.630 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -74.643 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -74.663 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -74.739 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -74.747 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -74.926 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -74.946 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -75.022 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -75.030 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -75.043 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -75.063 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -75.139 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -75.147 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -90.603 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -91.284 ns between design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg_lopt_replica/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on outNPwm_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on outPwm_0 relative to clock(s) clk_fpga_0
Related violations: <none>


