<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4594" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4594{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4594{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4594{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4594{left:81px;bottom:959px;letter-spacing:-0.17px;}
#t5_4594{left:142px;bottom:959px;letter-spacing:-0.17px;}
#t6_4594{left:189px;bottom:959px;letter-spacing:-0.14px;}
#t7_4594{left:419px;bottom:959px;letter-spacing:-0.16px;}
#t8_4594{left:512px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_4594{left:81px;bottom:935px;letter-spacing:-0.17px;}
#ta_4594{left:142px;bottom:935px;letter-spacing:-0.17px;}
#tb_4594{left:189px;bottom:935px;letter-spacing:-0.14px;}
#tc_4594{left:418px;bottom:935px;letter-spacing:-0.15px;}
#td_4594{left:512px;bottom:935px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_4594{left:81px;bottom:910px;letter-spacing:-0.13px;}
#tf_4594{left:142px;bottom:910px;letter-spacing:-0.17px;}
#tg_4594{left:189px;bottom:910px;letter-spacing:-0.14px;}
#th_4594{left:419px;bottom:910px;letter-spacing:-0.15px;}
#ti_4594{left:512px;bottom:910px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4594{left:189px;bottom:886px;}
#tk_4594{left:512px;bottom:886px;letter-spacing:-0.15px;}
#tl_4594{left:512px;bottom:865px;letter-spacing:-0.11px;}
#tm_4594{left:512px;bottom:848px;letter-spacing:-0.11px;}
#tn_4594{left:512px;bottom:831px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#to_4594{left:512px;bottom:814px;letter-spacing:-0.11px;}
#tp_4594{left:512px;bottom:797px;letter-spacing:-0.11px;}
#tq_4594{left:189px;bottom:773px;}
#tr_4594{left:512px;bottom:773px;letter-spacing:-0.12px;}
#ts_4594{left:512px;bottom:752px;letter-spacing:-0.11px;}
#tt_4594{left:512px;bottom:735px;letter-spacing:-0.11px;}
#tu_4594{left:512px;bottom:718px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tv_4594{left:512px;bottom:701px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_4594{left:189px;bottom:677px;}
#tx_4594{left:512px;bottom:677px;letter-spacing:-0.14px;}
#ty_4594{left:512px;bottom:655px;letter-spacing:-0.11px;}
#tz_4594{left:512px;bottom:639px;letter-spacing:-0.11px;}
#t10_4594{left:512px;bottom:622px;letter-spacing:-0.1px;word-spacing:-0.28px;}
#t11_4594{left:512px;bottom:605px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t12_4594{left:512px;bottom:588px;letter-spacing:-0.12px;}
#t13_4594{left:189px;bottom:564px;letter-spacing:-0.14px;}
#t14_4594{left:512px;bottom:564px;letter-spacing:-0.14px;}
#t15_4594{left:81px;bottom:539px;letter-spacing:-0.17px;}
#t16_4594{left:142px;bottom:539px;letter-spacing:-0.17px;}
#t17_4594{left:189px;bottom:539px;letter-spacing:-0.14px;}
#t18_4594{left:418px;bottom:539px;letter-spacing:-0.16px;}
#t19_4594{left:512px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_4594{left:81px;bottom:515px;letter-spacing:-0.17px;}
#t1b_4594{left:142px;bottom:515px;letter-spacing:-0.17px;}
#t1c_4594{left:189px;bottom:515px;letter-spacing:-0.14px;}
#t1d_4594{left:418px;bottom:515px;letter-spacing:-0.16px;}
#t1e_4594{left:512px;bottom:515px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1f_4594{left:81px;bottom:490px;letter-spacing:-0.17px;}
#t1g_4594{left:142px;bottom:490px;letter-spacing:-0.17px;}
#t1h_4594{left:189px;bottom:490px;letter-spacing:-0.14px;}
#t1i_4594{left:419px;bottom:490px;letter-spacing:-0.14px;}
#t1j_4594{left:512px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_4594{left:81px;bottom:466px;letter-spacing:-0.16px;}
#t1l_4594{left:142px;bottom:466px;letter-spacing:-0.17px;}
#t1m_4594{left:189px;bottom:466px;letter-spacing:-0.15px;}
#t1n_4594{left:419px;bottom:466px;letter-spacing:-0.15px;}
#t1o_4594{left:512px;bottom:466px;letter-spacing:-0.11px;}
#t1p_4594{left:512px;bottom:449px;letter-spacing:-0.11px;}
#t1q_4594{left:512px;bottom:432px;letter-spacing:-0.11px;}
#t1r_4594{left:189px;bottom:408px;letter-spacing:-0.15px;}
#t1s_4594{left:512px;bottom:408px;letter-spacing:-0.12px;}
#t1t_4594{left:189px;bottom:383px;letter-spacing:-0.12px;}
#t1u_4594{left:512px;bottom:383px;letter-spacing:-0.14px;}
#t1v_4594{left:189px;bottom:359px;letter-spacing:-0.12px;}
#t1w_4594{left:512px;bottom:359px;letter-spacing:-0.12px;}
#t1x_4594{left:512px;bottom:338px;letter-spacing:-0.11px;}
#t1y_4594{left:189px;bottom:313px;letter-spacing:-0.12px;}
#t1z_4594{left:512px;bottom:313px;letter-spacing:-0.14px;}
#t20_4594{left:189px;bottom:289px;letter-spacing:-0.14px;}
#t21_4594{left:512px;bottom:289px;letter-spacing:-0.12px;}
#t22_4594{left:512px;bottom:267px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t23_4594{left:189px;bottom:243px;letter-spacing:-0.14px;}
#t24_4594{left:512px;bottom:243px;letter-spacing:-0.13px;}
#t25_4594{left:189px;bottom:218px;letter-spacing:-0.16px;}
#t26_4594{left:512px;bottom:218px;letter-spacing:-0.12px;}
#t27_4594{left:512px;bottom:197px;letter-spacing:-0.11px;}
#t28_4594{left:512px;bottom:180px;letter-spacing:-0.11px;}
#t29_4594{left:512px;bottom:163px;letter-spacing:-0.12px;}
#t2a_4594{left:189px;bottom:139px;letter-spacing:-0.12px;}
#t2b_4594{left:512px;bottom:139px;letter-spacing:-0.14px;}
#t2c_4594{left:81px;bottom:114px;letter-spacing:-0.17px;}
#t2d_4594{left:142px;bottom:114px;letter-spacing:-0.17px;}
#t2e_4594{left:189px;bottom:114px;letter-spacing:-0.13px;}
#t2f_4594{left:418px;bottom:114px;letter-spacing:-0.16px;}
#t2g_4594{left:512px;bottom:114px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2h_4594{left:190px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2i_4594{left:266px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2j_4594{left:100px;bottom:1025px;letter-spacing:-0.12px;}
#t2k_4594{left:101px;bottom:1008px;letter-spacing:-0.14px;}
#t2l_4594{left:217px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2m_4594{left:435px;bottom:1025px;letter-spacing:-0.15px;}
#t2n_4594{left:437px;bottom:1008px;letter-spacing:-0.13px;}
#t2o_4594{left:633px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2p_4594{left:87px;bottom:984px;letter-spacing:-0.18px;}
#t2q_4594{left:143px;bottom:984px;letter-spacing:-0.14px;}

.s1_4594{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4594{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4594{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4594{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4594{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4594" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4594Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4594" style="-webkit-user-select: none;"><object width="935" height="1210" data="4594/4594.svg" type="image/svg+xml" id="pdf4594" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4594" class="t s1_4594">2-72 </span><span id="t2_4594" class="t s1_4594">Vol. 4 </span>
<span id="t3_4594" class="t s2_4594">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4594" class="t s3_4594">176H </span><span id="t5_4594" class="t s3_4594">374 </span><span id="t6_4594" class="t s3_4594">IA32_SYSENTER_EIP </span><span id="t7_4594" class="t s3_4594">Unique </span><span id="t8_4594" class="t s3_4594">See Table 2-2. </span>
<span id="t9_4594" class="t s3_4594">179H </span><span id="ta_4594" class="t s3_4594">377 </span><span id="tb_4594" class="t s3_4594">IA32_MCG_CAP </span><span id="tc_4594" class="t s3_4594">Unique </span><span id="td_4594" class="t s3_4594">See Table 2-2. </span>
<span id="te_4594" class="t s3_4594">17AH </span><span id="tf_4594" class="t s3_4594">378 </span><span id="tg_4594" class="t s3_4594">IA32_MCG_STATUS </span><span id="th_4594" class="t s3_4594">Unique </span><span id="ti_4594" class="t s3_4594">Global Machine Check Status </span>
<span id="tj_4594" class="t s3_4594">0 </span><span id="tk_4594" class="t s3_4594">RIPV </span>
<span id="tl_4594" class="t s3_4594">When set, bit indicates that the instruction addressed by </span>
<span id="tm_4594" class="t s3_4594">the instruction pointer pushed on the stack (when the </span>
<span id="tn_4594" class="t s3_4594">machine check was generated) can be used to restart the </span>
<span id="to_4594" class="t s3_4594">program. If cleared, the program cannot be reliably </span>
<span id="tp_4594" class="t s3_4594">restarted. </span>
<span id="tq_4594" class="t s3_4594">1 </span><span id="tr_4594" class="t s3_4594">EIPV </span>
<span id="ts_4594" class="t s3_4594">When set, bit indicates that the instruction addressed by </span>
<span id="tt_4594" class="t s3_4594">the instruction pointer pushed on the stack (when the </span>
<span id="tu_4594" class="t s3_4594">machine check was generated) is directly associated with </span>
<span id="tv_4594" class="t s3_4594">the error. </span>
<span id="tw_4594" class="t s3_4594">2 </span><span id="tx_4594" class="t s3_4594">MCIP </span>
<span id="ty_4594" class="t s3_4594">When set, bit indicates that a machine check has been </span>
<span id="tz_4594" class="t s3_4594">generated. If a second machine check is detected while </span>
<span id="t10_4594" class="t s3_4594">this bit is still set, the processor enters a shutdown state. </span>
<span id="t11_4594" class="t s3_4594">Software should write this bit to 0 after processing a </span>
<span id="t12_4594" class="t s3_4594">machine check exception. </span>
<span id="t13_4594" class="t s3_4594">63:3 </span><span id="t14_4594" class="t s3_4594">Reserved </span>
<span id="t15_4594" class="t s3_4594">186H </span><span id="t16_4594" class="t s3_4594">390 </span><span id="t17_4594" class="t s3_4594">IA32_PERFEVTSEL0 </span><span id="t18_4594" class="t s3_4594">Unique </span><span id="t19_4594" class="t s3_4594">See Table 2-2. </span>
<span id="t1a_4594" class="t s3_4594">187H </span><span id="t1b_4594" class="t s3_4594">391 </span><span id="t1c_4594" class="t s3_4594">IA32_PERFEVTSEL1 </span><span id="t1d_4594" class="t s3_4594">Unique </span><span id="t1e_4594" class="t s3_4594">See Table 2-2. </span>
<span id="t1f_4594" class="t s3_4594">198H </span><span id="t1g_4594" class="t s3_4594">408 </span><span id="t1h_4594" class="t s3_4594">IA32_PERF_STATUS </span><span id="t1i_4594" class="t s3_4594">Shared </span><span id="t1j_4594" class="t s3_4594">See Table 2-2. </span>
<span id="t1k_4594" class="t s3_4594">198H </span><span id="t1l_4594" class="t s3_4594">408 </span><span id="t1m_4594" class="t s3_4594">MSR_PERF_STATUS </span><span id="t1n_4594" class="t s3_4594">Shared </span><span id="t1o_4594" class="t s3_4594">Current performance status. See Section 15.1.1, </span>
<span id="t1p_4594" class="t s3_4594">“Software Interface For Initiating Performance State </span>
<span id="t1q_4594" class="t s3_4594">Transitions.” </span>
<span id="t1r_4594" class="t s3_4594">15:0 </span><span id="t1s_4594" class="t s3_4594">Current Performance State Value </span>
<span id="t1t_4594" class="t s3_4594">30:16 </span><span id="t1u_4594" class="t s3_4594">Reserved </span>
<span id="t1v_4594" class="t s3_4594">31 </span><span id="t1w_4594" class="t s3_4594">XE Operation (R/O). </span>
<span id="t1x_4594" class="t s3_4594">If set, XE operation is enabled. Default is cleared. </span>
<span id="t1y_4594" class="t s3_4594">39:32 </span><span id="t1z_4594" class="t s3_4594">Reserved </span>
<span id="t20_4594" class="t s3_4594">44:40 </span><span id="t21_4594" class="t s3_4594">Maximum Bus Ratio (R/O) </span>
<span id="t22_4594" class="t s3_4594">Indicates maximum bus ratio configured for the processor. </span>
<span id="t23_4594" class="t s3_4594">45 </span><span id="t24_4594" class="t s3_4594">Reserved </span>
<span id="t25_4594" class="t s3_4594">46 </span><span id="t26_4594" class="t s3_4594">Non-Integer Bus Ratio (R/O) </span>
<span id="t27_4594" class="t s3_4594">Indicates non-integer bus ratio is enabled. Applies </span>
<span id="t28_4594" class="t s3_4594">processors based on Enhanced Intel Core </span>
<span id="t29_4594" class="t s3_4594">microarchitecture. </span>
<span id="t2a_4594" class="t s3_4594">63:47 </span><span id="t2b_4594" class="t s3_4594">Reserved </span>
<span id="t2c_4594" class="t s3_4594">199H </span><span id="t2d_4594" class="t s3_4594">409 </span><span id="t2e_4594" class="t s3_4594">IA32_PERF_CTL </span><span id="t2f_4594" class="t s3_4594">Unique </span><span id="t2g_4594" class="t s3_4594">See Table 2-2. </span>
<span id="t2h_4594" class="t s4_4594">Table 2-3. </span><span id="t2i_4594" class="t s4_4594">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t2j_4594" class="t s5_4594">Register </span>
<span id="t2k_4594" class="t s5_4594">Address </span><span id="t2l_4594" class="t s5_4594">Register Name / Bit Fields </span>
<span id="t2m_4594" class="t s5_4594">Shared/ </span>
<span id="t2n_4594" class="t s5_4594">Unique </span><span id="t2o_4594" class="t s5_4594">Bit Description </span>
<span id="t2p_4594" class="t s5_4594">Hex </span><span id="t2q_4594" class="t s5_4594">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
