-- VHDL data flow description generated from `sum1b_boom`
--		date : Fri Oct  9 20:12:50 2020


-- Entity Declaration

ENTITY sum1b_boom IS
  PORT (
  a : in BIT;	-- a
  b : in BIT;	-- b
  ci : in BIT;	-- ci
  so : out BIT;	-- so
  co : out BIT;	-- co
  vdd : in BIT;	-- vdd
  vss : in BIT	-- vss
  );
END sum1b_boom;


-- Architecture Declaration

ARCHITECTURE behaviour_data_flow OF sum1b_boom IS

BEGIN

co <= ((a AND (b OR ci)) OR (b AND ci));

so <= (a XOR ci XOR b);
END;
