# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../panel_project_remake3_memory.srcs/sources_1/new/alu16.v" \
"../../../../panel_project_remake3_memory.srcs/sources_1/new/clk_divider.v" \
"../../../../panel_project_remake3_memory.srcs/sources_1/new/seven_segment.v" \
"../../../../panel_project_remake3_memory.srcs/sources_1/new/tester.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
