                         Lattice Mapping Report File
Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  7_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 2022.1.0.52.3
Mapped on: Wed Feb 22 21:23:04 2023

Design Information
------------------

Command line:   map -i OpenHT_impl_1_syn.udb -pdc
     C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o
     OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of registers:           0 out of 32373 (0%)
      Number of SLICE         registers:    0 out of 32256 (0%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:               2 out of 32256 (<1%)
      Number used as logic LUT4s:                          2
      Number used as distributed RAM:                      0 (6 per 16X4 RAM)
      Number used as ripple logic:                         0 (2 per CCU2)
   Number of PIOs used/reserved:   23 out of    39 (51%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         20
        Number of PIOs used for single ended IO:        10
        Number of PIO pairs used for differential IO:    5
        Number allocated to regular speed PIOs:     2 out of   17 (12%)
        Number allocated to high speed PIOs:       18 out of   22 (82%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      4 out of   100 (4%)
      Number of IDDR functions:                2
                IDDRX1:           2
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 4 (4 differential)
      Number of IOs using IDDR only:           2 (2 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 0 out of 56 (0%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      0 (1 18x18 = 1 18x18)
         Number of 18x36:      0 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 28 (0%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             0 out of 112 (0%)

                                    Page 1





Design Summary (cont)
---------------------
      Number of MULT9:               0 out of 112 (0%)
      Number of MULT18:              0 out of 56 (0%)
      Number of MULT18X36:           0 out of 28 (0%)
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               0 out of 28 (0%)
      Number of REG18:               0 out of 112 (0%)
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                1 out of 3 (33%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Clocks:  3
      Net clk_rx_i_c: 2 loads, 2 rising, 0 falling (Driver: Port clk_rx_i)
      Net clk_64: 2 loads, 2 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net clk_i_c: 1 loads, 1 rising, 0 falling (Driver: Port clk_i)
   Number of Clock Enables:  0
   Number of LSRs:  1
      Net VCC_net: 2 loads, 0 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 13 loads
      Net clk_tx_o_c: 1 loads
      Net data_rx09_i_c: 1 loads
      Net data_rx09_r[0]: 1 loads
      Net data_rx24_i_c: 1 loads
      Net data_rx24_r[1]: 1 loads
      Net data_tx_o_c: 1 loads
      Net io4_c: 1 loads
      Net io7_c_c: 1 loads
      Net pll0.lscc_pll_inst.fbclk_w: 1 loads




   Number of warnings:  8
   Number of errors:    0


                                    Page 2





Design Errors/Warnings
----------------------

WARNING - map: Top module port 'nrst' does not connect to anything.
WARNING - map: Top module port 'spi_ncs' does not connect to anything.
WARNING - map: Top module port 'spi_mosi' does not connect to anything.
WARNING - map: Top module port 'spi_sck' does not connect to anything.
WARNING - map: Top module port 'nrst' does not connect to anything.
WARNING - map: Top module port 'spi_ncs' does not connect to anything.
WARNING - map: Top module port 'spi_mosi' does not connect to anything.
WARNING - map: Top module port 'spi_sck' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| io7                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_miso            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io6                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io5                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_tx_o           | OUTPUT    | LVDS      |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_tx_o            | OUTPUT    | LVDS      |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io3                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io2                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io1                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io0                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io4                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_rx24_i         | INPUT     | LVDS      |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_rx09_i         | INPUT     | LVDS      |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_rx_i            | INPUT     | LVDS      |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_i               | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block i2 was optimized away.





                                    Page 3





PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll0/lscc_pll_inst/gen_no_refclk
       _mon.u_PLL.PLL_inst
  Input Reference Clock:               PIN      clk_i_c
  Output Clock(P):                     NODE     clk_64
  Output Clock(S):                              NONE
  Output Clock(S2):                             NONE
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll0.lscc_pll_inst.fbclk_w
  Reset Signal:                        NODE     GND_net
  Standby Signal:                      NODE     GND_net
  PLL LOCK signal:                              NONE
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    24
  B Divider:                                    7
  C Divider:                                    7
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         24
  B Post Divider Shift:                         7
  C Post Divider Shift:                         7
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000

ASIC Components
---------------

Instance Name: pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE

Constraint Summary
------------------

   Total number of constraints: 27
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 2 secs

                                    Page 4





Run Time and Memory Usage (cont)
--------------------------------
   Total REAL Time: 3 secs
   Peak Memory Usage: 311 MB
























































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
