# ğŸ“Œ ê°€ì‚°ê¸° ì„¤ê³„
---
## ğŸš€ ì£¼ìš” ê¸°ëŠ¥
  - adder.v: 1bit ë§ì…ˆ ì—°ì‚°ì„ ìœ„í•œ gate ë¡œì§
  - adder_tb.v: ì…ë ¥ txt íŒŒì¼ì„ ì½ì–´ì™€ì„œ ì…ë ¥(a, b, cin), ì¶œë ¥(cout, sum)ê°’ í…ŒìŠ¤íŠ¸
---

### âœ… 0. Full-Adder
![image](https://github.com/user-attachments/assets/7d655f46-7c9b-4b12-8a2e-0887b21b427e)
- 1 bit Full Adder
  
+ ì…ë ¥ì„ a, b, cin, ì¶œë ¥ì„ cout, sumë¡œ ë‘ëŠ” ë¡œì§
+ xor gate 2ê°œ, and gate 2ê°œ, or gate 1ê°œë¡œ ì´ë£¨ì–´ì§

  ![image](https://github.com/user-attachments/assets/b08636ae-9234-4328-8e3d-5c0ceb111eef)
- n bit full Adder

+ 1 bit Adderê°€ nê°œ ì´ì–´ì§„ êµ¬ì¡°
+ ì§ì „ Adderì˜ coutì´ ë‹¤ìŒ Adderì—ì„œ Cin ì…ë ¥ìœ¼ë¡œ ë“¤ì–´ê°
+ ìµœì¢…ì ìœ¼ë¡œ, n bit a,b,sumê³¼ 1bit coutì„ í™•ì¸ ê°€ëŠ¥ 
  
### âœ… 1. adder ë¡œì§ ì„¤ê³„ (adder.v)
ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**

  - xor, and, orë¡œ input, output, wire ì—°ê²°
    1. input(a,b,cin), output(sum,cout), wire(s1,c1,c2) ì„ ì–¸
    2. ê° ì—°ê²° ë° ì—°ì‚°ë¶€ë¥¼ xor, and, orë¡œ ê²°í•©

### âœ… 2. adder_n ë¡œì§ ì„¤ê³„ (adder_n.v)
ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**

  - python(generate_vfile.py)ì—ì„œ bit widthë¥¼ ì…ë ¥ ë°›ê³ , n bit ê°€ì‚°ê¸° ëª¨ë“ˆ adder_n.v ìë™ ìƒì„±
    1. adder.v nê°œë¥¼ ì—°ê²°
    

    
### âœ… 3. testbench ì‹¤í–‰ (adder_tb.v)
ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**
  - python(generate_tb.py)ì—ì„œ bit widthë¥¼ ì…ë ¥ë°›ê³ , adder_tb.v ìë™ ìƒì„±
    
  - file = $fopen("input_txt", "r")ë¡œ ì…ë ¥ txt íŒŒì¼ read í›„, ë³€ìˆ˜ì— í• ë‹¹
    1. if (fd_in == 0) ì´ë©´ Error ë©”ì„¸ì§€ ì¶œë ¥ í›„ ì¢…ë£Œ
    2. fileì´ ì¡´ì¬í•œë‹¤ë©´ ë‹¤ìŒ ë¡œì§
   
  - $fscanf(file, "%d %d %d\n", a, b, cin)ë¡œ íŒŒì¼ í•œ ì¤„ì”© ì½ê³  í…ŒìŠ¤íŠ¸ ì‹¤í–‰
    1. ê° ì—°ì‚°ë‹¹ 1ns ì‹¤í–‰
    2. í…ŒìŠ¤íŠ¸ í›„, $displayë¡œ ê°’ ì¶œë ¥

  - $fwrite(fd_out, "%b %b %b -> sum: %b, cout: %b\n", a, b, cin, sum, cout)ë¡œ fd_outì— write
    1. verilog_output.txt ìƒì„±
    
  - $fclose(file)ë¡œ íŒŒì¼ ë‹«ê¸°


