// Seed: 1701199162
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  id_3(
      .id_0(1'b0)
  );
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    output tri   id_2,
    input  uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_3.type_8 = 0;
endmodule
module module_3 (
    input uwire id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5
);
  wire id_7;
  assign id_7 = 1'b0;
  final $display(1, ~1);
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
