From e5fb0a121ffa5c78bdbaed89fc4b7beea50319c1 Mon Sep 17 00:00:00 2001
From: WingMan Kwok <w-kwok2@ti.com>
Date: Tue, 12 Nov 2013 16:26:59 -0500
Subject: [PATCH 028/257] pci: keystone: update pcie serdes configuration

PCIE serdes configuration update plus some clean up.

Signed-off-by: WingMan Kwok <w-kwok2@ti.com>
(cherry picked from commit 2566963aa0ab1565d366542993587876a0adf59f)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 drivers/pci/host/k2-platform.c | 232 +++++++++++++++++++++--------------------
 1 file changed, 121 insertions(+), 111 deletions(-)

diff --git a/drivers/pci/host/k2-platform.c b/drivers/pci/host/k2-platform.c
index 028b600..57a1681 100644
--- a/drivers/pci/host/k2-platform.c
+++ b/drivers/pci/host/k2-platform.c
@@ -30,123 +30,134 @@
 #define PCIE_RC_MODE		(BIT(2))
 #define PCIE_MODE_MASK		(BIT(1) | BIT(2))
 
-static inline void reg_rmw(void __iomem *addr, u32 mask, u32 val)
-{
-	u32 read_data, data;
-	read_data = __raw_readl(addr);
-	data = (val & ~mask) | (read_data & mask);
-	__raw_writel(data, addr);
-}
+/* mask bits point to bits being modified */
+#define reg_rmw(addr, value, mask) \
+	__raw_writel(((__raw_readl(addr) & (~(mask))) | \
+			(value & (mask))), (addr))
 
 struct serdes_config {
 	u32 reg;
-	u32 mask;
 	u32 val;
+	u32 mask;
 };
 
-static struct serdes_config k2_pcie_serdes_cfg[] = {
-	{ 0x000, 0xffff00ff, 0x00000800 },
-	{ 0x060, 0xff000000, 0x00041c5c },
-	{ 0x064, 0x000000ff, 0x0343c700 },
-	{ 0x06c, 0xffffff00, 0x00000012 },
-	{ 0x068, 0xff00ffff, 0x00070000 },
-	{ 0x078, 0xffff00ff, 0x0000c000 },
-	{ 0x200, 0xffffff00, 0x00000000 },
-	{ 0x204, 0x00ffff00, 0x5e000080 },
-	{ 0x208, 0xffffff00, 0x00000006 },
-	{ 0x210, 0xffffff00, 0x00000023 },
-	{ 0x214, 0x00ff0000, 0x2e003060 },
-	{ 0x218, 0x00ffffff, 0x76000000 },
-	{ 0x22c, 0xff00ff00, 0x00100002 },
-	{ 0x2a0, 0x0000ffff, 0xffee0000 },
-	{ 0x2a4, 0xffffff00, 0x0000000f },
-	{ 0x204, 0x00ffffff, 0x5e000000 },
-	{ 0x208, 0xffffff00, 0x00000006 },
-	{ 0x278, 0xffff00ff, 0x00002000 },
-	{ 0x280, 0xff00ff00, 0x00280028 },
-	{ 0x284, 0x00000000, 0x2d0f0385 },
-	{ 0x250, 0x00ffffff, 0xd0000000 },
-	{ 0x284, 0xffffff00, 0x00000085 },
-	{ 0x294, 0x00ffffff, 0x20000000 },
-
-	{ 0x400, 0xffffff00, 0x00000000 },
-	{ 0x404, 0x00ffff00, 0x5e000080 },
-	{ 0x408, 0xffffff00, 0x00000006 },
-	{ 0x410, 0xffffff00, 0x00000023 },
-	{ 0x414, 0x00ff0000, 0x2e003060 },
-	{ 0x418, 0x00ffffff, 0x76000000 },
-	{ 0x42c, 0xff00ff00, 0x00100002 },
-	{ 0x4a0, 0x0000ffff, 0xffee0000 },
-	{ 0x4a4, 0xffffff00, 0x0000000f },
-	{ 0x404, 0x00ffffff, 0x5e000000 },
-	{ 0x408, 0xffffff00, 0x00000006 },
-	{ 0x478, 0xffff00ff, 0x00002000 },
-	{ 0x480, 0xff00ff00, 0x00280028 },
-	{ 0x484, 0x00000000, 0x2d0f0385 },
-	{ 0x450, 0x00ffffff, 0xd0000000 },
-	{ 0x494, 0x00ffffff, 0x20000000 },
-
-	{ 0x604, 0xffffff00, 0x00000080 },
-	{ 0x600, 0xffffff00, 0x00000000 },
-	{ 0x604, 0x00ffffff, 0x5e000000 },
-	{ 0x608, 0xffffff00, 0x00000006 },
-	{ 0x610, 0xffffff00, 0x00000023 },
-	{ 0x614, 0x00ff0000, 0x2e003060 },
-	{ 0x618, 0x00ffffff, 0x76000000 },
-	{ 0x62c, 0xff00ff00, 0x00100002 },
-	{ 0x6a0, 0x0000ffff, 0xffee0000 },
-	{ 0x6a4, 0xffffff00, 0x0000000f },
-	{ 0x604, 0x00ffffff, 0x5e000000 },
-	{ 0x608, 0xffffff00, 0x00000006 },
-	{ 0x678, 0xffff00ff, 0x00002000 },
-	{ 0x680, 0xff00ff00, 0x00280028 },
-	{ 0x684, 0x00000000, 0x2d0f0385 },
-	{ 0x650, 0x00ffffff, 0xd0000000 },
-	{ 0x694, 0x00ffffff, 0x20000000 },
-
-	{ 0x800, 0xffffff00, 0x00000000 },
-	{ 0x804, 0x00ffff00, 0x5e000080 },
-	{ 0x808, 0xffffff00, 0x00000006 },
-	{ 0x810, 0xffffff00, 0x00000023 },
-	{ 0x814, 0x00ff0000, 0x2e003060 },
-	{ 0x818, 0x00ffffff, 0x76000000 },
-	{ 0x82c, 0xff00ff00, 0x00100002 },
-	{ 0x8a0, 0x0000ffff, 0xffee0000 },
-	{ 0x8a4, 0xffffff00, 0x0000000f },
-	{ 0x804, 0x00ffffff, 0x5e000000 },
-	{ 0x808, 0xffffff00, 0x00000006 },
-	{ 0x878, 0xffff00ff, 0x00002000 },
-	{ 0x880, 0xff00ff00, 0x00280028 },
-	{ 0x884, 0x00000000, 0x2d0f0385 },
-	{ 0x850, 0x00ffffff, 0xd0000000 },
-	{ 0x894, 0x00ffffff, 0x20000000 },
-
-	{ 0xa00, 0xffff00ff, 0x00000100 },
-	{ 0xa08, 0xff000000, 0x00e12c08 },
-	{ 0xa0c, 0xffffff00, 0x00000081 },
-	{ 0xa18, 0xff00ffff, 0x00e80000 },
-	{ 0xa30, 0x00ffff00, 0x002f2f00 },
-	{ 0xa48, 0xff0000ff, 0x00e3ce00 },
-	{ 0xa4c, 0x0000ffff, 0xac820000 },
-	{ 0xa54, 0x00ffffff, 0xc0000000 },
-	{ 0xa58, 0xffff0000, 0x00001441 },
-	{ 0xa84, 0xffff0000, 0x00000301 },
-
-	{ 0xa8c, 0x0000ffff, 0x81030000 },
-	{ 0xa90, 0xffff0000, 0x00006001 },
-	{ 0xa94, 0x00ffffff, 0x01000000 },
-	{ 0xaa0, 0x00ffffff, 0x81000000 },
-	{ 0xabc, 0x00ffffff, 0xff000000 },
-	{ 0xac0, 0xffffff00, 0x0000008b },
-
-	{ 0x000, 0xffffff00, 0x00000003 },
-	{ 0xa00, 0xffffff00, 0x0000009f },
+static struct serdes_config k2_100mhz_pcie_5gbps_serdes[] = {
+	{0x0000, 0x00000800, 0x0000ff00},
+	{0x0060, 0x00041c5c, 0x00ffffff},
+	{0x0064, 0x0343c700, 0xffffff00},
+	{0x006c, 0x00000012, 0x000000ff},
+	{0x0068, 0x00070000, 0x00ff0000},
+	{0x0078, 0x0000c000, 0x0000ff00},
+
+	{0x0200, 0x00000000, 0x000000ff},
+	{0x0204, 0x5e000080, 0xff0000ff},
+	{0x0208, 0x00000006, 0x000000ff},
+	{0x0210, 0x00000023, 0x000000ff},
+	{0x0214, 0x2e003060, 0xff00ffff},
+	{0x0218, 0x76000000, 0xff000000},
+	{0x022c, 0x00200002, 0x00ff00ff},
+	{0x02a0, 0xffee0000, 0xffff0000},
+	{0x02a4, 0x0000000f, 0x000000ff},
+	{0x0204, 0x5e000000, 0xff000000},
+	{0x0208, 0x00000006, 0x000000ff},
+	{0x0278, 0x00002000, 0x0000ff00},
+	{0x0280, 0x00280028, 0x00ff00ff},
+	{0x0284, 0x2d0f0385, 0xffffffff},
+	{0x0250, 0xd0000000, 0xff000000},
+	{0x0284, 0x00000085, 0x000000ff},
+	{0x0294, 0x20000000, 0xff000000},
+
+	{0x0400, 0x00000000, 0x000000ff},
+	{0x0404, 0x5e000080, 0xff0000ff},
+	{0x0408, 0x00000006, 0x000000ff},
+	{0x0410, 0x00000023, 0x000000ff},
+	{0x0414, 0x2e003060, 0xff00ffff},
+	{0x0418, 0x76000000, 0xff000000},
+	{0x042c, 0x00200002, 0x00ff00ff},
+	{0x04a0, 0xffee0000, 0xffff0000},
+	{0x04a4, 0x0000000f, 0x000000ff},
+	{0x0404, 0x5e000000, 0xff000000},
+	{0x0408, 0x00000006, 0x000000ff},
+	{0x0478, 0x00002000, 0x0000ff00},
+	{0x0480, 0x00280028, 0x00ff00ff},
+	{0x0484, 0x2d0f0385, 0xffffffff},
+	{0x0450, 0xd0000000, 0xff000000},
+	{0x0494, 0x20000000, 0xff000000},
+
+	{0x0604, 0x00000080, 0x000000ff},
+	{0x0600, 0x00000000, 0x000000ff},
+	{0x0604, 0x5e000000, 0xff000000},
+	{0x0608, 0x00000006, 0x000000ff},
+	{0x0610, 0x00000023, 0x000000ff},
+	{0x0614, 0x2e003060, 0xff00ffff},
+	{0x0618, 0x76000000, 0xff000000},
+	{0x062c, 0x00200002, 0x00ff00ff},
+	{0x06a0, 0xffee0000, 0xffff0000},
+	{0x06a4, 0x0000000f, 0x000000ff},
+	{0x0604, 0x5e000000, 0xff000000},
+	{0x0608, 0x00000006, 0x000000ff},
+	{0x0678, 0x00002000, 0x0000ff00},
+	{0x0680, 0x00280028, 0x00ff00ff},
+	{0x0684, 0x2d0f0385, 0xffffffff},
+	{0x0650, 0xd0000000, 0xff000000},
+	{0x0694, 0x20000000, 0xff000000},
+
+	{0x0800, 0x00000000, 0x000000ff},
+	{0x0804, 0x5e000080, 0xff0000ff},
+	{0x0808, 0x00000006, 0x000000ff},
+	{0x0810, 0x00000023, 0x000000ff},
+	{0x0814, 0x2e003060, 0xff00ffff},
+	{0x0818, 0x76000000, 0xff000000},
+	{0x082c, 0x00200002, 0x00ff00ff},
+	{0x08a0, 0xffee0000, 0xffff0000},
+	{0x08a4, 0x0000000f, 0x000000ff},
+	{0x0804, 0x5e000000, 0xff000000},
+	{0x0808, 0x00000006, 0x000000ff},
+	{0x0878, 0x00002000, 0x0000ff00},
+	{0x0880, 0x00280028, 0x00ff00ff},
+	{0x0884, 0x2d0f0385, 0xffffffff},
+	{0x0850, 0xd0000000, 0xff000000},
+	{0x0894, 0x20000000, 0xff000000},
+
+	{0x0a00, 0x00000100, 0x0000ff00},
+	{0x0a08, 0x00e12c08, 0x00ffffff},
+	{0x0a0c, 0x00000081, 0x000000ff},
+	{0x0a18, 0x00e80000, 0x00ff0000},
+	{0x0a30, 0x002f2f00, 0x00ffff00},
+	{0x0a4c, 0xac820000, 0xffff0000},
+	{0x0a54, 0xc0000000, 0xff000000},
+	{0x0a58, 0x00001441, 0x0000ffff},
+	{0x0a84, 0x00000301, 0x0000ffff},
+
+	{0x0a8c, 0x81030000, 0xffff0000},
+	{0x0a90, 0x00006001, 0x0000ffff},
+	{0x0a94, 0x01000000, 0xff000000},
+	{0x0aa0, 0x81000000, 0xff000000},
+	{0x0abc, 0xff000000, 0xff000000},
+	{0x0ac0, 0x0000008b, 0x000000ff},
+
+	{0x0000, 0x00000003, 0x000000ff},
+	{0x0a00, 0x0000009f, 0x000000ff},
+
+	{0x0a44, 0x5f733d00, 0xffffff00},
+	{0x0a48, 0x00fdca00, 0x00ffff00},
+	{0x0a5c, 0x00000000, 0xffff0000},
+	{0x0a60, 0x00008000, 0xffffffff},
+	{0x0a64, 0x0c581220, 0xffffffff},
+	{0x0a68, 0xe13b0602, 0xffffffff},
+	{0x0a6c, 0xb8074cc1, 0xffffffff},
+	{0x0a70, 0x3f02e989, 0xffffffff},
+	{0x0a74, 0x00000001, 0x000000ff},
+	{0x0b14, 0x00370000, 0x00ff0000},
+	{0x0b10, 0x37000000, 0xff000000},
+	{0x0b14, 0x0000005d, 0x000000ff},
 };
 
 int k2_pcie_platform_setup(void *pdata, struct device_node *np)
 {
 	struct keystone_pcie_pdata *p_data = pdata;
 	void __iomem *reg_serdes_base, *devcfg;
+	struct serdes_config *p;
 	u32 val;
 	int i;
 
@@ -164,12 +175,11 @@ int k2_pcie_platform_setup(void *pdata, struct device_node *np)
 	}
 
 	if (reg_serdes_base) {
-		for (i = 0; i < ARRAY_SIZE(k2_pcie_serdes_cfg); i++) {
-			reg_rmw((reg_serdes_base + k2_pcie_serdes_cfg[i].reg),
-				k2_pcie_serdes_cfg[i].mask,
-				k2_pcie_serdes_cfg[i].val);
-			reg_dump((reg_serdes_base + k2_pcie_serdes_cfg[i].reg),
-				k2_pcie_serdes_cfg[i].mask);
+		for (i = 0, p = &k2_100mhz_pcie_5gbps_serdes[0];
+			i < ARRAY_SIZE(k2_100mhz_pcie_5gbps_serdes);
+			i++, p++) {
+			reg_rmw((reg_serdes_base + p->reg), p->val, p->mask);
+			reg_dump((reg_serdes_base + p->reg), p->mask);
 		}
 	}
 
-- 
2.7.4

