// Seed: 794166407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = 1;
  id_10(
      .id_0(id_4), .id_1(1), .id_2(1'b0), .id_3(1), .id_4(1'b0), .id_5(id_7), .id_6(1), .id_7(id_8)
  );
  assign id_9 = 1;
  wire id_11;
  wire id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19;
  assign id_15 = id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_12 = (id_11);
  module_0(
      id_11, id_4, id_6, id_12, id_6, id_12, id_5, id_11, id_12
  );
endmodule
