// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aes128_mix_column_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        column_0_read,
        column_1_read,
        column_2_read,
        column_3_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] column_0_read;
input  [7:0] column_1_read;
input  [7:0] column_2_read;
input  [7:0] column_3_read;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;
reg[7:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] i_5_fu_179_p2;
wire    ap_CS_fsm_state2;
reg   [7:0] copy_3_load_reg_394;
wire   [0:0] exitcond_fu_173_p2;
reg   [7:0] copy_3_1_load_reg_401;
reg   [7:0] copy_3_2_load_reg_408;
reg   [7:0] copy_3_3_load_reg_415;
wire    grp_gmul_hw_fu_89_ap_start;
wire    grp_gmul_hw_fu_89_ap_done;
wire    grp_gmul_hw_fu_89_ap_idle;
wire    grp_gmul_hw_fu_89_ap_ready;
wire   [7:0] grp_gmul_hw_fu_89_ap_return;
wire    grp_gmul_hw_fu_96_ap_start;
wire    grp_gmul_hw_fu_96_ap_done;
wire    grp_gmul_hw_fu_96_ap_idle;
wire    grp_gmul_hw_fu_96_ap_ready;
wire   [7:0] grp_gmul_hw_fu_96_ap_return;
wire    grp_gmul_hw_fu_103_ap_start;
wire    grp_gmul_hw_fu_103_ap_done;
wire    grp_gmul_hw_fu_103_ap_idle;
wire    grp_gmul_hw_fu_103_ap_ready;
wire   [7:0] grp_gmul_hw_fu_103_ap_return;
wire    grp_gmul_hw_fu_110_ap_start;
wire    grp_gmul_hw_fu_110_ap_done;
wire    grp_gmul_hw_fu_110_ap_idle;
wire    grp_gmul_hw_fu_110_ap_ready;
wire   [7:0] grp_gmul_hw_fu_110_ap_return;
wire    grp_gmul_hw_fu_117_ap_start;
wire    grp_gmul_hw_fu_117_ap_done;
wire    grp_gmul_hw_fu_117_ap_idle;
wire    grp_gmul_hw_fu_117_ap_ready;
wire   [7:0] grp_gmul_hw_fu_117_ap_return;
wire    grp_gmul_hw_fu_124_ap_start;
wire    grp_gmul_hw_fu_124_ap_done;
wire    grp_gmul_hw_fu_124_ap_idle;
wire    grp_gmul_hw_fu_124_ap_ready;
wire   [7:0] grp_gmul_hw_fu_124_ap_return;
wire    grp_gmul_hw_fu_131_ap_start;
wire    grp_gmul_hw_fu_131_ap_done;
wire    grp_gmul_hw_fu_131_ap_idle;
wire    grp_gmul_hw_fu_131_ap_ready;
wire   [7:0] grp_gmul_hw_fu_131_ap_return;
wire    grp_gmul_hw_fu_138_ap_start;
wire    grp_gmul_hw_fu_138_ap_done;
wire    grp_gmul_hw_fu_138_ap_idle;
wire    grp_gmul_hw_fu_138_ap_ready;
wire   [7:0] grp_gmul_hw_fu_138_ap_return;
wire    grp_gmul_hw_fu_145_ap_start;
wire    grp_gmul_hw_fu_145_ap_done;
wire    grp_gmul_hw_fu_145_ap_idle;
wire    grp_gmul_hw_fu_145_ap_ready;
wire   [7:0] grp_gmul_hw_fu_145_ap_return;
wire    grp_gmul_hw_fu_152_ap_start;
wire    grp_gmul_hw_fu_152_ap_done;
wire    grp_gmul_hw_fu_152_ap_idle;
wire    grp_gmul_hw_fu_152_ap_ready;
wire   [7:0] grp_gmul_hw_fu_152_ap_return;
wire    grp_gmul_hw_fu_159_ap_start;
wire    grp_gmul_hw_fu_159_ap_done;
wire    grp_gmul_hw_fu_159_ap_idle;
wire    grp_gmul_hw_fu_159_ap_ready;
wire   [7:0] grp_gmul_hw_fu_159_ap_return;
wire    grp_gmul_hw_fu_166_ap_start;
wire    grp_gmul_hw_fu_166_ap_done;
wire    grp_gmul_hw_fu_166_ap_idle;
wire    grp_gmul_hw_fu_166_ap_ready;
wire   [7:0] grp_gmul_hw_fu_166_ap_return;
reg   [2:0] i_reg_78;
reg    grp_gmul_hw_fu_89_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_gmul_hw_fu_96_ap_start_reg;
reg    grp_gmul_hw_fu_103_ap_start_reg;
reg    grp_gmul_hw_fu_110_ap_start_reg;
reg    grp_gmul_hw_fu_117_ap_start_reg;
reg    grp_gmul_hw_fu_124_ap_start_reg;
reg    grp_gmul_hw_fu_131_ap_start_reg;
reg    grp_gmul_hw_fu_138_ap_start_reg;
reg    grp_gmul_hw_fu_145_ap_start_reg;
reg    grp_gmul_hw_fu_152_ap_start_reg;
reg    grp_gmul_hw_fu_159_ap_start_reg;
reg    grp_gmul_hw_fu_166_ap_start_reg;
reg   [7:0] copy_3_fu_38;
wire   [7:0] copy_0_fu_189_p6;
wire   [1:0] tmp_12_fu_185_p1;
reg   [7:0] copy_3_1_fu_42;
reg   [7:0] copy_3_2_fu_46;
reg   [7:0] copy_3_3_fu_50;
wire   [1:0] copy_0_fu_189_p5;
wire   [7:0] tmp5_fu_249_p2;
wire   [7:0] tmp4_fu_243_p2;
wire   [7:0] tmp7_fu_267_p2;
wire   [7:0] tmp6_fu_261_p2;
wire   [7:0] tmp9_fu_285_p2;
wire   [7:0] tmp8_fu_279_p2;
wire   [7:0] tmp11_fu_303_p2;
wire   [7:0] tmp10_fu_297_p2;
wire   [7:0] column_0_write_assi_fu_255_p2;
wire   [7:0] column_1_write_assi_fu_273_p2;
wire   [7:0] column_2_write_assi_fu_291_p2;
wire   [7:0] column_3_write_assi_fu_309_p2;
reg   [7:0] ap_return_0_preg;
reg    ap_block_state3_on_subcall_done;
reg   [7:0] ap_return_1_preg;
reg   [7:0] ap_return_2_preg;
reg   [7:0] ap_return_3_preg;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_gmul_hw_fu_89_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_96_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_103_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_110_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_117_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_124_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_131_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_138_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_145_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_152_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_159_ap_start_reg = 1'b0;
#0 grp_gmul_hw_fu_166_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 8'd0;
#0 ap_return_1_preg = 8'd0;
#0 ap_return_2_preg = 8'd0;
#0 ap_return_3_preg = 8'd0;
end

gmul_hw grp_gmul_hw_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_89_ap_start),
    .ap_done(grp_gmul_hw_fu_89_ap_done),
    .ap_idle(grp_gmul_hw_fu_89_ap_idle),
    .ap_ready(grp_gmul_hw_fu_89_ap_ready),
    .a(copy_3_load_reg_394),
    .b(3'd2),
    .ap_return(grp_gmul_hw_fu_89_ap_return)
);

gmul_hw grp_gmul_hw_fu_96(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_96_ap_start),
    .ap_done(grp_gmul_hw_fu_96_ap_done),
    .ap_idle(grp_gmul_hw_fu_96_ap_idle),
    .ap_ready(grp_gmul_hw_fu_96_ap_ready),
    .a(copy_3_1_load_reg_401),
    .b(3'd3),
    .ap_return(grp_gmul_hw_fu_96_ap_return)
);

gmul_hw grp_gmul_hw_fu_103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_103_ap_start),
    .ap_done(grp_gmul_hw_fu_103_ap_done),
    .ap_idle(grp_gmul_hw_fu_103_ap_idle),
    .ap_ready(grp_gmul_hw_fu_103_ap_ready),
    .a(copy_3_2_load_reg_408),
    .b(3'd1),
    .ap_return(grp_gmul_hw_fu_103_ap_return)
);

gmul_hw grp_gmul_hw_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_110_ap_start),
    .ap_done(grp_gmul_hw_fu_110_ap_done),
    .ap_idle(grp_gmul_hw_fu_110_ap_idle),
    .ap_ready(grp_gmul_hw_fu_110_ap_ready),
    .a(copy_3_3_load_reg_415),
    .b(3'd1),
    .ap_return(grp_gmul_hw_fu_110_ap_return)
);

gmul_hw grp_gmul_hw_fu_117(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_117_ap_start),
    .ap_done(grp_gmul_hw_fu_117_ap_done),
    .ap_idle(grp_gmul_hw_fu_117_ap_idle),
    .ap_ready(grp_gmul_hw_fu_117_ap_ready),
    .a(copy_3_load_reg_394),
    .b(3'd1),
    .ap_return(grp_gmul_hw_fu_117_ap_return)
);

gmul_hw grp_gmul_hw_fu_124(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_124_ap_start),
    .ap_done(grp_gmul_hw_fu_124_ap_done),
    .ap_idle(grp_gmul_hw_fu_124_ap_idle),
    .ap_ready(grp_gmul_hw_fu_124_ap_ready),
    .a(copy_3_1_load_reg_401),
    .b(3'd2),
    .ap_return(grp_gmul_hw_fu_124_ap_return)
);

gmul_hw grp_gmul_hw_fu_131(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_131_ap_start),
    .ap_done(grp_gmul_hw_fu_131_ap_done),
    .ap_idle(grp_gmul_hw_fu_131_ap_idle),
    .ap_ready(grp_gmul_hw_fu_131_ap_ready),
    .a(copy_3_2_load_reg_408),
    .b(3'd3),
    .ap_return(grp_gmul_hw_fu_131_ap_return)
);

gmul_hw grp_gmul_hw_fu_138(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_138_ap_start),
    .ap_done(grp_gmul_hw_fu_138_ap_done),
    .ap_idle(grp_gmul_hw_fu_138_ap_idle),
    .ap_ready(grp_gmul_hw_fu_138_ap_ready),
    .a(copy_3_1_load_reg_401),
    .b(3'd1),
    .ap_return(grp_gmul_hw_fu_138_ap_return)
);

gmul_hw grp_gmul_hw_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_145_ap_start),
    .ap_done(grp_gmul_hw_fu_145_ap_done),
    .ap_idle(grp_gmul_hw_fu_145_ap_idle),
    .ap_ready(grp_gmul_hw_fu_145_ap_ready),
    .a(copy_3_2_load_reg_408),
    .b(3'd2),
    .ap_return(grp_gmul_hw_fu_145_ap_return)
);

gmul_hw grp_gmul_hw_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_152_ap_start),
    .ap_done(grp_gmul_hw_fu_152_ap_done),
    .ap_idle(grp_gmul_hw_fu_152_ap_idle),
    .ap_ready(grp_gmul_hw_fu_152_ap_ready),
    .a(copy_3_3_load_reg_415),
    .b(3'd3),
    .ap_return(grp_gmul_hw_fu_152_ap_return)
);

gmul_hw grp_gmul_hw_fu_159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_159_ap_start),
    .ap_done(grp_gmul_hw_fu_159_ap_done),
    .ap_idle(grp_gmul_hw_fu_159_ap_idle),
    .ap_ready(grp_gmul_hw_fu_159_ap_ready),
    .a(copy_3_load_reg_394),
    .b(3'd3),
    .ap_return(grp_gmul_hw_fu_159_ap_return)
);

gmul_hw grp_gmul_hw_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gmul_hw_fu_166_ap_start),
    .ap_done(grp_gmul_hw_fu_166_ap_done),
    .ap_idle(grp_gmul_hw_fu_166_ap_idle),
    .ap_ready(grp_gmul_hw_fu_166_ap_ready),
    .a(copy_3_3_load_reg_415),
    .b(3'd2),
    .ap_return(grp_gmul_hw_fu_166_ap_return)
);

aes128_encrypt_bleOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
aes128_encrypt_bleOg_U21(
    .din0(column_0_read),
    .din1(column_1_read),
    .din2(column_2_read),
    .din3(column_3_read),
    .din4(copy_0_fu_189_p5),
    .dout(copy_0_fu_189_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_0_preg <= column_0_write_assi_fu_255_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_1_preg <= column_1_write_assi_fu_273_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_2_preg <= column_2_write_assi_fu_291_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_3_preg <= column_3_write_assi_fu_309_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_103_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_103_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_103_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_103_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_110_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_117_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_117_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_117_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_117_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_124_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_124_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_124_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_124_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_131_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_131_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_131_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_131_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_138_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_138_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_138_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_138_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_145_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_145_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_145_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_152_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_159_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_159_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_159_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_159_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_166_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_89_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gmul_hw_fu_96_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gmul_hw_fu_96_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_hw_fu_96_ap_ready == 1'b1)) begin
            grp_gmul_hw_fu_96_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_78 <= i_5_fu_179_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_78 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_12_fu_185_p1 == 2'd1))) begin
        copy_3_1_fu_42 <= copy_0_fu_189_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        copy_3_1_load_reg_401 <= copy_3_1_fu_42;
        copy_3_2_load_reg_408 <= copy_3_2_fu_46;
        copy_3_3_load_reg_415 <= copy_3_3_fu_50;
        copy_3_load_reg_394 <= copy_3_fu_38;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_12_fu_185_p1 == 2'd2))) begin
        copy_3_2_fu_46 <= copy_0_fu_189_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_12_fu_185_p1 == 2'd3))) begin
        copy_3_3_fu_50 <= copy_0_fu_189_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_12_fu_185_p1 == 2'd0))) begin
        copy_3_fu_38 <= copy_0_fu_189_p6;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_0 = column_0_write_assi_fu_255_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_1 = column_1_write_assi_fu_273_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_2 = column_2_write_assi_fu_291_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_3 = column_3_write_assi_fu_309_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_gmul_hw_fu_117_ap_done == 1'b0) | (grp_gmul_hw_fu_110_ap_done == 1'b0) | (grp_gmul_hw_fu_103_ap_done == 1'b0) | (grp_gmul_hw_fu_96_ap_done == 1'b0) | (grp_gmul_hw_fu_89_ap_done == 1'b0) | (grp_gmul_hw_fu_166_ap_done == 1'b0) | (grp_gmul_hw_fu_159_ap_done == 1'b0) | (grp_gmul_hw_fu_152_ap_done == 1'b0) | (grp_gmul_hw_fu_145_ap_done == 1'b0) | (grp_gmul_hw_fu_138_ap_done == 1'b0) | (grp_gmul_hw_fu_131_ap_done == 1'b0) | (grp_gmul_hw_fu_124_ap_done == 1'b0));
end

assign column_0_write_assi_fu_255_p2 = (tmp5_fu_249_p2 ^ tmp4_fu_243_p2);

assign column_1_write_assi_fu_273_p2 = (tmp7_fu_267_p2 ^ tmp6_fu_261_p2);

assign column_2_write_assi_fu_291_p2 = (tmp9_fu_285_p2 ^ tmp8_fu_279_p2);

assign column_3_write_assi_fu_309_p2 = (tmp11_fu_303_p2 ^ tmp10_fu_297_p2);

assign copy_0_fu_189_p5 = i_reg_78[1:0];

assign exitcond_fu_173_p2 = ((i_reg_78 == 3'd4) ? 1'b1 : 1'b0);

assign grp_gmul_hw_fu_103_ap_start = grp_gmul_hw_fu_103_ap_start_reg;

assign grp_gmul_hw_fu_110_ap_start = grp_gmul_hw_fu_110_ap_start_reg;

assign grp_gmul_hw_fu_117_ap_start = grp_gmul_hw_fu_117_ap_start_reg;

assign grp_gmul_hw_fu_124_ap_start = grp_gmul_hw_fu_124_ap_start_reg;

assign grp_gmul_hw_fu_131_ap_start = grp_gmul_hw_fu_131_ap_start_reg;

assign grp_gmul_hw_fu_138_ap_start = grp_gmul_hw_fu_138_ap_start_reg;

assign grp_gmul_hw_fu_145_ap_start = grp_gmul_hw_fu_145_ap_start_reg;

assign grp_gmul_hw_fu_152_ap_start = grp_gmul_hw_fu_152_ap_start_reg;

assign grp_gmul_hw_fu_159_ap_start = grp_gmul_hw_fu_159_ap_start_reg;

assign grp_gmul_hw_fu_166_ap_start = grp_gmul_hw_fu_166_ap_start_reg;

assign grp_gmul_hw_fu_89_ap_start = grp_gmul_hw_fu_89_ap_start_reg;

assign grp_gmul_hw_fu_96_ap_start = grp_gmul_hw_fu_96_ap_start_reg;

assign i_5_fu_179_p2 = (i_reg_78 + 3'd1);

assign tmp10_fu_297_p2 = (grp_gmul_hw_fu_159_ap_return ^ grp_gmul_hw_fu_138_ap_return);

assign tmp11_fu_303_p2 = (grp_gmul_hw_fu_166_ap_return ^ grp_gmul_hw_fu_103_ap_return);

assign tmp4_fu_243_p2 = (grp_gmul_hw_fu_96_ap_return ^ grp_gmul_hw_fu_89_ap_return);

assign tmp5_fu_249_p2 = (grp_gmul_hw_fu_110_ap_return ^ grp_gmul_hw_fu_103_ap_return);

assign tmp6_fu_261_p2 = (grp_gmul_hw_fu_124_ap_return ^ grp_gmul_hw_fu_117_ap_return);

assign tmp7_fu_267_p2 = (grp_gmul_hw_fu_131_ap_return ^ grp_gmul_hw_fu_110_ap_return);

assign tmp8_fu_279_p2 = (grp_gmul_hw_fu_138_ap_return ^ grp_gmul_hw_fu_117_ap_return);

assign tmp9_fu_285_p2 = (grp_gmul_hw_fu_152_ap_return ^ grp_gmul_hw_fu_145_ap_return);

assign tmp_12_fu_185_p1 = i_reg_78[1:0];

endmodule //aes128_mix_column_hw
