==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file '../src/seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5292] unused parameter 'name' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_streamofblocks.h:309:77)
INFO: [HLS 200-10] Analyzing design file '../src/traceback.cpp' ... 
WARNING: [HLS 207-5527] 'factor' in '#pragma HLS array_partition' is ignored (../src/traceback.h:15:55)
INFO: [HLS 200-10] Analyzing design file '../src/seq_align.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5527] 'factor' in '#pragma HLS array_partition' is ignored (../src/traceback.h:15:55)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5292] unused parameter 'name' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_streamofblocks.h:309:77)
INFO: [HLS 200-10] Analyzing design file '../src/PE.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'name' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_streamofblocks.h:309:77)
WARNING: [HLS 207-5292] unused parameter 'PEIdx' (../src/PE.cpp:74:25)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.64 seconds. CPU system time: 2.37 seconds. Elapsed time: 35.19 seconds; current allocated memory: 210.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PELocalLinear::compute(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*)' into 'AlignLocalLinear::align(hls::stream<ap_uint<2>, 32>&, hls::stream<ap_uint<2>, 32>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/seq_align.cpp:835:38)
INFO: [HLS 214-131] Inlining function 'PELocalLinear::compute(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*)' into 'AlignLocalLinear::align(hls::stream<ap_uint<2>, 32>&, hls::stream<ap_uint<2>, 32>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/seq_align.cpp:828:38)
INFO: [HLS 214-210] Disaggregating variable 'PE_group' (../src/seq_align.cpp:767:19)
INFO: [HLS 214-210] Disaggregating variable 'PE_group.score_reg' (../src/seq_align.cpp:767:19)
INFO: [HLS 214-210] Disaggregating variable 'query' (../src/seq_align.cpp:712:30)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (../src/seq_align.cpp:808:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (../src/seq_align.cpp:820:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_1' is marked as complete unroll implied by the pipeline pragma (../src/shift_reg.h:19:26)
INFO: [HLS 214-186] Unrolling loop 'align_expand' (../src/seq_align_multiple.cpp:51:3) in function 'seq_align_multiple' completely with a factor of 2 (../src/seq_align_multiple.cpp:31:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (../src/seq_align.cpp:808:13) in function 'AlignLocalLinear::align' completely with a factor of 4 (../src/seq_align.cpp:694:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (../src/seq_align.cpp:820:13) in function 'AlignLocalLinear::align' completely with a factor of 4 (../src/seq_align.cpp:694:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (../src/shift_reg.h:19:26) in function 'ShiftRegister<ap_uint<2>, 4>::shift' completely with a factor of 3 (../src/shift_reg.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (../src/shift_reg.h:8:18) in function 'ShiftRegister<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2>::ShiftRegister' completely with a factor of 2 (../src/shift_reg.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (../src/shift_reg.h:8:18) in function 'ShiftRegister<ap_uint<2>, 4>::ShiftRegister' completely with a factor of 4 (../src/shift_reg.h:6:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2>::ShiftRegister()' into 'PE::PE()' (../src/PE.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'PE::PE()' into 'PELocalLinear::PELocalLinear()' (../src/PE.h:96:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<2>, 4>::ShiftRegister()' into 'AlignLocalLinear::align(hls::stream<ap_uint<2>, 32>&, hls::stream<ap_uint<2>, 32>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/seq_align.cpp:694:0)
INFO: [HLS 214-178] Inlining function 'PELocalLinear::PELocalLinear()' into 'AlignLocalLinear::align(hls::stream<ap_uint<2>, 32>&, hls::stream<ap_uint<2>, 32>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/seq_align.cpp:694:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<2>, 4>::shift(ap_uint<2>)' into 'AlignLocalLinear::align(hls::stream<ap_uint<2>, 32>&, hls::stream<ap_uint<2>, 32>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/seq_align.cpp:694:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<2>, 4>::operator[](int)' into 'AlignLocalLinear::align(hls::stream<ap_uint<2>, 32>&, hls::stream<ap_uint<2>, 32>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/seq_align.cpp:694:0)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (../src/seq_align.cpp:696:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src/seq_align.cpp:697:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (../src/seq_align.cpp:700:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (../src/seq_align.cpp:702:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (../src/seq_align.cpp:703:12)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Complete partitioning on dimension 1. (../src/seq_align.cpp:715:12)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../src/seq_align.cpp:882:63)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../src/seq_align.cpp:890:68)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../src/seq_align.cpp:897:68)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (../src/seq_align_multiple.cpp:41:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp_blocks': Complete partitioning on dimension 1. (../src/seq_align_multiple.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp_blocks': Complete partitioning on dimension 1. (../src/seq_align_multiple.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'dummies': Complete partitioning on dimension 1. (../src/seq_align_multiple.cpp:31:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummies_1' with compact=bit mode in 10-bits (../src/seq_align_multiple.cpp:31:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummies_0' with compact=bit mode in 10-bits (../src/seq_align_multiple.cpp:31:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.5 seconds. CPU system time: 0.64 seconds. Elapsed time: 12.17 seconds; current allocated memory: 214.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 214.922 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 230.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 246.691 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_728_1' in function 'AlignLocalLinear::align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_734_2' in function 'AlignLocalLinear::align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_744_4' in function 'AlignLocalLinear::align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_755_6' in function 'AlignLocalLinear::align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_762_7' (../src/seq_align.cpp:715) in function 'AlignLocalLinear::align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' in function 'AlignLocalLinear::align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (../src/seq_align_multiple.cpp:59) in function 'seq_align_multiple' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'AlignLocalLinear::align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/seq_align.cpp:771:5) in function 'AlignLocalLinear::align'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/seq_align.cpp:905:43) in function 'AlignLocalLinear::align'... converting 18 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 290.578 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (../src/seq_align.cpp:726:14) in function 'AlignLocalLinear::align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_753_5' (../src/seq_align.cpp:753:32) in function 'AlignLocalLinear::align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (../src/seq_align.cpp:695:12) in function 'AlignLocalLinear::align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (../src/seq_align.cpp:736:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (../src/seq_align.cpp:758:31)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (../src/PE.cpp:176:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (../src/PE.cpp:185:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (../src/seq_align.cpp:842:51)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 386.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_728_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_728_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 388.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_VITIS_LOOP_734_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_734_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_734_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 389.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 389.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_VITIS_LOOP_744_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_744_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_744_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 389.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 389.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_753_5_VITIS_LOOP_755_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_753_5_VITIS_LOOP_755_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 391.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 391.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_VITIS_LOOP_762_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_762_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_762_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 392.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 392.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_VITIS_LOOP_792_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_792_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_792_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 392.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 392.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (4.901ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'align_Pipeline_kernel1' consists of the following:	'load' operation ('p_out7_load', ../src/seq_align.cpp:812) on local variable 'p_out7' [200]  (0 ns)
	'select' operation ('select_ln812', ../src/seq_align.cpp:812) [227]  (0.374 ns)
	'add' operation ('add_ln859') [257]  (0.933 ns)
	'icmp' operation ('icmp_ln1695') [262]  (0.769 ns)
	'select' operation ('select_ln1695') [263]  (0.374 ns)
	'icmp' operation ('icmp_ln1695_2') [264]  (0.769 ns)
	'select' operation ('select_ln174', ../src/PE.cpp:174) [265]  (0.374 ns)
	'select' operation ('select_ln178', ../src/PE.cpp:178) [299]  (0.387 ns)
	multiplexor before 'phi' operation ('empty_24', ../src/PE.cpp:178) with incoming values : ('select_ln178', ../src/PE.cpp:178) [330]  (0.46 ns)
	'phi' operation ('empty_24', ../src/PE.cpp:178) with incoming values : ('select_ln178', ../src/PE.cpp:178) [330]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem', ../src/PE.cpp:178) with incoming values : ('select_ln178', ../src/PE.cpp:178) [350]  (0.46 ns)
	'phi' operation ('dp_mem', ../src/PE.cpp:178) with incoming values : ('select_ln178', ../src/PE.cpp:178) [350]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 399.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 399.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_VITIS_LOOP_857_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_857_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_857_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 399.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 399.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln905', ../src/seq_align.cpp:905)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln905', ../src/seq_align.cpp:905)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 402.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 402.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.233ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'align' consists of the following:	'load' operation ('ultimate_col_value_V_load') on local variable 'ultimate_col_value.V' [254]  (0 ns)
	'call' operation ('_ln0') to 'align_Pipeline_traceback_logic' [256]  (3.23 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 402.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 402.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 402.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 402.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'align_Pipeline_local_dpmem_loop_VITIS_LOOP_728_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 402.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'align_Pipeline_VITIS_LOOP_734_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'align_Pipeline_VITIS_LOOP_734_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 402.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'align_Pipeline_VITIS_LOOP_744_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'align_Pipeline_VITIS_LOOP_744_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 402.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'align_Pipeline_VITIS_LOOP_753_5_VITIS_LOOP_755_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 402.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'align_Pipeline_VITIS_LOOP_762_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'align_Pipeline_VITIS_LOOP_762_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 405.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
