Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec 12 17:20:26 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 latch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            latch_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 2.438ns (60.287%)  route 1.606ns (39.713%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=84, estimated)       1.555     5.063    clk_100mhz_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  latch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  latch_counter_reg[1]/Q
                         net (fo=3, estimated)        0.620     6.161    latch_counter[1]
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     6.988 r  latch_counter_reg[4]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     6.988    latch_counter_reg[4]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  latch_counter_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.102    latch_counter_reg[8]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  latch_counter_reg[12]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.216    latch_counter_reg[12]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  latch_counter_reg[16]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.330    latch_counter_reg[16]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  latch_counter_reg[20]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.444    latch_counter_reg[20]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  latch_counter_reg[24]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.558    latch_counter_reg[24]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.797 r  latch_counter_reg[27]_i_4/O[2]
                         net (fo=1, estimated)        0.986     8.783    latch_counter0[27]
    SLICE_X52Y65         LUT3 (Prop_lut3_I2_O)        0.324     9.107 r  latch_counter[27]_i_2/O
                         net (fo=1, routed)           0.000     9.107    p_1_in[27]
    SLICE_X52Y65         FDRE                                         r  latch_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=84, estimated)       1.432    14.767    clk_100mhz_IBUF_BUFG
    SLICE_X52Y65         FDRE                                         r  latch_counter_reg[27]/C
                         clock pessimism              0.268    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X52Y65         FDRE (Setup_fdre_C_D)        0.118    15.117    latch_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.010    




