Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 28 11:57:57 2019
| Host         : DESKTOP-DQMU8ME running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xa7z030
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|      9 |            2 |
|     12 |            1 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            5 |
| Yes          | No                    | No                     |              42 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------+----------------------------------------+------------------+----------------+
| Clock Signal |             Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------+----------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3 |                                        |                2 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/outptr_we0       | bd_0_i/hls_inst/inst/IN5_0_rec_reg_186 |                1 |              6 |
|  ap_clk      |                                       | ap_rst                                 |                5 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm[8]     |                                        |                4 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2 |                                        |                4 |             12 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum3_reg_6160    |                                        |                6 |             15 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8 | bd_0_i/hls_inst/inst/i_reg_2100        |                7 |             24 |
+--------------+---------------------------------------+----------------------------------------+------------------+----------------+


