`include "spi_defines.v"
`include "timescale.v"

module spi_shift (clk, rst, latch, byte_sel, len, lsb, go,
                  pos_edge, neg_edge, rx_negedge, tx_negedge,
                  tip, last,
                  p_in, p_out, s_clk, s_in, s_out);

  parameter Tp = 1;

  input                          clk;
  input                          rst;
  input                    [3:0] latch;
  input                    [3:0] byte_sel;
  input [`SPI_CHAR_LEN_BITS-1:0] len;
  input                          lsb;
  input                          go;
  input                          pos_edge;
  input                          neg_edge;
  input                          rx_negedge;
  input                          tx_negedge;
  output                         tip;
  output                         last;
  input                   [31:0] p_in;
  output     [`SPI_MAX_CHAR-1:0] p_out;
  input                          s_clk;
  input                          s_in;
  output                         s_out;

  reg                            s_out;
  reg                            tip;
  reg     [`SPI_CHAR_LEN_BITS:0] cnt;
  reg        [`SPI_MAX_CHAR-1:0] data;
  wire    [`SPI_CHAR_LEN_BITS:0] tx_bit_pos;
  wire    [`SPI_CHAR_LEN_BITS:0] rx_bit_pos;
  wire                           rx_clk;
  wire                           tx_clk;

  assign p_out = data;
  assign tx_bit_pos = lsb ? {!(|len), len} - cnt : cnt - {{`SPI_CHAR_LEN_BITS{1'b0}},1'b1};
  assign rx_bit_pos = lsb ? {!(|len), len} - (rx_negedge ? cnt + {{`SPI_CHAR_LEN_BITS{1'b0}},1'b1} : cnt) :
                            (rx_negedge ? cnt : cnt - {{`SPI_CHAR_LEN_BITS{1'b0}},1'b1});
  assign last = !(|cnt);
  assign rx_clk = (rx_negedge ? neg_edge : pos_edge) && (!last || s_clk);
  assign tx_clk = (tx_negedge ? neg_edge : pos_edge) && !last;

  always @(posedge clk or posedge rst)
  begin
    if(rst)
      cnt <= #Tp {`SPI_CHAR_LEN_BITS+1{1'b0}};
    else begin
      if(tip)
        cnt <= #Tp pos_edge ? (cnt - {{`SPI_CHAR_LEN_BITS{1'b0}}, 1'b1}) : cnt;
      else
        cnt <= #Tp !(|len) ? {1'b1, {`SPI_CHAR_LEN_BITS{1'b0}}} : {1'b0, len};
    end
  end

  always @(posedge clk or posedge rst)
  begin
    if(rst)
      tip <= #Tp 1'b0;
    else if(go && ~tip)
      tip <= #Tp 1'b1;
    else if(tip && last && pos_edge)
      tip <= #Tp 1'b0;
  end

  always @(posedge clk or posedge rst)
  begin
    if (rst)
      s_out <= #Tp 1'b0;
    else
      s_out <= #Tp (tx_clk) ? data[tx_bit_pos[`SPI_CHAR_LEN_BITS-1:0]] : s_out;
  end

  always @(posedge clk or posedge rst)
  begin
    if (rst)
      data <= #Tp {`SPI_MAX_CHAR{1'b0}};
`ifdef SPI_MAX_CHAR_128
    else if (latch[0] && !tip) begin
      if (byte_sel[3]) data[31:24] <= #Tp p_in[31:24];
      if (byte_sel[2]) data[23:16] <= #Tp p_in[23:16];
      if (byte_sel[1]) data[15:8]  <= #Tp p_in[15:8];
      if (byte_sel[0]) data[7:0]   <= #Tp p_in[7:0];
    end
    else if (latch[1] && !tip) begin
      if (byte_sel[3]) data[63:56] <= #Tp p_in[31:24];
      if (byte_sel[2]) data[55:48] <= #Tp p_in[23:16];
      if (byte_sel[1]) data[47:40] <= #Tp p_in[15:8];
      if (byte_sel[0]) data[39:32] <= #Tp p_in[7:0];
    end
    else if (latch[2] && !tip) begin
      if (byte_sel[3]) data[95:88]  <= #Tp p_in[31:24];
      if (byte_sel[2]) data[87:80]  <= #Tp p_in[23:16];
      if (byte_sel[1]) data[79:72]  <= #Tp p_in[15:8];
      if (byte_sel[0]) data[71:64]  <= #Tp p_in[7:0];
    end
    else if (latch[3] && !tip) begin
      if (byte_sel[3]) data[127:120] <= #Tp p_in[31:24];
      if (byte_sel[2]) data[119:112] <= #Tp p_in[23:16];
      if (byte_sel[1]) data[111:104] <= #Tp p_in[15:8];
      if (byte_sel[0]) data[103:96]  <= #Tp p_in[7:0];
    end
`endif
    else
      data[rx_bit_pos[`SPI_CHAR_LEN_BITS-1:0]] <= #Tp rx_clk ? s_in : data[rx_bit_pos[`SPI_CHAR_LEN_BITS-1:0]];
  end

endmodule
