
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.931995                       # Number of seconds simulated
sim_ticks                                1931994626000                       # Number of ticks simulated
final_tick                               1931994626000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 922175                       # Simulator instruction rate (inst/s)
host_op_rate                                  1477270                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1912654889                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662228                       # Number of bytes of host memory used
host_seconds                                  1010.11                       # Real time elapsed on the host
sim_insts                                   931499894                       # Number of instructions simulated
sim_ops                                    1492207760                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1554496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1577088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       733376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          733376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            24289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             804607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                816300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          379595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               379595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          379595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            804607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1195896                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005616                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3863989252                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499894                       # Number of instructions committed
system.cpu.committedOps                    1492207760                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701046                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571458                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701046                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935000                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512936                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199317                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310522                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3863989252                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742410                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844142     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207760                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.520539                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1745033                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.586407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.520539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          757                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         879798197                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        879798197                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380957830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380957830                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56323719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56323719                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437281549                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437281549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437281549                       # number of overall hits
system.cpu.dcache.overall_hits::total       437281549                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1726274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1726274                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        18759                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18759                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1745033                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1745033                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1745033                       # number of overall misses
system.cpu.dcache.overall_misses::total       1745033                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  70534191000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  70534191000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2110194000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2110194000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  72644385000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72644385000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  72644385000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72644385000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004511                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000333                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003975                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40859.209488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40859.209488                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 112489.684951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112489.684951                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41629.232800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41629.232800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41629.232800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41629.232800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        29365                       # number of writebacks
system.cpu.dcache.writebacks::total             29365                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1726274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1726274                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        18759                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18759                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1745033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1745033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1745033                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1745033                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  68807917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  68807917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2091435000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2091435000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  70899352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70899352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  70899352000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70899352000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003975                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 39859.209488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39859.209488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 111489.684951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111489.684951                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40629.232800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40629.232800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40629.232800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40629.232800                       # average overall mshr miss latency
system.cpu.dcache.replacements                1744009                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.934102                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4028344.521246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.934102                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.548699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844011585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844011585                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005263                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005263                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005263                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005263                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005263                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005263                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63432000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63432000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63432000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63432000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63432000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63432000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005616                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 179694.050992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 179694.050992                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 179694.050992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 179694.050992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 179694.050992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 179694.050992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63079000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63079000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63079000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63079000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 178694.050992                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 178694.050992                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 178694.050992                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 178694.050992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 178694.050992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 178694.050992                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.626759                       # Cycle average of tags in use
system.l2.tags.total_refs                     3083967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1721748                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.791184                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       10.379906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.510289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2035.736565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.994012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999329                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29637260                       # Number of tag accesses
system.l2.tags.data_accesses                 29637260                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        29365                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29365                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               1764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1764                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          31600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31600                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 33364                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33364                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                33364                       # number of overall hits
system.l2.overall_hits::total                   33364                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694674                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711669                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712022                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data            1711669                       # number of overall misses
system.l2.overall_misses::total               1712022                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   2044774500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2044774500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62548000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  65886706000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  65886706000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62548000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   67931480500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67994028500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62548000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  67931480500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67994028500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        29365                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29365                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          18759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1726274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1726274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1745033                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1745386                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1745033                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1745386                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.905965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905965                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.981695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981695                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.980881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980884                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.980881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980884                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 120316.240071                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120316.240071                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 177189.801700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 177189.801700                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 38878.690533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38878.690533                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 177189.801700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 39687.276278                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39715.627778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 177189.801700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 39687.276278                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39715.627778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1234383                       # number of writebacks
system.l2.writebacks::total                   1234383                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       405472                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        405472                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694674                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694674                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712022                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1874824500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1874824500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     59018000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59018000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  48939966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48939966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     59018000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  50814790500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  50873808500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     59018000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  50814790500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  50873808500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.905965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.905965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.981695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981695                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.980881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.980881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980884                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 110316.240071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110316.240071                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 167189.801700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 167189.801700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 28878.690533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 28878.690533                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 167189.801700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 29687.276278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29715.627778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 167189.801700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 29687.276278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29715.627778                       # average overall mshr miss latency
system.l2.replacements                        1719700                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8160.680769                       # Cycle average of tags in use
system.l3.tags.total_refs                     3740700                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     24649                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    151.758692                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.034688                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          2.179773                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       8157.466308                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000126                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000266                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.995784                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.996177                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8083                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  14987449                       # Number of tag accesses
system.l3.tags.data_accesses                 14987449                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1234383                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1234383                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data        1687380                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1687380                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1687380                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1687380                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1687380                       # number of overall hits
system.l3.overall_hits::total                 1687380                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         7294                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            7647                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               24289                       # number of demand (read+write) misses
system.l3.demand_misses::total                  24642                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data              24289                       # number of overall misses
system.l3.overall_misses::total                 24642                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1687879500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1687879500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55135000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   2456782000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   2511917000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55135000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    4144661500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4199796500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55135000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   4144661500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4199796500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1234383                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1234383                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694674                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695027                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711669                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712022                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711669                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712022                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.004304                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.004511                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.014190                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.014394                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.014190                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.014394                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 99316.240071                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 99316.240071                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 156189.801700                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 336822.319715                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 328483.980646                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 156189.801700                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 170639.445840                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 170432.452723                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 156189.801700                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 170639.445840                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 170432.452723                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                11459                       # number of writebacks
system.l3.writebacks::total                     11459                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         7294                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         7647                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          24289                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             24642                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         24289                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            24642                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1415959500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1415959500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49487000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   2340078000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2389565000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49487000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   3756037500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3805524500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49487000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   3756037500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3805524500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.004304                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.004511                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.014190                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.014394                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.014190                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.014394                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 83316.240071                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 83316.240071                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 140189.801700                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 320822.319715                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 312483.980646                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 140189.801700                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 154639.445840                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 154432.452723                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 140189.801700                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 154639.445840                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 154432.452723                       # average overall mshr miss latency
system.l3.replacements                          16457                       # number of replacements
system.membus.snoop_filter.tot_requests         40810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        16168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7647                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11459                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4709                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7647                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        65452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        65452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  65452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2310464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2310464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2310464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24642                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24642    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24642                       # Request fanout histogram
system.membus.reqLayer2.occupancy            86647500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          123211500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3489439                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1744053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         415802                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       415802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1726627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1275207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2204959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18759                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1726274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5234075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5234825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    113561472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113586880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1736157                       # Total snoops (count)
system.tol2bus.snoopTraffic                  79733888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3481543                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.119430                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.324294                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3065741     88.06%     88.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 415802     11.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3481543                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1774128500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2617549500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1931994626000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695027                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1245842                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          799293                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695027                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5452722                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    188569920                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           16457                       # Total snoops (count)
system.tol3bus.snoopTraffic                    733376                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3757157                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004380                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.066038                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3740700     99.56%     99.56% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  16457      0.44%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3757157                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3104733000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2568033000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
