vendor_name = ModelSim
source_file = 1, C:/Users/aluno/Documents/exercicio_vhdl/exercicio_1.vhd
source_file = 1, C:/Users/aluno/Documents/exercicio_vhdl/exercicio_2.vhd
source_file = 1, C:/Users/aluno/Documents/exercicio_vhdl/exercicio_3.vhd
source_file = 1, C:/Users/aluno/Documents/exercicio_vhdl/exercicio_4.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/aluno/Documents/exercicio_vhdl/db/exercicios_vhdl.cbx.xml
design_name = exercicio_4
instance = comp, \D0~output\, D0~output, exercicio_4, 1
instance = comp, \D1~output\, D1~output, exercicio_4, 1
instance = comp, \D2~output\, D2~output, exercicio_4, 1
instance = comp, \D3~output\, D3~output, exercicio_4, 1
instance = comp, \A0~input\, A0~input, exercicio_4, 1
instance = comp, \A1~input\, A1~input, exercicio_4, 1
instance = comp, \D0~0\, D0~0, exercicio_4, 1
instance = comp, \D2~0\, D2~0, exercicio_4, 1
instance = comp, \D2~1\, D2~1, exercicio_4, 1
instance = comp, \D2~2\, D2~2, exercicio_4, 1
