var searchData=
[
  ['boot_5fcpu_5fis_5famd_6061',['boot_cpu_is_amd',['../mmu_8c.html#ae93f7c991f6a8e00c58147d6f5ffc690',1,'mmu.c']]],
  ['bp_5finterception_6062',['bp_interception',['../svm_8c.html#affb29e6bc4a1888cb1b8df7b5ab3fd75',1,'svm.c']]],
  ['build_5fmmu_5frole_5faccessor_6063',['BUILD_MMU_ROLE_ACCESSOR',['../mmu_8c.html#a0175d365af9b877fe90df5b3c1024414',1,'BUILD_MMU_ROLE_ACCESSOR(base, cr0, wp):&#160;mmu.c'],['../mmu_8c.html#a8dc03d46f607ad77da8346360ec174c7',1,'BUILD_MMU_ROLE_ACCESSOR(ext, cr4, pse):&#160;mmu.c'],['../mmu_8c.html#ad2ae8e78d1fcfae4793a75bed7b40e89',1,'BUILD_MMU_ROLE_ACCESSOR(ext, cr4, smep):&#160;mmu.c'],['../mmu_8c.html#adc633df3f2ba77b44053003a3eb945bf',1,'BUILD_MMU_ROLE_ACCESSOR(ext, cr4, smap):&#160;mmu.c'],['../mmu_8c.html#a977d806da47107a4898f14ab2ab4561b',1,'BUILD_MMU_ROLE_ACCESSOR(ext, cr4, pke):&#160;mmu.c'],['../mmu_8c.html#a518795cb6e1de21328a488d2155180c3',1,'BUILD_MMU_ROLE_ACCESSOR(ext, cr4, la57):&#160;mmu.c'],['../mmu_8c.html#a06232f4a959c401a5fe40e81e8459a18',1,'BUILD_MMU_ROLE_ACCESSOR(base, efer, nx):&#160;mmu.c'],['../mmu_8c.html#a7f490c4e6e1b6821730b0d810f1a7e51',1,'BUILD_MMU_ROLE_ACCESSOR(ext, efer, lma):&#160;mmu.c']]],
  ['build_5fmmu_5frole_5fregs_5faccessor_6064',['BUILD_MMU_ROLE_REGS_ACCESSOR',['../mmu_8c.html#a1b1e69af6e8a7ca0c58863db40ae2315',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(efer, lma, EFER_LMA):&#160;mmu.c'],['../mmu_8c.html#a20a534f0f6d1429aad191b58a0798dbd',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(efer, nx, EFER_NX):&#160;mmu.c'],['../mmu_8c.html#ae0861b2ef971d5d4c73e2c89c95ec169',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(cr4, la57, X86_CR4_LA57):&#160;mmu.c'],['../mmu_8c.html#aab92bbcb1dab6cb45c7a9558f67bd9ee',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(cr4, pke, X86_CR4_PKE):&#160;mmu.c'],['../mmu_8c.html#adb74f15980473b5c393caf7643fd90c9',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(cr4, smap, X86_CR4_SMAP):&#160;mmu.c'],['../mmu_8c.html#ae2e68eed3a04db3fa84f2785657a3f88',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(cr4, smep, X86_CR4_SMEP):&#160;mmu.c'],['../mmu_8c.html#ac92e129739a70e94d81755a0f3f4b4b6',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(cr4, pae, X86_CR4_PAE):&#160;mmu.c'],['../mmu_8c.html#ab6e661c3d793fb9eb177889147bdfa74',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(cr4, pse, X86_CR4_PSE):&#160;mmu.c'],['../mmu_8c.html#a03c8a4d9ce0e53f5d7b203ec409908cd',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(cr0, wp, X86_CR0_WP):&#160;mmu.c'],['../mmu_8c.html#aac56dbf65f48c79a11ebb3b069b33ead',1,'BUILD_MMU_ROLE_REGS_ACCESSOR(cr0, pg, X86_CR0_PG):&#160;mmu.c']]]
];
