module experiment9
(
	input clk,
	output led,
	
	
	output[6:0]bcd_Seg0,
	output[6:0]]bcd_Seg1,
	output[6:0]]bcd_Seg2,
	output[6:0]]bcd_Seg3,
	output[6:0]]bcd_Seg4,
	output[6:0]]bcd_Seg5,
	
	inout PS2_CLK,
	inout PS2_CLK2,
	inout PS2_DAT,
	inout PS2_DAT2,
	
	output empty,
	output vga_clock,
	output[7:0]blue,
	output[7:0]green,
	output[7:0]red,
	output vga_hs,
	output vga_syn,
	output vga_vs

	
);
wire [9:0] h_address;
wire [9:0] v_address;
wire [23:0] data;


roms rom1(empty,clk, PS2_CLK, PS2_DAT,bcd_Seg5,bcd_Seg4,bcd_Seg3,bcd_Seg2,bcd_Seg1,bcd_Seg0,led, vga_clk,data,h_address, v_address);

clkgen #(25000000) my_vgaclk  (clk, 1'b0, 1'b1, vga_clk);

vga_ctrl vga_ctrl1(vga_clk, 1'b0,data, h_address, v_address,vga_hs,vga_vs,empty,red,green,blue);

assign vga_syn = 0;

endmodule
