-- Project:   C:\Users\doug_000\Documents\GitHub\LB-RPPSOC\RPPSOC-Terminal.cydsn\RPPSOC-Terminal.cyprj
-- Generated: 11/05/2016 14:00:21
-- PSoC Creator  3.3 CP3

ENTITY \RPPSOC-Terminal\ IS
    PORT(
        LED5_4(0)_PAD : OUT std_ulogic;
        RP_GPIO_18(0)_PAD : IN std_ulogic;
        P3_3(0)_PAD : OUT std_ulogic;
        P3_16(0)_PAD : OUT std_ulogic;
        HBLANK(0)_PAD : OUT std_ulogic;
        VBLANK(0)_PAD : OUT std_ulogic;
        HSYNC(0)_PAD : OUT std_ulogic;
        VSYNC(0)_PAD : OUT std_ulogic;
        P3_13(0)_PAD : OUT std_ulogic;
        P3_15(0)_PAD : OUT std_ulogic;
        P3_4(0)_PAD : OUT std_ulogic;
        P3_6(0)_PAD : OUT std_ulogic;
        P3_8(0)_PAD : OUT std_ulogic;
        P3_10(0)_PAD : OUT std_ulogic;
        P3_12(0)_PAD : OUT std_ulogic;
        P3_14(0)_PAD : OUT std_ulogic;
        P4_3(0)_PAD : OUT std_ulogic;
        P4_5(0)_PAD : OUT std_ulogic;
        P4_7(0)_PAD : OUT std_ulogic;
        P4_9(0)_PAD : OUT std_ulogic;
        P4_11(0)_PAD : OUT std_ulogic;
        P4_13(0)_PAD : OUT std_ulogic;
        P4_15(0)_PAD : OUT std_ulogic;
        P4_4(0)_PAD : OUT std_ulogic;
        P4_6(0)_PAD : OUT std_ulogic;
        P4_8(0)_PAD : OUT std_ulogic;
        P4_10(0)_PAD : OUT std_ulogic;
        P4_12(0)_PAD : OUT std_ulogic;
        P4_14(0)_PAD : OUT std_ulogic;
        P4_16(0)_PAD : OUT std_ulogic;
        P4_18(0)_PAD : OUT std_ulogic;
        P4_17(0)_PAD : OUT std_ulogic;
        RP_GPIO_17(0)_PAD : IN std_ulogic;
        RP_GPIO_27(0)_PAD : IN std_ulogic;
        RP_GPIO_22(0)_PAD : IN std_ulogic;
        RP_GPIO_23(0)_PAD : IN std_ulogic;
        RP_GPIO_24(0)_PAD : IN std_ulogic;
        RP_GPIO_25(0)_PAD : IN std_ulogic;
        RP_GPIO_5(0)_PAD : IN std_ulogic;
        RP_GPIO_6(0)_PAD : IN std_ulogic;
        RP_GPIO_12(0)_PAD : IN std_ulogic;
        RP_GPIO_13(0)_PAD : IN std_ulogic;
        RP_GPIO_19(0)_PAD : IN std_ulogic;
        RP_GPIO_16(0)_PAD : IN std_ulogic;
        RP_GPIO_26(0)_PAD : IN std_ulogic;
        RP_GPIO_20(0)_PAD : IN std_ulogic;
        RP_GPIO_21(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \RPPSOC-Terminal\;

ARCHITECTURE __DEFAULT__ OF \RPPSOC-Terminal\ IS
    SIGNAL CharClk : bit;
    ATTRIBUTE placement_force OF CharClk : SIGNAL IS "U(3,3,B)2";
    ATTRIBUTE soft OF CharClk : SIGNAL IS 1;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL HBLANK(0)__PA : bit;
    SIGNAL HSYNC(0)__PA : bit;
    SIGNAL LED5_4(0)__PA : bit;
    SIGNAL Net_445 : bit;
    ATTRIBUTE global_signal OF Net_445 : SIGNAL IS true;
    SIGNAL Net_445_local : bit;
    SIGNAL Net_529_0 : bit;
    ATTRIBUTE placement_force OF Net_529_0 : SIGNAL IS "U(3,2,B)2";
    SIGNAL Net_529_1 : bit;
    ATTRIBUTE placement_force OF Net_529_1 : SIGNAL IS "U(3,1,A)2";
    SIGNAL Net_529_2 : bit;
    ATTRIBUTE placement_force OF Net_529_2 : SIGNAL IS "U(3,1,A)3";
    SIGNAL Net_529_3 : bit;
    ATTRIBUTE placement_force OF Net_529_3 : SIGNAL IS "U(3,1,A)0";
    SIGNAL Net_529_4 : bit;
    ATTRIBUTE placement_force OF Net_529_4 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_529_5 : bit;
    ATTRIBUTE placement_force OF Net_529_5 : SIGNAL IS "U(3,2,B)3";
    SIGNAL Net_529_6 : bit;
    ATTRIBUTE placement_force OF Net_529_6 : SIGNAL IS "U(3,2,A)2";
    SIGNAL Net_538_0 : bit;
    ATTRIBUTE placement_force OF Net_538_0 : SIGNAL IS "U(3,0,B)2";
    SIGNAL Net_538_1 : bit;
    ATTRIBUTE placement_force OF Net_538_1 : SIGNAL IS "U(3,0,A)3";
    SIGNAL Net_538_2 : bit;
    ATTRIBUTE placement_force OF Net_538_2 : SIGNAL IS "U(3,0,A)2";
    SIGNAL Net_538_3 : bit;
    ATTRIBUTE placement_force OF Net_538_3 : SIGNAL IS "U(3,0,A)1";
    SIGNAL Net_538_4 : bit;
    ATTRIBUTE placement_force OF Net_538_4 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_538_5 : bit;
    ATTRIBUTE placement_force OF Net_538_5 : SIGNAL IS "U(2,0,A)3";
    SIGNAL Net_538_6 : bit;
    ATTRIBUTE placement_force OF Net_538_6 : SIGNAL IS "U(2,0,A)2";
    SIGNAL Net_538_7 : bit;
    ATTRIBUTE placement_force OF Net_538_7 : SIGNAL IS "U(2,0,A)0";
    SIGNAL Net_538_8 : bit;
    ATTRIBUTE placement_force OF Net_538_8 : SIGNAL IS "U(3,0,B)3";
    SIGNAL Net_538_9 : bit;
    ATTRIBUTE placement_force OF Net_538_9 : SIGNAL IS "U(3,2,B)0";
    SIGNAL Net_562 : bit;
    ATTRIBUTE placement_force OF Net_562 : SIGNAL IS "U(3,3,A)0";
    SIGNAL Net_568 : bit;
    ATTRIBUTE placement_force OF Net_568 : SIGNAL IS "U(3,3,B)0";
    SIGNAL Net_576 : bit;
    ATTRIBUTE placement_force OF Net_576 : SIGNAL IS "U(3,2,A)3";
    SIGNAL Net_586 : bit;
    ATTRIBUTE placement_force OF Net_586 : SIGNAL IS "U(2,1,A)3";
    ATTRIBUTE soft OF Net_586 : SIGNAL IS 1;
    SIGNAL Net_596 : bit;
    ATTRIBUTE placement_force OF Net_596 : SIGNAL IS "U(2,1,A)0";
    SIGNAL Net_600 : bit;
    SIGNAL Net_601 : bit;
    SIGNAL Net_602 : bit;
    SIGNAL Net_603 : bit;
    SIGNAL Net_604 : bit;
    SIGNAL Net_605 : bit;
    SIGNAL Net_606 : bit;
    SIGNAL Net_607 : bit;
    SIGNAL Net_608 : bit;
    ATTRIBUTE placement_force OF Net_608 : SIGNAL IS "U(0,2,B)2";
    ATTRIBUTE soft OF Net_608 : SIGNAL IS 1;
    SIGNAL Net_608_split : bit;
    ATTRIBUTE placement_force OF Net_608_split : SIGNAL IS "U(1,2,A)0";
    SIGNAL Net_608_split_1 : bit;
    ATTRIBUTE placement_force OF Net_608_split_1 : SIGNAL IS "U(1,2,B)0";
    SIGNAL Net_608_split_10 : bit;
    ATTRIBUTE placement_force OF Net_608_split_10 : SIGNAL IS "U(0,1,A)0";
    SIGNAL Net_608_split_11 : bit;
    ATTRIBUTE placement_force OF Net_608_split_11 : SIGNAL IS "U(0,3,B)0";
    SIGNAL Net_608_split_12 : bit;
    ATTRIBUTE placement_force OF Net_608_split_12 : SIGNAL IS "U(1,3,A)0";
    SIGNAL Net_608_split_13 : bit;
    ATTRIBUTE placement_force OF Net_608_split_13 : SIGNAL IS "U(0,3,A)0";
    SIGNAL Net_608_split_14 : bit;
    ATTRIBUTE placement_force OF Net_608_split_14 : SIGNAL IS "U(0,4,A)0";
    SIGNAL Net_608_split_15 : bit;
    ATTRIBUTE placement_force OF Net_608_split_15 : SIGNAL IS "U(0,2,A)0";
    SIGNAL Net_608_split_16 : bit;
    ATTRIBUTE placement_force OF Net_608_split_16 : SIGNAL IS "U(0,2,B)0";
    SIGNAL Net_608_split_17 : bit;
    ATTRIBUTE placement_force OF Net_608_split_17 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_608_split_2 : bit;
    ATTRIBUTE placement_force OF Net_608_split_2 : SIGNAL IS "U(0,4,B)0";
    SIGNAL Net_608_split_3 : bit;
    ATTRIBUTE placement_force OF Net_608_split_3 : SIGNAL IS "U(1,3,B)0";
    SIGNAL Net_608_split_4 : bit;
    ATTRIBUTE placement_force OF Net_608_split_4 : SIGNAL IS "U(0,0,B)0";
    SIGNAL Net_608_split_5 : bit;
    ATTRIBUTE placement_force OF Net_608_split_5 : SIGNAL IS "U(1,0,B)0";
    SIGNAL Net_608_split_6 : bit;
    ATTRIBUTE placement_force OF Net_608_split_6 : SIGNAL IS "U(1,1,A)0";
    SIGNAL Net_608_split_7 : bit;
    ATTRIBUTE placement_force OF Net_608_split_7 : SIGNAL IS "U(1,0,A)0";
    SIGNAL Net_608_split_8 : bit;
    ATTRIBUTE placement_force OF Net_608_split_8 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_608_split_9 : bit;
    ATTRIBUTE placement_force OF Net_608_split_9 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_609 : bit;
    SIGNAL Net_610 : bit;
    SIGNAL Net_611 : bit;
    SIGNAL Net_612 : bit;
    SIGNAL Net_613 : bit;
    SIGNAL Net_614 : bit;
    SIGNAL Net_615 : bit;
    SIGNAL Net_616 : bit;
    SIGNAL Net_619 : bit;
    ATTRIBUTE placement_force OF Net_619 : SIGNAL IS "U(2,4,A)3";
    ATTRIBUTE soft OF Net_619 : SIGNAL IS 1;
    SIGNAL Net_619_split : bit;
    ATTRIBUTE placement_force OF Net_619_split : SIGNAL IS "U(2,3,A)0";
    SIGNAL Net_619_split_1 : bit;
    ATTRIBUTE placement_force OF Net_619_split_1 : SIGNAL IS "U(2,0,B)0";
    SIGNAL Net_619_split_10 : bit;
    ATTRIBUTE placement_force OF Net_619_split_10 : SIGNAL IS "U(3,5,A)0";
    SIGNAL Net_619_split_11 : bit;
    ATTRIBUTE placement_force OF Net_619_split_11 : SIGNAL IS "U(1,4,A)0";
    SIGNAL Net_619_split_12 : bit;
    ATTRIBUTE placement_force OF Net_619_split_12 : SIGNAL IS "U(2,2,A)0";
    SIGNAL Net_619_split_13 : bit;
    ATTRIBUTE placement_force OF Net_619_split_13 : SIGNAL IS "U(2,4,B)0";
    SIGNAL Net_619_split_14 : bit;
    ATTRIBUTE placement_force OF Net_619_split_14 : SIGNAL IS "U(1,4,B)0";
    SIGNAL Net_619_split_15 : bit;
    ATTRIBUTE placement_force OF Net_619_split_15 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_619_split_16 : bit;
    ATTRIBUTE placement_force OF Net_619_split_16 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_619_split_17 : bit;
    ATTRIBUTE placement_force OF Net_619_split_17 : SIGNAL IS "U(2,5,B)0";
    SIGNAL Net_619_split_2 : bit;
    ATTRIBUTE placement_force OF Net_619_split_2 : SIGNAL IS "U(3,4,B)0";
    SIGNAL Net_619_split_3 : bit;
    ATTRIBUTE placement_force OF Net_619_split_3 : SIGNAL IS "U(2,3,B)0";
    SIGNAL Net_619_split_4 : bit;
    ATTRIBUTE placement_force OF Net_619_split_4 : SIGNAL IS "U(0,5,A)0";
    SIGNAL Net_619_split_5 : bit;
    ATTRIBUTE placement_force OF Net_619_split_5 : SIGNAL IS "U(0,5,B)0";
    SIGNAL Net_619_split_6 : bit;
    ATTRIBUTE placement_force OF Net_619_split_6 : SIGNAL IS "U(1,5,A)0";
    SIGNAL Net_619_split_7 : bit;
    ATTRIBUTE placement_force OF Net_619_split_7 : SIGNAL IS "U(2,5,A)0";
    SIGNAL Net_619_split_8 : bit;
    ATTRIBUTE placement_force OF Net_619_split_8 : SIGNAL IS "U(1,5,B)0";
    SIGNAL Net_619_split_9 : bit;
    ATTRIBUTE placement_force OF Net_619_split_9 : SIGNAL IS "U(3,5,B)0";
    SIGNAL Net_620 : bit;
    ATTRIBUTE placement_force OF Net_620 : SIGNAL IS "U(0,1,B)1";
    SIGNAL Net_655_0 : bit;
    ATTRIBUTE placement_force OF Net_655_0 : SIGNAL IS "U(2,3,B)2";
    SIGNAL Net_655_1 : bit;
    ATTRIBUTE placement_force OF Net_655_1 : SIGNAL IS "U(3,3,A)2";
    SIGNAL Net_655_2 : bit;
    ATTRIBUTE placement_force OF Net_655_2 : SIGNAL IS "U(2,4,A)1";
    SIGNAL Net_704 : bit;
    SIGNAL Net_705 : bit;
    ATTRIBUTE global_signal OF Net_705 : SIGNAL IS true;
    SIGNAL Net_705_local : bit;
    SIGNAL P3_10(0)__PA : bit;
    SIGNAL P3_12(0)__PA : bit;
    SIGNAL P3_13(0)__PA : bit;
    SIGNAL P3_14(0)__PA : bit;
    SIGNAL P3_15(0)__PA : bit;
    SIGNAL P3_16(0)__PA : bit;
    SIGNAL P3_3(0)__PA : bit;
    SIGNAL P3_4(0)__PA : bit;
    SIGNAL P3_6(0)__PA : bit;
    SIGNAL P3_8(0)__PA : bit;
    SIGNAL P4_10(0)__PA : bit;
    SIGNAL P4_11(0)__PA : bit;
    SIGNAL P4_12(0)__PA : bit;
    SIGNAL P4_13(0)__PA : bit;
    SIGNAL P4_14(0)__PA : bit;
    SIGNAL P4_15(0)__PA : bit;
    SIGNAL P4_16(0)__PA : bit;
    SIGNAL P4_17(0)__PA : bit;
    SIGNAL P4_18(0)__PA : bit;
    SIGNAL P4_3(0)__PA : bit;
    SIGNAL P4_4(0)__PA : bit;
    SIGNAL P4_5(0)__PA : bit;
    SIGNAL P4_6(0)__PA : bit;
    SIGNAL P4_7(0)__PA : bit;
    SIGNAL P4_8(0)__PA : bit;
    SIGNAL P4_9(0)__PA : bit;
    SIGNAL RP_GPIO_12(0)__PA : bit;
    SIGNAL RP_GPIO_13(0)__PA : bit;
    SIGNAL RP_GPIO_16(0)__PA : bit;
    SIGNAL RP_GPIO_17(0)__PA : bit;
    SIGNAL RP_GPIO_18(0)__PA : bit;
    SIGNAL RP_GPIO_19(0)__PA : bit;
    SIGNAL RP_GPIO_20(0)__PA : bit;
    SIGNAL RP_GPIO_21(0)__PA : bit;
    SIGNAL RP_GPIO_22(0)__PA : bit;
    SIGNAL RP_GPIO_23(0)__PA : bit;
    SIGNAL RP_GPIO_24(0)__PA : bit;
    SIGNAL RP_GPIO_25(0)__PA : bit;
    SIGNAL RP_GPIO_26(0)__PA : bit;
    SIGNAL RP_GPIO_27(0)__PA : bit;
    SIGNAL RP_GPIO_5(0)__PA : bit;
    SIGNAL RP_GPIO_6(0)__PA : bit;
    SIGNAL VBLANK(0)__PA : bit;
    SIGNAL VSYNC(0)__PA : bit;
    SIGNAL \ILO_Trim_1:Net_25\ : bit;
    SIGNAL \ILO_Trim_1:Net_26\ : bit;
    SIGNAL \ILO_Trim_1:Net_27\ : bit;
    SIGNAL \MODULE_4:g1:a0:gx:u0:eq_7\ : bit;
    ATTRIBUTE placement_force OF \MODULE_4:g1:a0:gx:u0:eq_7\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \MODULE_4:g1:a0:gx:u0:gt_2\ : bit;
    ATTRIBUTE placement_force OF \MODULE_4:g1:a0:gx:u0:gt_2\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \MODULE_4:g1:a0:gx:u0:gt_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_4:g1:a0:gx:u0:gt_5\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \MODULE_4:g1:a0:gx:u0:gt_8\ : bit;
    ATTRIBUTE placement_force OF \MODULE_4:g1:a0:gx:u0:gt_8\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \MODULE_4:g1:a0:gx:u0:lt_2\ : bit;
    ATTRIBUTE placement_force OF \MODULE_4:g1:a0:gx:u0:lt_2\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \MODULE_4:g1:a0:gx:u0:lt_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_4:g1:a0:gx:u0:lt_5\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \MODULE_7:g1:a0:gx:u0:lt_8\ : bit;
    ATTRIBUTE placement_force OF \MODULE_7:g1:a0:gx:u0:lt_8\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \MODULE_8:g1:a0:gx:u0:gt_2\ : bit;
    ATTRIBUTE placement_force OF \MODULE_8:g1:a0:gx:u0:gt_2\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \MODULE_8:g1:a0:gx:u0:lt_2\ : bit;
    ATTRIBUTE placement_force OF \MODULE_8:g1:a0:gx:u0:lt_2\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \MODULE_8:g1:a0:gx:u0:lt_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_8:g1:a0:gx:u0:lt_5\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \MODULE_9:g1:a0:gx:u0:gt_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_9:g1:a0:gx:u0:gt_5\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \MODULE_9:g1:a0:gx:u0:lt_5\ : bit;
    ATTRIBUTE placement_force OF \MODULE_9:g1:a0:gx:u0:lt_5\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,4,A)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL lineClk : bit;
    ATTRIBUTE placement_force OF lineClk : SIGNAL IS "U(3,1,A)1";
    ATTRIBUTE soft OF lineClk : SIGNAL IS 1;
    SIGNAL tmpOE__LED5_4_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__LED5_4_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    ATTRIBUTE lib_model OF Net_608_split : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_608_split : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF LED5_4(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF LED5_4(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF RP_GPIO_18(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF RP_GPIO_18(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF P3_3(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF P3_3(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF P3_16(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF P3_16(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF HBLANK(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF HBLANK(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF VBLANK(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF VBLANK(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF HSYNC(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF HSYNC(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF VSYNC(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF VSYNC(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF P3_13(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF P3_13(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF P3_15(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF P3_15(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF P3_4(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF P3_4(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF P3_6(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF P3_6(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF P3_8(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF P3_8(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF P3_10(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF P3_10(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF P3_12(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF P3_12(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF P3_14(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF P3_14(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF P4_3(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF P4_3(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF P4_5(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF P4_5(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF P4_7(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF P4_7(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF P4_9(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF P4_9(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF P4_11(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF P4_11(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF P4_13(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF P4_13(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF P4_15(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF P4_15(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF P4_4(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF P4_4(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF P4_6(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF P4_6(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF P4_8(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF P4_8(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF P4_10(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF P4_10(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF P4_12(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF P4_12(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF P4_14(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF P4_14(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF P4_16(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF P4_16(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF P4_18(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF P4_18(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF P4_17(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF P4_17(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF RP_GPIO_17(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF RP_GPIO_17(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF RP_GPIO_27(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF RP_GPIO_27(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF RP_GPIO_22(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF RP_GPIO_22(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF RP_GPIO_23(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF RP_GPIO_23(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF RP_GPIO_24(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF RP_GPIO_24(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF RP_GPIO_25(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF RP_GPIO_25(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF RP_GPIO_5(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF RP_GPIO_5(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF RP_GPIO_6(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF RP_GPIO_6(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF RP_GPIO_12(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF RP_GPIO_12(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF RP_GPIO_13(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF RP_GPIO_13(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF RP_GPIO_19(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF RP_GPIO_19(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF RP_GPIO_16(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF RP_GPIO_16(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF RP_GPIO_26(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF RP_GPIO_26(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF RP_GPIO_20(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF RP_GPIO_20(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF RP_GPIO_21(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF RP_GPIO_21(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Net_596 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_596 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_586 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_586 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_576 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_576 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_568 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_568 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF CharClk : LABEL IS "macrocell6";
    ATTRIBUTE Location OF CharClk : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF lineClk : LABEL IS "macrocell7";
    ATTRIBUTE Location OF lineClk : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_619_split_5 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_619_split_5 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_619_split_4 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_619_split_4 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_619_split_3 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_619_split_3 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_619_split_2 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_619_split_2 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_619_split_1 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_619_split_1 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_619_split : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_619_split : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_608_split_17 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_608_split_17 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_608_split_16 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_608_split_16 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_608_split_15 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_608_split_15 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_608_split_14 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_608_split_14 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_562 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_562 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_608_split_13 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_608_split_13 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_608_split_12 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_608_split_12 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_608_split_11 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_608_split_11 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_608_split_10 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_608_split_10 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_608_split_9 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_608_split_9 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_608_split_8 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_608_split_8 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_608_split_7 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Net_608_split_7 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_608_split_6 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Net_608_split_6 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_608_split_5 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_608_split_5 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_608_split_4 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_608_split_4 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_608 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_608 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_619 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_619 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_620 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_620 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:eq_7\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \MODULE_4:g1:a0:gx:u0:eq_7\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_608_split_3 : LABEL IS "macrocell34";
    ATTRIBUTE Location OF Net_608_split_3 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:gt_8\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \MODULE_4:g1:a0:gx:u0:gt_8\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:lt_5\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \MODULE_4:g1:a0:gx:u0:lt_5\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:gt_5\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \MODULE_4:g1:a0:gx:u0:gt_5\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:lt_2\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \MODULE_4:g1:a0:gx:u0:lt_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \MODULE_4:g1:a0:gx:u0:gt_2\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \MODULE_4:g1:a0:gx:u0:gt_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_619_split_10 : LABEL IS "macrocell40";
    ATTRIBUTE Location OF Net_619_split_10 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \MODULE_7:g1:a0:gx:u0:lt_8\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \MODULE_7:g1:a0:gx:u0:lt_8\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_608_split_2 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_608_split_2 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_619_split_9 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_619_split_9 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \MODULE_8:g1:a0:gx:u0:lt_5\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \MODULE_8:g1:a0:gx:u0:lt_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MODULE_8:g1:a0:gx:u0:lt_2\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \MODULE_8:g1:a0:gx:u0:lt_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \MODULE_8:g1:a0:gx:u0:gt_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \MODULE_8:g1:a0:gx:u0:gt_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MODULE_9:g1:a0:gx:u0:lt_5\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \MODULE_9:g1:a0:gx:u0:lt_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MODULE_9:g1:a0:gx:u0:gt_5\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \MODULE_9:g1:a0:gx:u0:gt_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_619_split_8 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_619_split_8 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_619_split_7 : LABEL IS "macrocell50";
    ATTRIBUTE Location OF Net_619_split_7 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_619_split_6 : LABEL IS "macrocell51";
    ATTRIBUTE Location OF Net_619_split_6 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_619_split_12 : LABEL IS "macrocell52";
    ATTRIBUTE Location OF Net_619_split_12 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF DMA_1 : LABEL IS "drqcell1";
    ATTRIBUTE Location OF DMA_1 : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \ILO_Trim_1:bILO_Trim_FF_Timer\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF Net_608_split_1 : LABEL IS "macrocell53";
    ATTRIBUTE Location OF Net_608_split_1 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF \ILO_Trim_1:CorrectionISR\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF Net_619_split_13 : LABEL IS "macrocell55";
    ATTRIBUTE Location OF Net_619_split_13 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_619_split_11 : LABEL IS "macrocell56";
    ATTRIBUTE Location OF Net_619_split_11 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_655_2 : LABEL IS "macrocell57";
    ATTRIBUTE Location OF Net_655_2 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_655_1 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF Net_655_1 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_655_0 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF Net_655_0 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_529_6 : LABEL IS "macrocell60";
    ATTRIBUTE Location OF Net_529_6 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_529_5 : LABEL IS "macrocell61";
    ATTRIBUTE Location OF Net_529_5 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_529_4 : LABEL IS "macrocell62";
    ATTRIBUTE Location OF Net_529_4 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_529_3 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF Net_529_3 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_529_2 : LABEL IS "macrocell64";
    ATTRIBUTE Location OF Net_529_2 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_529_1 : LABEL IS "macrocell65";
    ATTRIBUTE Location OF Net_529_1 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_529_0 : LABEL IS "macrocell66";
    ATTRIBUTE Location OF Net_529_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_538_9 : LABEL IS "macrocell67";
    ATTRIBUTE Location OF Net_538_9 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_538_8 : LABEL IS "macrocell68";
    ATTRIBUTE Location OF Net_538_8 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_538_7 : LABEL IS "macrocell69";
    ATTRIBUTE Location OF Net_538_7 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_538_6 : LABEL IS "macrocell70";
    ATTRIBUTE Location OF Net_538_6 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_538_5 : LABEL IS "macrocell71";
    ATTRIBUTE Location OF Net_538_5 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_538_4 : LABEL IS "macrocell72";
    ATTRIBUTE Location OF Net_538_4 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_538_3 : LABEL IS "macrocell73";
    ATTRIBUTE Location OF Net_538_3 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_538_2 : LABEL IS "macrocell74";
    ATTRIBUTE Location OF Net_538_2 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_538_1 : LABEL IS "macrocell75";
    ATTRIBUTE Location OF Net_538_1 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_538_0 : LABEL IS "macrocell76";
    ATTRIBUTE Location OF Net_538_0 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_619_split_14 : LABEL IS "macrocell77";
    ATTRIBUTE Location OF Net_619_split_14 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_619_split_15 : LABEL IS "macrocell78";
    ATTRIBUTE Location OF Net_619_split_15 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_619_split_16 : LABEL IS "macrocell79";
    ATTRIBUTE Location OF Net_619_split_16 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_619_split_17 : LABEL IS "macrocell80";
    ATTRIBUTE Location OF Net_619_split_17 : LABEL IS "U(2,5)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    Net_608_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_445,
            dclk_0 => Net_445_local,
            dclk_glb_1 => Net_705,
            dclk_1 => Net_705_local,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\);

    LED5_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED5_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED5_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED5_4(0)__PA,
            oe => open,
            pin_input => Net_620,
            pad_out => LED5_4(0)_PAD,
            pad_in => LED5_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_18:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_18(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_18",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_18(0)__PA,
            oe => open,
            fb => Net_600,
            pad_in => RP_GPIO_18(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5b96afab-c92f-4255-80a2-b58df2ee206e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_3(0)__PA,
            oe => open,
            pad_in => P3_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_16:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "086cf1ac-f1c1-4f7c-b63d-78b10398e633",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_16(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_16",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_16(0)__PA,
            oe => open,
            pad_in => P3_16(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HBLANK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2eed55c8-831a-4b33-9a1a-8ff42fcfe93a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HBLANK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HBLANK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HBLANK(0)__PA,
            oe => open,
            pin_input => Net_562,
            pad_out => HBLANK(0)_PAD,
            pad_in => HBLANK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VBLANK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "76e558d2-2e3d-451d-acb9-2b5ddd5d7dce",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VBLANK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VBLANK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => VBLANK(0)__PA,
            oe => open,
            pin_input => Net_576,
            pad_out => VBLANK(0)_PAD,
            pad_in => VBLANK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HSYNC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "54317922-cce0-423e-984b-732a65751c0f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HSYNC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HSYNC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HSYNC(0)__PA,
            oe => open,
            pin_input => Net_568,
            pad_out => HSYNC(0)_PAD,
            pad_in => HSYNC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VSYNC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e806da70-a8af-4767-a0a9-a9c0027bc471",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VSYNC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VSYNC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => VSYNC(0)__PA,
            oe => open,
            pin_input => Net_596,
            pad_out => VSYNC(0)_PAD,
            pad_in => VSYNC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_13:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bb325d76-7bed-417f-8c61-72bc1234d028",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_13(0)__PA,
            oe => open,
            pad_in => P3_13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_15:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e77c37d4-e451-4566-9879-0267aab1f775",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_15(0)__PA,
            oe => open,
            pad_in => P3_15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b1910ca5-a32a-4f8b-867e-dd5443ef2200",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_4(0)__PA,
            oe => open,
            pad_in => P3_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "380433bb-53ec-469a-92da-43d60b137954",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_6(0)__PA,
            oe => open,
            pad_in => P3_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "213ea0d3-2b3e-458d-aa0e-5881483e2873",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_8(0)__PA,
            oe => open,
            pad_in => P3_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_10:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "82d9d0d5-0fb0-4410-a062-2a6916820511",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_10(0)__PA,
            oe => open,
            pad_in => P3_10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_12:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "96c6f204-92d4-4b9d-99fa-7ca7ccd745f8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_12(0)__PA,
            oe => open,
            pad_in => P3_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P3_14:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0e461854-8d42-41a9-9004-427b2c4b4424",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P3_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P3_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P3_14(0)__PA,
            oe => open,
            pad_in => P3_14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "90e59b48-ade1-4d83-b8d3-07e2ef7f8cc7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_3(0)__PA,
            oe => open,
            pad_in => P4_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "319df697-327f-497e-9c59-ce5932e7a58f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_5(0)__PA,
            oe => open,
            pad_in => P4_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "20cb1cab-4292-44e1-9e39-6d39d52f98cf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_7(0)__PA,
            oe => open,
            pad_in => P4_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_9:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "03d181d6-c402-41c2-8aa4-579dcb1405a5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_9(0)__PA,
            oe => open,
            pad_in => P4_9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_11:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b5144355-9e2e-42bd-9c2c-87707bfaae1f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_11(0)__PA,
            oe => open,
            pad_in => P4_11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_13:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f9d69c9b-0301-47c5-8f89-9c25945699e4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_13(0)__PA,
            oe => open,
            pad_in => P4_13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_15:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e7752152-6171-4295-8206-5c34e5102123",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_15(0)__PA,
            oe => open,
            pad_in => P4_15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "95469529-e135-46b7-8604-214a243cf92e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_4(0)__PA,
            oe => open,
            pad_in => P4_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f3224f84-90fc-4c6d-ade0-9a2dd18fd8bf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_6(0)__PA,
            oe => open,
            pad_in => P4_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f7feff13-d069-4717-a94b-42d7cb341b44",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_8(0)__PA,
            oe => open,
            pad_in => P4_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_10:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7cd7e39f-faf9-4e76-8291-f0901a72dd41",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_10(0)__PA,
            oe => open,
            pad_in => P4_10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_12:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b071fe2c-b4c8-43e9-875e-f8b9b49fb4ea",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_12(0)__PA,
            oe => open,
            pad_in => P4_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_14:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "be297b59-a50f-4c87-ba44-63cf2663b23b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_14(0)__PA,
            oe => open,
            pad_in => P4_14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_16:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "07c882a0-f6ca-4589-93d4-96f082564cdf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_16(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_16",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_16(0)__PA,
            oe => open,
            pad_in => P4_16(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_18:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c886023b-8880-46b1-9ffd-1d587b8773e7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_18(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_18",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_18(0)__PA,
            oe => open,
            pad_in => P4_18(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P4_17:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2a5b14c5-d6c6-4f34-a72a-6ff36ef19d10",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P4_17(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P4_17",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P4_17(0)__PA,
            oe => open,
            pad_in => P4_17(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_17:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "57293c04-da7a-4312-8aca-765287d073f9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_17(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_17",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_17(0)__PA,
            oe => open,
            fb => Net_601,
            pad_in => RP_GPIO_17(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_27:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "02d9e824-927e-47ca-8a8f-2f3e8f93d0b3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_27(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_27",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_27(0)__PA,
            oe => open,
            fb => Net_602,
            pad_in => RP_GPIO_27(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_22:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "0442d18d-a01c-496d-a7aa-08d8ad57c8c7",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_22(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_22",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_22(0)__PA,
            oe => open,
            fb => Net_603,
            pad_in => RP_GPIO_22(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_23:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8a976f6a-7079-4bca-a250-4d722bc6bd02",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_23(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_23",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_23(0)__PA,
            oe => open,
            fb => Net_604,
            pad_in => RP_GPIO_23(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_24:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "435aec2a-5ae9-40f1-b41c-0fc4c93f47d2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_24(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_24",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_24(0)__PA,
            oe => open,
            fb => Net_605,
            pad_in => RP_GPIO_24(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_25:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8637ad47-76dc-45ab-be2b-55f9297ec436",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_25(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_25",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_25(0)__PA,
            oe => open,
            fb => Net_606,
            pad_in => RP_GPIO_25(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_5:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2c37d931-380c-4d58-89ad-55e1dc891202",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_5(0)__PA,
            oe => open,
            fb => Net_607,
            pad_in => RP_GPIO_5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_6:logicalport
        GENERIC MAP(
            drive_mode => "111",
            ibuf_enabled => "1",
            id => "5ccfa861-47e2-4de9-aa0a-b5f54010b13c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_6(0)__PA,
            oe => open,
            fb => Net_609,
            pad_in => RP_GPIO_6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_12:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "af5db3c9-f1ce-4082-9d22-7652d364245e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_12(0)__PA,
            oe => open,
            fb => Net_610,
            pad_in => RP_GPIO_12(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_13:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "b52a5bf5-ccc2-4e93-8d05-c84b93239358",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_13(0)__PA,
            oe => open,
            fb => Net_611,
            pad_in => RP_GPIO_13(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_19:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "0d7c5bdd-e10d-4799-88e1-ff7b7e68ce37",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_19(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_19",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_19(0)__PA,
            oe => open,
            fb => Net_612,
            pad_in => RP_GPIO_19(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_16:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "b5893083-4dc7-4433-bfe8-4c6d9d2ed0a6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_16(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_16",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_16(0)__PA,
            oe => open,
            fb => Net_613,
            pad_in => RP_GPIO_16(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_26:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "3452cf35-3204-4110-a95a-48e50291aec5",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_26(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_26",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_26(0)__PA,
            oe => open,
            fb => Net_614,
            pad_in => RP_GPIO_26(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_20:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "e128e4c3-3a7f-4e0b-a86d-63d480d4a5aa",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_20(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_20",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_20(0)__PA,
            oe => open,
            fb => Net_615,
            pad_in => RP_GPIO_20(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RP_GPIO_21:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "509be0a0-842e-4b1b-a60c-64fd1cdc0224",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RP_GPIO_21(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RP_GPIO_21",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RP_GPIO_21(0)__PA,
            oe => open,
            fb => Net_616,
            pad_in => RP_GPIO_21(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_596:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            clken_mode => 1)
        PORT MAP(
            q => Net_596,
            main_0 => Net_538_9,
            main_1 => \MODULE_4:g1:a0:gx:u0:gt_8\,
            main_2 => \MODULE_4:g1:a0:gx:u0:lt_5\,
            main_3 => \MODULE_4:g1:a0:gx:u0:gt_5\,
            main_4 => \MODULE_4:g1:a0:gx:u0:lt_2\,
            main_5 => \MODULE_4:g1:a0:gx:u0:gt_2\);

    Net_586:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => Net_586,
            main_0 => Net_538_9,
            main_1 => Net_538_8,
            main_2 => \MODULE_4:g1:a0:gx:u0:eq_7\);

    Net_576:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => Net_576,
            main_0 => Net_538_9,
            main_1 => Net_538_5,
            main_2 => \MODULE_7:g1:a0:gx:u0:lt_8\);

    Net_568:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_5) + (main_0 * !main_1 * main_2 * !main_5 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_4 * !main_5 * main_6)",
            clken_mode => 1)
        PORT MAP(
            q => Net_568,
            main_0 => Net_529_6,
            main_1 => Net_529_5,
            main_2 => \MODULE_8:g1:a0:gx:u0:lt_5\,
            main_3 => \MODULE_8:g1:a0:gx:u0:lt_2\,
            main_4 => \MODULE_8:g1:a0:gx:u0:gt_2\,
            main_5 => \MODULE_9:g1:a0:gx:u0:lt_5\,
            main_6 => \MODULE_9:g1:a0:gx:u0:gt_5\);

    CharClk:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => CharClk,
            main_0 => Net_655_2,
            main_1 => Net_655_1,
            main_2 => Net_655_0);

    lineClk:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            clken_mode => 1)
        PORT MAP(
            q => lineClk,
            main_0 => Net_529_6,
            main_1 => Net_529_5,
            main_2 => Net_529_4,
            main_3 => Net_529_3,
            main_4 => Net_529_2,
            main_5 => Net_529_1,
            main_6 => Net_529_0);

    Net_619_split_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_5,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_4,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_3,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_2,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_1,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_608_split_17:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_17,
            main_0 => Net_608_split_4,
            main_1 => Net_608_split_5,
            main_2 => Net_608_split_6,
            main_3 => Net_608_split_7,
            main_4 => Net_608_split_8,
            main_5 => Net_608_split_9,
            main_6 => Net_608_split_10,
            main_7 => Net_608_split_16);

    Net_608_split_16:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_16,
            main_0 => Net_608_split_11,
            main_1 => Net_608_split_12,
            main_2 => Net_608_split_13,
            main_3 => Net_608_split_14,
            main_4 => Net_608_split_15);

    Net_608_split_15:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_15,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_14:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_14,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_562:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => Net_562,
            main_0 => Net_529_6,
            main_1 => \MODULE_9:g1:a0:gx:u0:lt_5\,
            main_2 => \MODULE_9:g1:a0:gx:u0:gt_5\);

    Net_608_split_13:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_13,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_12:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_12,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_11:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_11,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_10:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * !main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_10,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_9:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_9,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_8:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_8,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_7,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_6,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_5,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_608_split_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_4,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => Net_538_7,
            main_1 => Net_538_6,
            main_2 => Net_538_5,
            main_3 => Net_538_4,
            main_4 => Net_538_3,
            main_5 => Net_538_2,
            main_6 => Net_538_1,
            main_7 => Net_538_0);

    Net_608:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608,
            main_0 => Net_608_split,
            main_1 => Net_608_split_1,
            main_2 => Net_608_split_2,
            main_3 => Net_608_split_3,
            main_4 => Net_608_split_17);

    Net_619:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619,
            main_0 => Net_619_split,
            main_1 => Net_619_split_1,
            main_2 => Net_619_split_2,
            main_3 => Net_619_split_3,
            main_4 => Net_619_split_17);

    Net_620:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_620,
            main_0 => Net_608,
            main_1 => Net_619);

    \MODULE_4:g1:a0:gx:u0:eq_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:eq_7\,
            main_0 => Net_538_7,
            main_1 => Net_538_6,
            main_2 => Net_538_5,
            main_3 => Net_538_4,
            main_4 => Net_538_3,
            main_5 => Net_538_2,
            main_6 => Net_538_1,
            main_7 => Net_538_0);

    Net_608_split_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_3,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    \MODULE_4:g1:a0:gx:u0:gt_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:gt_8\,
            main_0 => Net_538_8,
            main_1 => Net_538_7,
            main_2 => Net_538_6);

    \MODULE_4:g1:a0:gx:u0:lt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:lt_5\,
            main_0 => Net_538_5,
            main_1 => Net_538_4,
            main_2 => Net_538_3);

    \MODULE_4:g1:a0:gx:u0:gt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:gt_5\,
            main_0 => Net_538_5,
            main_1 => Net_538_4);

    \MODULE_4:g1:a0:gx:u0:lt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:lt_2\,
            main_0 => Net_538_2,
            main_1 => Net_538_1,
            main_2 => Net_538_0);

    \MODULE_4:g1:a0:gx:u0:gt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_4:g1:a0:gx:u0:gt_2\,
            main_0 => Net_538_2,
            main_1 => Net_538_1);

    Net_619_split_10:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * !main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_10,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    \MODULE_7:g1:a0:gx:u0:lt_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_7:g1:a0:gx:u0:lt_8\,
            main_0 => Net_538_8,
            main_1 => Net_538_7,
            main_2 => Net_538_6);

    Net_608_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_2,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    Net_619_split_9:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_9,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    \MODULE_8:g1:a0:gx:u0:lt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_8:g1:a0:gx:u0:lt_5\,
            main_0 => Net_529_5,
            main_1 => Net_529_4,
            main_2 => Net_529_3);

    \MODULE_8:g1:a0:gx:u0:lt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_8:g1:a0:gx:u0:lt_2\,
            main_0 => Net_529_2,
            main_1 => Net_529_1);

    \MODULE_8:g1:a0:gx:u0:gt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_8:g1:a0:gx:u0:gt_2\,
            main_0 => Net_529_2,
            main_1 => Net_529_1,
            main_2 => Net_529_0);

    \MODULE_9:g1:a0:gx:u0:lt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_9:g1:a0:gx:u0:lt_5\,
            main_0 => Net_529_5,
            main_1 => Net_529_4);

    \MODULE_9:g1:a0:gx:u0:gt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_9:g1:a0:gx:u0:gt_5\,
            main_0 => Net_529_5,
            main_1 => Net_529_4,
            main_2 => Net_529_3);

    Net_619_split_8:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_8,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_7,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_6,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_12:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_12,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    DMA_1:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => '0',
            termin => '0',
            termout => Net_704,
            clock => ClockBlock_BUS_CLK);

    \ILO_Trim_1:bILO_Trim_FF_Timer\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => ClockBlock_1k,
            timer_reset => ClockBlock_1k,
            tc => \ILO_Trim_1:Net_25\,
            cmp => \ILO_Trim_1:Net_26\,
            irq => \ILO_Trim_1:Net_27\);

    Net_608_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_608_split_1,
            main_0 => Net_600,
            main_1 => Net_601,
            main_2 => Net_602,
            main_3 => Net_603,
            main_4 => Net_604,
            main_5 => Net_605,
            main_6 => Net_606,
            main_7 => Net_607);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \ILO_Trim_1:CorrectionISR\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => ClockBlock_1k,
            clock => ClockBlock_BUS_CLK);

    Net_619_split_13:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_13,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_11:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_11,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_655_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_655_2,
            clock_0 => Net_445,
            main_0 => Net_655_1,
            main_1 => Net_655_0);

    Net_655_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_655_1,
            clock_0 => Net_445,
            main_0 => Net_655_0);

    Net_655_0:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_655_0,
            clock_0 => Net_445);

    Net_529_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_529_6,
            clock_0 => Net_445,
            main_0 => CharClk,
            main_1 => lineClk,
            main_2 => Net_529_6,
            main_3 => Net_529_5,
            main_4 => Net_529_4,
            main_5 => Net_529_3,
            main_6 => Net_529_2,
            main_7 => Net_529_1,
            main_8 => Net_529_0);

    Net_529_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_529_5,
            clock_0 => Net_445,
            main_0 => CharClk,
            main_1 => lineClk,
            main_2 => Net_529_5,
            main_3 => Net_529_4,
            main_4 => Net_529_3,
            main_5 => Net_529_2,
            main_6 => Net_529_1,
            main_7 => Net_529_0);

    Net_529_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5 * main_6) + (main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_529_4,
            clock_0 => Net_445,
            main_0 => CharClk,
            main_1 => lineClk,
            main_2 => Net_529_4,
            main_3 => Net_529_3,
            main_4 => Net_529_2,
            main_5 => Net_529_1,
            main_6 => Net_529_0);

    Net_529_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4 * main_5) + (main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_529_3,
            clock_0 => Net_445,
            main_0 => CharClk,
            main_1 => lineClk,
            main_2 => Net_529_3,
            main_3 => Net_529_2,
            main_4 => Net_529_1,
            main_5 => Net_529_0);

    Net_529_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * main_4) + (main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_529_2,
            clock_0 => Net_445,
            main_0 => CharClk,
            main_1 => lineClk,
            main_2 => Net_529_2,
            main_3 => Net_529_1,
            main_4 => Net_529_0);

    Net_529_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_529_1,
            clock_0 => Net_445,
            main_0 => CharClk,
            main_1 => lineClk,
            main_2 => Net_529_1,
            main_3 => Net_529_0);

    Net_529_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_529_0,
            clock_0 => Net_445,
            main_0 => CharClk,
            main_1 => lineClk,
            main_2 => Net_529_0);

    Net_538_9:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3 * main_4) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_9,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_9,
            main_3 => Net_538_8,
            main_4 => \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_538_8:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_8,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_8,
            main_3 => \VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_538_7:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_7,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_7,
            main_3 => Net_538_6,
            main_4 => Net_538_5,
            main_5 => Net_538_4,
            main_6 => Net_538_3,
            main_7 => Net_538_2,
            main_8 => Net_538_1,
            main_9 => Net_538_0);

    Net_538_6:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_6,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_6,
            main_3 => Net_538_5,
            main_4 => Net_538_4,
            main_5 => Net_538_3,
            main_6 => Net_538_2,
            main_7 => Net_538_1,
            main_8 => Net_538_0);

    Net_538_5:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_5,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_5,
            main_3 => Net_538_4,
            main_4 => Net_538_3,
            main_5 => Net_538_2,
            main_6 => Net_538_1,
            main_7 => Net_538_0);

    Net_538_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3 * main_4 * main_5 * main_6) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_4,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_4,
            main_3 => Net_538_3,
            main_4 => Net_538_2,
            main_5 => Net_538_1,
            main_6 => Net_538_0);

    Net_538_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3 * main_4 * main_5) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_3,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_3,
            main_3 => Net_538_2,
            main_4 => Net_538_1,
            main_5 => Net_538_0);

    Net_538_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3 * main_4) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_2,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_2,
            main_3 => Net_538_1,
            main_4 => Net_538_0);

    Net_538_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_1,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_1,
            main_3 => Net_538_0);

    Net_538_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_538_0,
            clock_0 => Net_445,
            main_0 => Net_586,
            main_1 => lineClk,
            main_2 => Net_538_0);

    Net_619_split_14:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_14,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_15:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_15,
            main_0 => Net_609,
            main_1 => Net_610,
            main_2 => Net_611,
            main_3 => Net_612,
            main_4 => Net_613,
            main_5 => Net_614,
            main_6 => Net_615,
            main_7 => Net_616);

    Net_619_split_16:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_16,
            main_0 => Net_619_split_11,
            main_1 => Net_619_split_12,
            main_2 => Net_619_split_13,
            main_3 => Net_619_split_14,
            main_4 => Net_619_split_15);

    Net_619_split_17:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7)",
            clken_mode => 1)
        PORT MAP(
            q => Net_619_split_17,
            main_0 => Net_619_split_4,
            main_1 => Net_619_split_5,
            main_2 => Net_619_split_6,
            main_3 => Net_619_split_7,
            main_4 => Net_619_split_8,
            main_5 => Net_619_split_9,
            main_6 => Net_619_split_10,
            main_7 => Net_619_split_16);

END __DEFAULT__;
