// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "vio,Vivado 2018.3.1" *)
module accelerator_controls(clk, probe_out0, probe_out1, probe_out2);
  input clk;
  output [0:0]probe_out0;
  output [1:0]probe_out1;
  output [0:0]probe_out2;
endmodule
