\t (00:00:00) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:00)     Journal start - Tue Oct 10 10:20:45 2017
\t (00:00:00)         Host=WYU User=wyu08 Pid=11192 CPUs=4
\t (00:00:00) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe D:\MyProject\SDHCAL_DAQ\PCB&Schematic\FEB_ECal\Allegro\lib\sma_plated.dra
\t (00:00:00) 
   (00:00:00) Loading axlcore.cxt 
\t (00:00:00) Opening existing design...
\d (00:00:00) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/FEB_ECal/Allegro/lib/sma_plated.dra
\i (00:00:01) trapsize 4332
\i (00:00:01) trapsize 4254
\i (00:00:01) trapsize 4345
\i (00:00:01) trapsize 4426
\i (00:00:01) trapsize 8842
\i (00:00:02) generaledit 
\i (00:00:03) zoom in 1 
\i (00:00:03) setwindow pcb
\i (00:00:03) zoom in -192.651 102.667
\i (00:00:03) trapsize 4421
\i (00:00:03) zoom in 1 
\i (00:00:03) setwindow pcb
\i (00:00:03) zoom in -455.254 103.552
\i (00:00:03) trapsize 2210
\i (00:00:20) exit 
\e (00:00:20) Do you want to save the changes you made to sma_plated.dra?
\i (00:00:22) fillin no 
\t (00:00:22)     Journal end - Tue Oct 10 10:21:07 2017
