`timescale 1ns/1ns

module #(parameter WIDTH=64) adder(A, B, sum, zero, carryOut, overflow, negative);
initial assert (WIDTH >= 2);

input logic[WIDTH-1:0] A, B

output logic[WIDTH-1:0] sum; 
output logic carryOut, overflow, zero, negative;






endmodule
