TRACE::2025-11-14.15:23:21::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:21::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:21::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:22::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:22::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened new HwDB with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-11-14.15:23:23::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper"
		}]
}
TRACE::2025-11-14.15:23:23::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-11-14.15:23:23::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-11-14.15:23:23::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper"
		}]
}
TRACE::2025-11-14.15:23:23::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper"
		}]
}
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWDomain::checking for install qemu data   : 
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-11-14.15:23:23::SCWMssOS::No sw design opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::mss does not exists at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Creating sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Adding the swdes entry, created swdb D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::updating the scw layer changes to swdes at   D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Writing mss at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Completed writing the mss file at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-14.15:23:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-11-14.15:23:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-11-14.15:23:23::SCWMssOS::Completed writing the mss file at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-14.15:23:23::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-11-14.15:23:23::SCWMssOS::Saving the mss changes D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-14.15:23:23::SCWMssOS::Running validate of swdbs.
KEYINFO::2025-11-14.15:23:23::SCWMssOS::Could not open the swdb for D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
KEYINFO::2025-11-14.15:23:23::SCWMssOS::Could not open the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss is not found

TRACE::2025-11-14.15:23:23::SCWMssOS::Cleared the swdb table entry
TRACE::2025-11-14.15:23:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-11-14.15:23:23::SCWMssOS::Writing the mss file completed D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Commit changes completed.
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f054ddd21fd9d0c731686c150233a2b3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-11-14.15:23:23::SCWPlatform::Started generating the artifacts platform i2c_cpu_wrapper
TRACE::2025-11-14.15:23:23::SCWPlatform::Sanity checking of platform is completed
LOG::2025-11-14.15:23:23::SCWPlatform::Started generating the artifacts for system configuration i2c_cpu_wrapper
LOG::2025-11-14.15:23:23::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-11-14.15:23:23::SCWSystem::Not a boot domain 
LOG::2025-11-14.15:23:23::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-11-14.15:23:23::SCWDomain::Generating domain artifcats
TRACE::2025-11-14.15:23:23::SCWMssOS::Generating standalone artifcats
TRACE::2025-11-14.15:23:23::SCWMssOS:: Copying the user libraries. 
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Completed writing the mss file at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-14.15:23:23::SCWMssOS::Mss edits present, copying mssfile into export location D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-11-14.15:23:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-11-14.15:23:23::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-11-14.15:23:23::SCWMssOS::skipping the bsp build ... 
TRACE::2025-11-14.15:23:23::SCWMssOS::Copying to export directory.
TRACE::2025-11-14.15:23:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-11-14.15:23:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-11-14.15:23:23::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-11-14.15:23:23::SCWSystem::Completed Processing the sysconfig i2c_cpu_wrapper
LOG::2025-11-14.15:23:23::SCWPlatform::Completed generating the artifacts for system configuration i2c_cpu_wrapper
TRACE::2025-11-14.15:23:23::SCWPlatform::Started preparing the platform 
TRACE::2025-11-14.15:23:23::SCWSystem::Writing the bif file for system config i2c_cpu_wrapper
TRACE::2025-11-14.15:23:23::SCWSystem::dir created 
TRACE::2025-11-14.15:23:23::SCWSystem::Writing the bif 
TRACE::2025-11-14.15:23:23::SCWPlatform::Started writing the spfm file 
TRACE::2025-11-14.15:23:23::SCWPlatform::Started writing the xpfm file 
TRACE::2025-11-14.15:23:23::SCWPlatform::Completed generating the platform
TRACE::2025-11-14.15:23:23::SCWMssOS::Saving the mss changes D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-14.15:23:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-14.15:23:23::SCWMssOS::Commit changes completed.
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f054ddd21fd9d0c731686c150233a2b3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-11-14.15:23:23::SCWPlatform::updated the xpfm file.
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Saving the mss changes D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-14.15:23:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-14.15:23:23::SCWMssOS::Commit changes completed.
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:23::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:23::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:23::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:23::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:23::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f054ddd21fd9d0c731686c150233a2b3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::Saving the mss changes D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-14.15:23:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-14.15:23:24::SCWMssOS::Commit changes completed.
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f054ddd21fd9d0c731686c150233a2b3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-11-14.15:23:24::SCWPlatform::Started generating the artifacts platform i2c_cpu_wrapper
TRACE::2025-11-14.15:23:24::SCWPlatform::Sanity checking of platform is completed
LOG::2025-11-14.15:23:24::SCWPlatform::Started generating the artifacts for system configuration i2c_cpu_wrapper
LOG::2025-11-14.15:23:24::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-11-14.15:23:24::SCWDomain::Generating domain artifcats
TRACE::2025-11-14.15:23:24::SCWMssOS::Generating standalone artifcats
TRACE::2025-11-14.15:23:24::SCWMssOS:: Copying the user libraries. 
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::Completed writing the mss file at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-14.15:23:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-11-14.15:23:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-11-14.15:23:24::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-11-14.15:23:24::SCWMssOS::skipping the bsp build ... 
TRACE::2025-11-14.15:23:24::SCWMssOS::Copying to export directory.
TRACE::2025-11-14.15:23:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-11-14.15:23:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-11-14.15:23:24::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-11-14.15:23:24::SCWSystem::Completed Processing the sysconfig i2c_cpu_wrapper
LOG::2025-11-14.15:23:24::SCWPlatform::Completed generating the artifacts for system configuration i2c_cpu_wrapper
TRACE::2025-11-14.15:23:24::SCWPlatform::Started preparing the platform 
TRACE::2025-11-14.15:23:24::SCWSystem::Writing the bif file for system config i2c_cpu_wrapper
TRACE::2025-11-14.15:23:24::SCWSystem::dir created 
TRACE::2025-11-14.15:23:24::SCWSystem::Writing the bif 
TRACE::2025-11-14.15:23:24::SCWPlatform::Started writing the spfm file 
TRACE::2025-11-14.15:23:24::SCWPlatform::Started writing the xpfm file 
TRACE::2025-11-14.15:23:24::SCWPlatform::Completed generating the platform
TRACE::2025-11-14.15:23:24::SCWMssOS::Saving the mss changes D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-14.15:23:24::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-14.15:23:24::SCWMssOS::Commit changes completed.
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:23:24::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:23:24::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:23:24::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:23:24::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:23:24::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:23:24::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f054ddd21fd9d0c731686c150233a2b3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-11-14.15:23:24::SCWPlatform::updated the xpfm file.
LOG::2025-11-14.15:24:07::SCWPlatform::Started generating the artifacts platform i2c_cpu_wrapper
TRACE::2025-11-14.15:24:07::SCWPlatform::Sanity checking of platform is completed
LOG::2025-11-14.15:24:07::SCWPlatform::Started generating the artifacts for system configuration i2c_cpu_wrapper
LOG::2025-11-14.15:24:07::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-11-14.15:24:07::SCWSystem::Not a boot domain 
LOG::2025-11-14.15:24:07::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-11-14.15:24:07::SCWDomain::Generating domain artifcats
TRACE::2025-11-14.15:24:07::SCWMssOS::Generating standalone artifcats
TRACE::2025-11-14.15:24:07::SCWMssOS:: Copying the user libraries. 
TRACE::2025-11-14.15:24:07::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:07::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:07::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:07::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:24:07::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:24:07::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:07::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:24:07::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:07::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:24:07::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:07::SCWMssOS::Completed writing the mss file at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-14.15:24:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-11-14.15:24:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-11-14.15:24:07::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-11-14.15:24:07::SCWMssOS::doing bsp build ... 
TRACE::2025-11-14.15:24:07::SCWMssOS::System Command Ran  D: & cd  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-11-14.15:24:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-11-14.15:24:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-11-14.15:24:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-11-14.15:24:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-11-14.15:24:07::SCWMssOS::-Wextra"

TRACE::2025-11-14.15:24:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-11-14.15:24:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-11-14.15:24:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-11-14.15:24:07::SCWMssOS::-Wextra"

TRACE::2025-11-14.15:24:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v1_0/src"

TRACE::2025-11-14.15:24:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-11-14.15:24:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-11-14.15:24:07::SCWMssOS::-Wextra"

TRACE::2025-11-14.15:24:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2c_master_v1_0/src"

TRACE::2025-11-14.15:24:07::SCWMssOS::make -C microblaze_0/libsrc/i2c_master_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-11-14.15:24:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-11-14.15:24:07::SCWMssOS::-Wall -Wextra"

TRACE::2025-11-14.15:24:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-11-14.15:24:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-11-14.15:24:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-11-14.15:24:07::SCWMssOS::-Wall -Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-11-14.15:24:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-11-14.15:24:08::SCWMssOS::all -Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v1_0/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-11-14.15:24:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-11-14.15:24:08::SCWMssOS::xtra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Compiling gpio..."

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/i2c_master_v1_0/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/i2c_master_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-11-14.15:24:08::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-11-14.15:24:08::SCWMssOS::ll -Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Compiling i2c_master..."

TRACE::2025-11-14.15:24:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-11-14.15:24:08::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-11-14.15:24:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-11-14.15:24:08::SCWMssOS::-Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-11-14.15:24:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-11-14.15:24:08::SCWMssOS::-Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v1_0/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-11-14.15:24:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-11-14.15:24:08::SCWMssOS::-Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/i2c_master_v1_0/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/i2c_master_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-11-14.15:24:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-11-14.15:24:08::SCWMssOS::-Wall -Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-11-14.15:24:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-11-14.15:24:08::SCWMssOS::-Wall -Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-11-14.15:24:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-11-14.15:24:08::SCWMssOS::all -Wextra"

TRACE::2025-11-14.15:24:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-11-14.15:24:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-11-14.15:24:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-11-14.15:24:08::SCWMssOS::xtra"

TRACE::2025-11-14.15:24:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-11-14.15:24:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-11-14.15:24:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-11-14.15:24:09::SCWMssOS::xtra"

TRACE::2025-11-14.15:24:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-11-14.15:24:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-11-14.15:24:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-11-14.15:24:09::SCWMssOS::ll -Wextra"

TRACE::2025-11-14.15:24:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-11-14.15:24:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-11-14.15:24:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-11-14.15:24:09::SCWMssOS:: -Wextra"

TRACE::2025-11-14.15:24:09::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-11-14.15:24:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-11-14.15:24:10::SCWMssOS::make --no-print-directory archive

TRACE::2025-11-14.15:24:10::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-11-14.15:24:10::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_
TRACE::2025-11-14.15:24:10::SCWMssOS::0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0
TRACE::2025-11-14.15:24:10::SCWMssOS::/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xbram_g.o microblaze_0/lib/
TRACE::2025-11-14.15:24:10::SCWMssOS::microblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0
TRACE::2025-11-14.15:24:10::SCWMssOS::/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microbla
TRACE::2025-11-14.15:24:10::SCWMssOS::ze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_
TRACE::2025-11-14.15:24:10::SCWMssOS::0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/out
TRACE::2025-11-14.15:24:10::SCWMssOS::byte.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalid
TRACE::2025-11-14.15:24:10::SCWMssOS::ate_cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest
TRACE::2025-11-14.15:24:10::SCWMssOS::.o microblaze_0/lib/xil_util.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mi
TRACE::2025-11-14.15:24:10::SCWMssOS::croblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib
TRACE::2025-11-14.15:24:10::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_invalidate_i
TRACE::2025-11-14.15:24:10::SCWMssOS::cache_range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_in
TRACE::2025-11-14.15:24:10::SCWMssOS::validate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2025-11-14.15:24:10::SCWMssOS::icroblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xil_testmem.o m
TRACE::2025-11-14.15:24:10::SCWMssOS::icroblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaz
TRACE::2025-11-14.15:24:10::SCWMssOS::e_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/l
TRACE::2025-11-14.15:24:10::SCWMssOS::ib/xil_testio.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2025-11-14.15:24:10::SCWMssOS::'Finished building libraries'

TRACE::2025-11-14.15:24:10::SCWMssOS::Copying to export directory.
TRACE::2025-11-14.15:24:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-11-14.15:24:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-11-14.15:24:10::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-11-14.15:24:10::SCWSystem::Completed Processing the sysconfig i2c_cpu_wrapper
LOG::2025-11-14.15:24:10::SCWPlatform::Completed generating the artifacts for system configuration i2c_cpu_wrapper
TRACE::2025-11-14.15:24:10::SCWPlatform::Started preparing the platform 
TRACE::2025-11-14.15:24:10::SCWSystem::Writing the bif file for system config i2c_cpu_wrapper
TRACE::2025-11-14.15:24:10::SCWSystem::dir created 
TRACE::2025-11-14.15:24:10::SCWSystem::Writing the bif 
TRACE::2025-11-14.15:24:10::SCWPlatform::Started writing the spfm file 
TRACE::2025-11-14.15:24:10::SCWPlatform::Started writing the xpfm file 
TRACE::2025-11-14.15:24:10::SCWPlatform::Completed generating the platform
TRACE::2025-11-14.15:24:10::SCWMssOS::Saving the mss changes D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-14.15:24:10::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-14.15:24:10::SCWMssOS::Commit changes completed.
TRACE::2025-11-14.15:24:10::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:24:10::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:24:10::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:10::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:24:10::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:10::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:24:10::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:10::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:24:10::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:24:10::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:10::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:24:10::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:10::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:24:10::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:10::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:24:10::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:24:10::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:10::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:24:10::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:10::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:24:10::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:10::SCWWriter::formatted JSON is {
	"platformName":	"i2c_cpu_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"i2c_cpu_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/i2c_cpu_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"i2c_cpu_wrapper",
	"systems":	[{
			"systemName":	"i2c_cpu_wrapper",
			"systemDesc":	"i2c_cpu_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"i2c_cpu_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f054ddd21fd9d0c731686c150233a2b3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-11-14.15:24:10::SCWPlatform::updated the xpfm file.
TRACE::2025-11-14.15:24:10::SCWPlatform::Trying to open the hw design at D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA given D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA absoulate path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform::DSA directory D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw
TRACE::2025-11-14.15:24:10::SCWPlatform:: Platform Path D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/hw/i2c_cpu_wrapper.xsa
TRACE::2025-11-14.15:24:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-11-14.15:24:10::SCWPlatform::Trying to set the existing hwdb with name i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:10::SCWPlatform::Opened existing hwdb i2c_cpu_wrapper_0
TRACE::2025-11-14.15:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.15:24:10::SCWMssOS::Checking the sw design at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.15:24:10::SCWMssOS::DEBUG:  swdes dump  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.15:24:10::SCWMssOS::Sw design exists and opened at  D:/working/systemverilog/2025_11_14_I2C_IP_project/vitis_i2c/i2c_cpu_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
