Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul 16 13:14:53 2025
| Host         : Marian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UC/FSM_onehot_Stare_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.574        0.000                      0                  149        0.118        0.000                      0                  149        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.574        0.000                      0                  149        0.118        0.000                      0                  149        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 MPG_UP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_DOWN/q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.890ns (28.159%)  route 2.271ns (71.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    MPG_UP/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  MPG_UP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  MPG_UP/count_reg[6]/Q
                         net (fo=2, routed)           0.814     6.660    MPG_UP/MPG_ADAUGA/count_reg[6]
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.124     6.784 r  MPG_UP/q1_i_4/O
                         net (fo=1, routed)           0.423     7.207    MPG_UP/q1_i_4_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.331 f  MPG_UP/q1_i_3/O
                         net (fo=1, routed)           0.550     7.881    MPG_UP/q1_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  MPG_UP/q1_i_1/O
                         net (fo=3, routed)           0.483     8.488    MPG_DOWN/eqOp
    SLICE_X0Y93          FDRE                                         r  MPG_DOWN/q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.605    15.028    MPG_DOWN/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  MPG_DOWN/q1_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.062    MPG_DOWN/q1_reg
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 MPG_UP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_UP/q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.890ns (28.159%)  route 2.271ns (71.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    MPG_UP/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  MPG_UP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  MPG_UP/count_reg[6]/Q
                         net (fo=2, routed)           0.814     6.660    MPG_UP/MPG_ADAUGA/count_reg[6]
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.124     6.784 r  MPG_UP/q1_i_4/O
                         net (fo=1, routed)           0.423     7.207    MPG_UP/q1_i_4_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.331 f  MPG_UP/q1_i_3/O
                         net (fo=1, routed)           0.550     7.881    MPG_UP/q1_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  MPG_UP/q1_i_1/O
                         net (fo=3, routed)           0.483     8.488    MPG_UP/eqOp
    SLICE_X0Y93          FDRE                                         r  MPG_UP/q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.605    15.028    MPG_UP/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  MPG_UP/q1_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.062    MPG_UP/q1_reg
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 MPG_UP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_ADAUGA/q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.890ns (29.473%)  route 2.130ns (70.527%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    MPG_UP/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  MPG_UP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  MPG_UP/count_reg[6]/Q
                         net (fo=2, routed)           0.814     6.660    MPG_UP/MPG_ADAUGA/count_reg[6]
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.124     6.784 r  MPG_UP/q1_i_4/O
                         net (fo=1, routed)           0.423     7.207    MPG_UP/q1_i_4_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.331 f  MPG_UP/q1_i_3/O
                         net (fo=1, routed)           0.550     7.881    MPG_UP/q1_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  MPG_UP/q1_i_1/O
                         net (fo=3, routed)           0.342     8.347    MPG_ADAUGA/eqOp
    SLICE_X0Y94          FDRE                                         r  MPG_ADAUGA/q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.605    15.028    MPG_ADAUGA/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  MPG_ADAUGA/q1_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.205    15.062    MPG_ADAUGA/q1_reg
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/liber_ocupat_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.934ns (33.695%)  route 1.838ns (66.305%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  UC/FSM_onehot_Stare_reg[3]/Q
                         net (fo=9, routed)           0.839     6.623    UC/FSM_onehot_Stare_reg_n_0_[3]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.152     6.775 r  UC/FSM_onehot_Nx_Stare_reg[8]_i_3/O
                         net (fo=2, routed)           0.326     7.101    UC/FSM_onehot_Nx_Stare_reg[8]_i_3_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.326     7.427 r  UC/liber_ocupat_i_1/O
                         net (fo=13, routed)          0.673     8.100    UC/liber_ocupat_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  UC/liber_ocupat_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606    15.029    UC/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  UC/liber_ocupat_reg/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y99          FDRE (Setup_fdre_C_CE)      -0.205    15.047    UC/liber_ocupat_reg
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.934ns (35.246%)  route 1.716ns (64.754%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  UC/FSM_onehot_Stare_reg[3]/Q
                         net (fo=9, routed)           0.839     6.623    UC/FSM_onehot_Stare_reg_n_0_[3]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.152     6.775 r  UC/FSM_onehot_Nx_Stare_reg[8]_i_3/O
                         net (fo=2, routed)           0.326     7.101    UC/FSM_onehot_Nx_Stare_reg[8]_i_3_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.326     7.427 r  UC/liber_ocupat_i_1/O
                         net (fo=13, routed)          0.551     7.978    UC/liber_ocupat_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  UC/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606    15.029    UC/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  UC/data_reg[10]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y98          FDRE (Setup_fdre_C_CE)      -0.205    15.047    UC/data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.934ns (35.246%)  route 1.716ns (64.754%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  UC/FSM_onehot_Stare_reg[3]/Q
                         net (fo=9, routed)           0.839     6.623    UC/FSM_onehot_Stare_reg_n_0_[3]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.152     6.775 r  UC/FSM_onehot_Nx_Stare_reg[8]_i_3/O
                         net (fo=2, routed)           0.326     7.101    UC/FSM_onehot_Nx_Stare_reg[8]_i_3_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.326     7.427 r  UC/liber_ocupat_i_1/O
                         net (fo=13, routed)          0.551     7.978    UC/liber_ocupat_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  UC/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606    15.029    UC/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  UC/data_reg[2]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y98          FDRE (Setup_fdre_C_CE)      -0.205    15.047    UC/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.934ns (35.246%)  route 1.716ns (64.754%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  UC/FSM_onehot_Stare_reg[3]/Q
                         net (fo=9, routed)           0.839     6.623    UC/FSM_onehot_Stare_reg_n_0_[3]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.152     6.775 r  UC/FSM_onehot_Nx_Stare_reg[8]_i_3/O
                         net (fo=2, routed)           0.326     7.101    UC/FSM_onehot_Nx_Stare_reg[8]_i_3_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.326     7.427 r  UC/liber_ocupat_i_1/O
                         net (fo=13, routed)          0.551     7.978    UC/liber_ocupat_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  UC/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606    15.029    UC/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  UC/data_reg[3]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y98          FDRE (Setup_fdre_C_CE)      -0.205    15.047    UC/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.934ns (35.246%)  route 1.716ns (64.754%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  UC/FSM_onehot_Stare_reg[3]/Q
                         net (fo=9, routed)           0.839     6.623    UC/FSM_onehot_Stare_reg_n_0_[3]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.152     6.775 r  UC/FSM_onehot_Nx_Stare_reg[8]_i_3/O
                         net (fo=2, routed)           0.326     7.101    UC/FSM_onehot_Nx_Stare_reg[8]_i_3_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.326     7.427 r  UC/liber_ocupat_i_1/O
                         net (fo=13, routed)          0.551     7.978    UC/liber_ocupat_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  UC/data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606    15.029    UC/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  UC/data_reg[9]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y98          FDRE (Setup_fdre_C_CE)      -0.205    15.047    UC/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.934ns (35.654%)  route 1.686ns (64.346%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  UC/FSM_onehot_Stare_reg[3]/Q
                         net (fo=9, routed)           0.839     6.623    UC/FSM_onehot_Stare_reg_n_0_[3]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.152     6.775 r  UC/FSM_onehot_Nx_Stare_reg[8]_i_3/O
                         net (fo=2, routed)           0.326     7.101    UC/FSM_onehot_Nx_Stare_reg[8]_i_3_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.326     7.427 r  UC/liber_ocupat_i_1/O
                         net (fo=13, routed)          0.521     7.947    UC/liber_ocupat_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  UC/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606    15.029    UC/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  UC/data_reg[7]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y97          FDRE (Setup_fdre_C_CE)      -0.205    15.047    UC/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.934ns (35.791%)  route 1.676ns (64.208%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  UC/FSM_onehot_Stare_reg[3]/Q
                         net (fo=9, routed)           0.839     6.623    UC/FSM_onehot_Stare_reg_n_0_[3]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.152     6.775 r  UC/FSM_onehot_Nx_Stare_reg[8]_i_3/O
                         net (fo=2, routed)           0.326     7.101    UC/FSM_onehot_Nx_Stare_reg[8]_i_3_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.326     7.427 r  UC/liber_ocupat_i_1/O
                         net (fo=13, routed)          0.511     7.937    UC/liber_ocupat_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  UC/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606    15.029    UC/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  UC/data_reg[11]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.169    15.083    UC/data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  7.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 UC/cod_verificare_intermediar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.605     1.524    UC/clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  UC/cod_verificare_intermediar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  UC/cod_verificare_intermediar_reg[8]/Q
                         net (fo=2, routed)           0.066     1.732    UC/cod_verificare_intermediar[8]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  UC/data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.777    UC/data[8]
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[8]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     1.658    UC/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UC/cod_introdus_intermediar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.605     1.524    UC/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  UC/cod_introdus_intermediar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  UC/cod_introdus_intermediar_reg[7]/Q
                         net (fo=2, routed)           0.071     1.736    UC/cod_introdus_intermediar[7]
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  UC/data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.781    UC/data[7]
    SLICE_X0Y97          FDRE                                         r  UC/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  UC/data_reg[7]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.091     1.628    UC/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UC/cod_introdus_intermediar_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.876%)  route 0.130ns (41.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.605     1.524    UC/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  UC/cod_introdus_intermediar_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  UC/cod_introdus_intermediar_reg[4]/Q
                         net (fo=2, routed)           0.130     1.795    UC/cod_introdus_intermediar[4]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  UC/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    UC/data[4]
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[4]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120     1.660    UC/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UC/cod_introdus_intermediar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.662%)  route 0.125ns (37.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.605     1.524    UC/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  UC/cod_introdus_intermediar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  UC/cod_introdus_intermediar_reg[1]/Q
                         net (fo=2, routed)           0.125     1.813    UC/cod_introdus_intermediar[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  UC/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    UC/data[1]
    SLICE_X2Y97          FDRE                                         r  UC/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  UC/data_reg[1]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     1.661    UC/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UE/COUNT/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/cod_introdus_intermediar_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.453%)  route 0.121ns (42.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UE/COUNT/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  UE/COUNT/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  UE/COUNT/counter_reg[1]/Q
                         net (fo=9, routed)           0.121     1.809    UC/cod_introdus_intermediar_reg[11]_0[1]
    SLICE_X1Y97          FDRE                                         r  UC/cod_introdus_intermediar_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  UC/cod_introdus_intermediar_reg[5]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.070     1.610    UC/cod_introdus_intermediar_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UC/cod_verificare_intermediar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.509%)  route 0.175ns (48.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  UC/cod_verificare_intermediar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  UC/cod_verificare_intermediar_reg[0]/Q
                         net (fo=2, routed)           0.175     1.839    UC/cod_verificare_intermediar[0]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  UC/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    UC/data[0]
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[0]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     1.684    UC/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_Stare_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.987%)  route 0.179ns (49.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  UC/FSM_onehot_Stare_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  UC/FSM_onehot_Stare_reg[6]/Q
                         net (fo=20, routed)          0.179     1.843    UC/FSM_onehot_Stare_reg_n_0_[6]
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  UC/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.888    UC/data[6]
    SLICE_X2Y97          FDRE                                         r  UC/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  UC/data_reg[6]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     1.684    UC/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_Stare_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.709%)  route 0.181ns (49.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  UC/FSM_onehot_Stare_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  UC/FSM_onehot_Stare_reg[6]/Q
                         net (fo=20, routed)          0.181     1.845    UC/FSM_onehot_Stare_reg_n_0_[6]
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045     1.890 r  UC/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.890    UC/data[5]
    SLICE_X2Y97          FDRE                                         r  UC/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  UC/data_reg[5]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     1.684    UC/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UE/COUNT/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/cod_verificare_intermediar_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.668%)  route 0.153ns (48.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UE/COUNT/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  UE/COUNT/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  UE/COUNT/counter_reg[0]/Q
                         net (fo=10, routed)          0.153     1.841    UC/cod_introdus_intermediar_reg[11]_0[0]
    SLICE_X4Y97          FDRE                                         r  UC/cod_verificare_intermediar_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  UC/cod_verificare_intermediar_reg[4]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.070     1.630    UC/cod_verificare_intermediar_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UE/COUNT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/cod_introdus_intermediar_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.543%)  route 0.137ns (45.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UE/COUNT/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  UE/COUNT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  UE/COUNT/counter_reg[3]/Q
                         net (fo=7, routed)           0.137     1.824    UC/cod_introdus_intermediar_reg[11]_0[3]
    SLICE_X1Y97          FDRE                                         r  UC/cod_introdus_intermediar_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.878     2.043    UC/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  UC/cod_introdus_intermediar_reg[7]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.070     1.610    UC/cod_introdus_intermediar_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     MPG_ADAUGA/q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     MPG_ADAUGA/q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     MPG_ADAUGA/q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     MPG_DOWN/q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     MPG_DOWN/q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     MPG_DOWN/q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     MPG_UP/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     MPG_UP/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     MPG_UP/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     MPG_ADAUGA/q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     MPG_ADAUGA/q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     MPG_ADAUGA/q2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     MPG_ADAUGA/q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     MPG_ADAUGA/q3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     MPG_ADAUGA/q3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     MPG_DOWN/q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     MPG_DOWN/q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     MPG_DOWN/q2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     MPG_DOWN/q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     MPG_ADAUGA/q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     MPG_ADAUGA/q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     MPG_ADAUGA/q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     MPG_ADAUGA/q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     MPG_ADAUGA/q3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     MPG_ADAUGA/q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     MPG_DOWN/q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     MPG_DOWN/q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     MPG_DOWN/q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     MPG_DOWN/q2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 4.321ns (45.612%)  route 5.153ns (54.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.726     5.329    UC/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  UC/data_reg[8]/Q
                         net (fo=1, routed)           0.878     6.725    UC/data_intermediar[8]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     6.849 r  UC/segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.943     7.792    UC/segment_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.916 r  UC/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.331    11.248    segment_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.803 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.803    segment[1]
    R10                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.381ns  (logic 4.343ns (46.298%)  route 5.038ns (53.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.726     5.329    UC/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  UC/data_reg[8]/Q
                         net (fo=1, routed)           0.878     6.725    UC/data_intermediar[8]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     6.849 r  UC/segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     7.683    UC/segment_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I2_O)        0.124     7.807 r  UC/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.326    11.132    segment_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.709 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.709    segment[0]
    T10                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.196ns  (logic 4.563ns (49.614%)  route 4.634ns (50.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.726     5.329    UC/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  UC/data_reg[8]/Q
                         net (fo=1, routed)           0.878     6.725    UC/data_intermediar[8]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     6.849 r  UC/segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     7.683    UC/segment_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I2_O)        0.152     7.835 r  UC/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.922    10.756    segment_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    14.525 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.525    segment[5]
    T11                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.548ns (52.693%)  route 4.083ns (47.307%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.726     5.329    UC/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  UC/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  UC/data_reg[8]/Q
                         net (fo=1, routed)           0.878     6.725    UC/data_intermediar[8]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     6.849 r  UC/segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.943     7.792    UC/segment_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I2_O)        0.153     7.945 r  UC/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.262    10.207    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    13.960 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.960    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UE/DISPLAY/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.471ns (52.018%)  route 4.124ns (47.982%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.726     5.329    UE/DISPLAY/clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  UE/DISPLAY/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  UE/DISPLAY/counter_reg[16]/Q
                         net (fo=8, routed)           1.035     6.819    UC/selectie[1]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.149     6.968 f  UC/segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     7.647    UC/segment_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I0_O)        0.332     7.979 r  UC/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.410    10.389    segment_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.923 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.923    segment[4]
    P15                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UE/DISPLAY/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anod[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.516ns  (logic 4.154ns (48.783%)  route 4.362ns (51.217%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.726     5.329    UE/DISPLAY/clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  UE/DISPLAY/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  UE/DISPLAY/counter_reg[16]/Q
                         net (fo=8, routed)           1.035     6.819    UE/DISPLAY/counter_reg[16]_0[0]
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     6.943 r  UE/DISPLAY/anod_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.327    10.270    anod_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.845 r  anod_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.845    anod[2]
    T9                                                                r  anod[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UE/DISPLAY/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.704ns (56.663%)  route 3.598ns (43.337%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.726     5.329    UE/DISPLAY/clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  UE/DISPLAY/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  UE/DISPLAY/counter_reg[16]/Q
                         net (fo=8, routed)           1.035     6.819    UC/selectie[1]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.149     6.968 r  UC/segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.692     7.660    UC/segment_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I0_O)        0.360     8.020 r  UC/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.872     9.892    segment_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.631 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.631    segment[6]
    L18                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UE/DISPLAY/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.430ns (56.291%)  route 3.440ns (43.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.726     5.329    UE/DISPLAY/clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  UE/DISPLAY/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  UE/DISPLAY/counter_reg[16]/Q
                         net (fo=8, routed)           1.035     6.819    UC/selectie[1]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.149     6.968 r  UC/segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.692     7.660    UC/segment_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I0_O)        0.332     7.992 r  UC/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714     9.706    segment_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.199 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.199    segment[2]
    K16                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UE/DISPLAY/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anod[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.352ns (60.211%)  route 2.876ns (39.789%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UE/DISPLAY/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  UE/DISPLAY/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  UE/DISPLAY/counter_reg[15]/Q
                         net (fo=7, routed)           1.010     6.794    UE/DISPLAY/S[0]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.152     6.946 r  UE/DISPLAY/anod_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.811    anod_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    12.555 r  anod_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.555    anod[0]
    J17                                                               r  anod[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UE/DISPLAY/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anod[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 4.116ns (58.867%)  route 2.876ns (41.133%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.725     5.328    UE/DISPLAY/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  UE/DISPLAY/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  UE/DISPLAY/counter_reg[15]/Q
                         net (fo=7, routed)           1.010     6.794    UE/DISPLAY/S[0]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.124     6.918 r  UE/DISPLAY/anod_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.783    anod_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.319 r  anod_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.319    anod[1]
    J18                                                               r  anod[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_ADAUGA/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    MPG_ADAUGA/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  MPG_ADAUGA/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  MPG_ADAUGA/q3_reg/Q
                         net (fo=9, routed)           0.116     1.804    UC/q3
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.045     1.849 r  UC/FSM_onehot_Nx_Stare_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    UC/FSM_onehot_Nx_Stare_reg[0]_i_1_n_0
    SLICE_X7Y97          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.347%)  route 0.169ns (47.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  UC/FSM_onehot_Stare_reg[3]/Q
                         net (fo=9, routed)           0.169     1.834    UC/FSM_onehot_Stare_reg_n_0_[3]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.879 r  UC/FSM_onehot_Nx_Stare_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    UC/FSM_onehot_Nx_Stare_reg[3]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/FSM_onehot_Stare_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.187ns (47.051%)  route 0.210ns (52.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  UC/FSM_onehot_Stare_reg[1]/Q
                         net (fo=9, routed)           0.210     1.875    UC/FSM_onehot_Stare_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.046     1.921 r  UC/FSM_onehot_Nx_Stare_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.921    UC/FSM_onehot_Nx_Stare_reg[1]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/FSM_onehot_Stare_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.227ns (55.581%)  route 0.181ns (44.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  UC/FSM_onehot_Stare_reg[8]/Q
                         net (fo=3, routed)           0.126     1.777    UC/FSM_onehot_Stare_reg_n_0_[8]
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.099     1.876 r  UC/FSM_onehot_Nx_Stare_reg[4]_i_1/O
                         net (fo=1, routed)           0.056     1.932    UC/FSM_onehot_Nx_Stare_reg[4]_i_1_n_0
    SLICE_X7Y97          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/FSM_onehot_Stare_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.662%)  route 0.336ns (64.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  UC/FSM_onehot_Stare_reg[5]/Q
                         net (fo=20, routed)          0.220     1.884    UC/FSM_onehot_Stare_reg_n_0_[5]
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.929 r  UC/FSM_onehot_Nx_Stare_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     2.045    UC/FSM_onehot_Nx_Stare_reg[5]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/FSM_onehot_Stare_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.803%)  route 0.381ns (67.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  UC/FSM_onehot_Stare_reg[1]/Q
                         net (fo=9, routed)           0.210     1.875    UC/FSM_onehot_Stare_reg_n_0_[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.045     1.920 r  UC/FSM_onehot_Nx_Stare_reg[2]_i_1/O
                         net (fo=1, routed)           0.171     2.090    UC/FSM_onehot_Nx_Stare_reg[2]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_ADAUGA/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.209ns (36.220%)  route 0.368ns (63.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    MPG_ADAUGA/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  MPG_ADAUGA/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  MPG_ADAUGA/q3_reg/Q
                         net (fo=9, routed)           0.197     1.885    UC/q3
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.045     1.930 r  UC/FSM_onehot_Nx_Stare_reg[7]_i_1/O
                         net (fo=1, routed)           0.171     2.100    UC/FSM_onehot_Nx_Stare_reg[7]_i_1_n_0
    SLICE_X7Y97          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_ADAUGA/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.207ns (35.803%)  route 0.371ns (64.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    MPG_ADAUGA/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  MPG_ADAUGA/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  MPG_ADAUGA/q3_reg/Q
                         net (fo=9, routed)           0.197     1.885    MPG_ADAUGA/q3
    SLICE_X6Y97          LUT3 (Prop_lut3_I1_O)        0.043     1.928 r  MPG_ADAUGA/FSM_onehot_Nx_Stare_reg[8]_i_1/O
                         net (fo=1, routed)           0.174     2.101    UC/D[0]
    SLICE_X7Y98          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/FSM_onehot_Stare_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_Nx_Stare_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.188ns (32.446%)  route 0.391ns (67.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  UC/FSM_onehot_Stare_reg[5]/Q
                         net (fo=20, routed)          0.220     1.884    UC/FSM_onehot_Stare_reg_n_0_[5]
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.047     1.931 r  UC/FSM_onehot_Nx_Stare_reg[6]_i_1/O
                         net (fo=1, routed)           0.172     2.103    UC/FSM_onehot_Nx_Stare_reg[6]_i_1_n_0
    SLICE_X7Y97          LDCE                                         r  UC/FSM_onehot_Nx_Stare_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/led_introdu_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            introdu_caractere
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.377ns (76.558%)  route 0.422ns (23.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.604     1.523    UC/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  UC/led_introdu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  UC/led_introdu_reg/Q
                         net (fo=1, routed)           0.422     2.086    introdu_caractere_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.322 r  introdu_caractere_OBUF_inst/O
                         net (fo=0)                   0.000     3.322    introdu_caractere
    K15                                                               r  introdu_caractere (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down_buton
                            (input port)
  Destination:            MPG_DOWN/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.828ns  (logic 1.488ns (52.611%)  route 1.340ns (47.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  down_buton (IN)
                         net (fo=0)                   0.000     0.000    down_buton
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  down_buton_IBUF_inst/O
                         net (fo=1, routed)           1.340     2.828    MPG_DOWN/down_buton_IBUF
    SLICE_X0Y93          FDRE                                         r  MPG_DOWN/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.605     5.028    MPG_DOWN/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  MPG_DOWN/q1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UE/COUNT/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 1.478ns (53.490%)  route 1.285ns (46.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.285     2.762    UE/COUNT/AR[0]
    SLICE_X2Y96          FDCE                                         f  UE/COUNT/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.605     5.028    UE/COUNT/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  UE/COUNT/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UE/COUNT/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 1.478ns (53.490%)  route 1.285ns (46.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.285     2.762    UE/COUNT/AR[0]
    SLICE_X2Y96          FDCE                                         f  UE/COUNT/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.605     5.028    UE/COUNT/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  UE/COUNT/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UE/COUNT/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 1.478ns (53.490%)  route 1.285ns (46.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.285     2.762    UE/COUNT/AR[0]
    SLICE_X2Y96          FDCE                                         f  UE/COUNT/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.605     5.028    UE/COUNT/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  UE/COUNT/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UE/COUNT/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 1.478ns (53.490%)  route 1.285ns (46.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.285     2.762    UE/COUNT/AR[0]
    SLICE_X2Y96          FDCE                                         f  UE/COUNT/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.605     5.028    UE/COUNT/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  UE/COUNT/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UC/FSM_onehot_Stare_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 1.478ns (54.156%)  route 1.251ns (45.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.251     2.728    UC/AR[0]
    SLICE_X5Y98          FDCE                                         f  UC/FSM_onehot_Stare_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.604     5.027    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UC/FSM_onehot_Stare_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 1.478ns (54.156%)  route 1.251ns (45.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.251     2.728    UC/AR[0]
    SLICE_X5Y98          FDCE                                         f  UC/FSM_onehot_Stare_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.604     5.027    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UC/FSM_onehot_Stare_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 1.478ns (54.156%)  route 1.251ns (45.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.251     2.728    UC/AR[0]
    SLICE_X5Y98          FDCE                                         f  UC/FSM_onehot_Stare_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.604     5.027    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UC/FSM_onehot_Stare_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 1.478ns (54.156%)  route 1.251ns (45.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.251     2.728    UC/AR[0]
    SLICE_X5Y98          FDCE                                         f  UC/FSM_onehot_Stare_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.604     5.027    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UC/FSM_onehot_Stare_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 1.478ns (54.156%)  route 1.251ns (45.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=13, routed)          1.251     2.728    UC/AR[0]
    SLICE_X5Y98          FDCE                                         f  UC/FSM_onehot_Stare_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.604     5.027    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[4]/G
    SLICE_X7Y97          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/FSM_onehot_Nx_Stare_reg[4]/Q
                         net (fo=1, routed)           0.101     0.259    UC/FSM_onehot_Nx_Stare_reg_n_0_[4]
    SLICE_X5Y97          FDCE                                         r  UC/FSM_onehot_Stare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  UC/FSM_onehot_Stare_reg[4]/C

Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[7]/G
    SLICE_X7Y97          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/FSM_onehot_Nx_Stare_reg[7]/Q
                         net (fo=1, routed)           0.101     0.259    UC/FSM_onehot_Nx_Stare_reg_n_0_[7]
    SLICE_X5Y97          FDCE                                         r  UC/FSM_onehot_Stare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  UC/FSM_onehot_Stare_reg[7]/C

Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[2]/G
    SLICE_X6Y98          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UC/FSM_onehot_Nx_Stare_reg[2]/Q
                         net (fo=1, routed)           0.101     0.279    UC/FSM_onehot_Nx_Stare_reg_n_0_[2]
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[2]/C

Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[5]/G
    SLICE_X6Y98          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UC/FSM_onehot_Nx_Stare_reg[5]/Q
                         net (fo=1, routed)           0.101     0.279    UC/FSM_onehot_Nx_Stare_reg_n_0_[5]
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[5]/C

Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[0]/G
    SLICE_X7Y97          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/FSM_onehot_Nx_Stare_reg[0]/Q
                         net (fo=1, routed)           0.153     0.311    UC/FSM_onehot_Nx_Stare_reg_n_0_[0]
    SLICE_X5Y97          FDPE                                         r  UC/FSM_onehot_Stare_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y97          FDPE                                         r  UC/FSM_onehot_Stare_reg[0]/C

Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[6]/G
    SLICE_X7Y97          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/FSM_onehot_Nx_Stare_reg[6]/Q
                         net (fo=1, routed)           0.153     0.311    UC/FSM_onehot_Nx_Stare_reg_n_0_[6]
    SLICE_X5Y97          FDCE                                         r  UC/FSM_onehot_Stare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  UC/FSM_onehot_Stare_reg[6]/C

Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[8]/G
    SLICE_X7Y98          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/FSM_onehot_Nx_Stare_reg[8]/Q
                         net (fo=1, routed)           0.153     0.311    UC/FSM_onehot_Nx_Stare_reg_n_0_[8]
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[8]/C

Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.178ns (53.754%)  route 0.153ns (46.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[3]/G
    SLICE_X6Y98          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UC/FSM_onehot_Nx_Stare_reg[3]/Q
                         net (fo=1, routed)           0.153     0.331    UC/FSM_onehot_Nx_Stare_reg_n_0_[3]
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[3]/C

Slack:                    inf
  Source:                 UC/FSM_onehot_Nx_Stare_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            UC/FSM_onehot_Stare_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.178ns (53.498%)  route 0.155ns (46.502%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          LDCE                         0.000     0.000 r  UC/FSM_onehot_Nx_Stare_reg[1]/G
    SLICE_X6Y98          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  UC/FSM_onehot_Nx_Stare_reg[1]/Q
                         net (fo=1, routed)           0.155     0.333    UC/FSM_onehot_Nx_Stare_reg_n_0_[1]
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    UC/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  UC/FSM_onehot_Stare_reg[1]/C

Slack:                    inf
  Source:                 up_buton
                            (input port)
  Destination:            MPG_UP/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.254ns (38.545%)  route 0.404ns (61.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up_buton (IN)
                         net (fo=0)                   0.000     0.000    up_buton
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_buton_IBUF_inst/O
                         net (fo=1, routed)           0.404     0.658    MPG_UP/up_buton_IBUF
    SLICE_X0Y93          FDRE                                         r  MPG_UP/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.877     2.042    MPG_UP/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  MPG_UP/q1_reg/C





