<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: stm32_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32__dma_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">stm32_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    DMAv1/stm32_dma.h</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   DMA helper driver header.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * @note    This driver uses the new naming convention used for the STM32F2xx</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *          so the &quot;DMA channels&quot; are referred as &quot;DMA streams&quot;.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * @addtogroup STM32_DMA</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifndef STM32_DMA_H</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define STM32_DMA_H</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* Driver constants.                                                         */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * @brief   DMA capability.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * @details if @p TRUE then the DMA is able of burst transfers, FIFOs,</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *          scatter gather and other advanced features.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga938a163e21b2e86a3936e0119bb3c312">   39</a></span>&#160;<span class="preprocessor">#define STM32_DMA_ADVANCED          FALSE</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * @brief   Total number of DMA streams.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * @details This is the total number of streams among all the DMA units.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">   45</a></span>&#160;<span class="preprocessor">#define STM32_DMA_STREAMS           (STM32_DMA1_NUM_CHANNELS +              \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">                                     STM32_DMA2_NUM_CHANNELS)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * @brief   Mask of the ISR bits passed to the DMA callback functions.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">   51</a></span>&#160;<span class="preprocessor">#define STM32_DMA_ISR_MASK          0x0E</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * @brief   From stream number to shift factor in @p ISR and @p IFCR registers.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gac63b9896bead8261d039f8d3e8917b87">   56</a></span>&#160;<span class="preprocessor">#define STM32_DMA_ISR_SHIFT(stream) (((stream) - 1U) * 4U)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * @brief   Returns the request line associated to the specified stream.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * @note    In some STM32 manuals the request line is named confusingly</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *          channel.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * @param[in] id        the unique numeric stream identifier</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * @param[in] c         a stream/request association word, one request per</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *                      nibble</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * @return              Returns the request associated to the stream.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga3029eae0c98778e502b98cec436623e8">   68</a></span>&#160;<span class="preprocessor">#define STM32_DMA_GETCHANNEL(id, c) (((c) &gt;&gt; (((id) % 7U) * 4U)) &amp; 15U)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * @brief   Checks if a DMA priority is within the valid range.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * @param[in] prio      DMA priority</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * @retval              The check result.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * @retval false        invalid DMA priority.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * @retval true         correct DMA priority.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga2f066c01359b6a1481cd779822297a66">   78</a></span>&#160;<span class="preprocessor">#define STM32_DMA_IS_VALID_PRIORITY(prio) (((prio) &gt;= 0U) &amp;&amp; ((prio) &lt;= 3U))</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * @brief   Returns an unique numeric identifier for a DMA stream.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * @param[in] dma       the DMA unit number</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * @param[in] stream    the stream number</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * @return              An unique numeric stream identifier.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">   87</a></span>&#160;<span class="preprocessor">#define STM32_DMA_STREAM_ID(dma, stream) ((((dma) - 1U) * 7U) + ((stream) - 1U))</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * @brief   Returns a DMA stream identifier mask.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * @param[in] dma       the DMA unit number</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * @param[in] stream    the stream number</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * @return              A DMA stream identifier mask.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">   97</a></span>&#160;<span class="preprocessor">#define STM32_DMA_STREAM_ID_MSK(dma, stream)                                \</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">  (1U &lt;&lt; STM32_DMA_STREAM_ID(dma, stream))</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * @brief   Checks if a DMA stream unique identifier belongs to a mask.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * @param[in] id        the stream numeric identifier</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * @param[in] mask      the stream numeric identifiers mask</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * @retval              The check result.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * @retval false        id does not belong to the mask.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * @retval true         id belongs to the mask.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga874544891d188450b025f0836b6823dd">  110</a></span>&#160;<span class="preprocessor">#define STM32_DMA_IS_VALID_ID(id, mask) (((1U &lt;&lt; (id)) &amp; (mask)))</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * @name    DMA streams identifiers</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * @brief   Returns a pointer to a stm32_dma_stream_t structure.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * @param[in] id        the stream numeric identifier</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * @return              A pointer to the stm32_dma_stream_t constant structure</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *                      associated to the DMA stream.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">  123</a></span>&#160;<span class="preprocessor">#define STM32_DMA_STREAM(id)        (&amp;_stm32_dma_streams[id])</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define STM32_DMA1_STREAM1          STM32_DMA_STREAM(0)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define STM32_DMA1_STREAM2          STM32_DMA_STREAM(1)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define STM32_DMA1_STREAM3          STM32_DMA_STREAM(2)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define STM32_DMA1_STREAM4          STM32_DMA_STREAM(3)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define STM32_DMA1_STREAM5          STM32_DMA_STREAM(4)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define STM32_DMA1_STREAM6          STM32_DMA_STREAM(5)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define STM32_DMA1_STREAM7          STM32_DMA_STREAM(6)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define STM32_DMA2_STREAM1          STM32_DMA_STREAM(7)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define STM32_DMA2_STREAM2          STM32_DMA_STREAM(8)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define STM32_DMA2_STREAM3          STM32_DMA_STREAM(9)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define STM32_DMA2_STREAM4          STM32_DMA_STREAM(10)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define STM32_DMA2_STREAM5          STM32_DMA_STREAM(11)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define STM32_DMA2_STREAM6          STM32_DMA_STREAM(12)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define STM32_DMA2_STREAM7          STM32_DMA_STREAM(13)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * @name    CR register constants common to all DMA types</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_EN             DMA_CCR_EN</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_TEIE           DMA_CCR_TEIE</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_HTIE           DMA_CCR_HTIE</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_TCIE           DMA_CCR_TCIE</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_DIR_MASK       (DMA_CCR_DIR | DMA_CCR_MEM2MEM)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_DIR_P2M        0U</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_DIR_M2P        DMA_CCR_DIR</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_DIR_M2M        DMA_CCR_MEM2MEM</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_CIRC           DMA_CCR_CIRC</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_PINC           DMA_CCR_PINC</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_MINC           DMA_CCR_MINC</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_PSIZE_MASK     DMA_CCR_PSIZE</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_PSIZE_BYTE     0U</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_PSIZE_HWORD    DMA_CCR_PSIZE_0</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_PSIZE_WORD     DMA_CCR_PSIZE_1</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_MSIZE_MASK     DMA_CCR_MSIZE</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_MSIZE_BYTE     0U</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_MSIZE_HWORD    DMA_CCR_MSIZE_0</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_MSIZE_WORD     DMA_CCR_MSIZE_1</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_SIZE_MASK      (STM32_DMA_CR_PSIZE_MASK |              \</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">                                     STM32_DMA_CR_MSIZE_MASK)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_PL_MASK        DMA_CCR_PL</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_PL(n)          ((n) &lt;&lt; 12U)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * @name    Request line selector macro</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#if STM32_DMA_SUPPORTS_CSELR || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_CHSEL_MASK     (15U &lt;&lt; 16U)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_CHSEL(n)       ((n) &lt;&lt; 16U)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_CHSEL_MASK     0U</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define STM32_DMA_CR_CHSEL(n)       0U</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * @name    CR register constants only found in enhanced DMA</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">  187</a></span>&#160;<span class="preprocessor">#define STM32_DMA_CR_DMEIE          0U  </span><span class="comment">/**&lt; @brief Ignored by normal DMA.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * @name    Status flags passed to the ISR callbacks</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define STM32_DMA_ISR_FEIF          0U</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define STM32_DMA_ISR_DMEIF         0U</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define STM32_DMA_ISR_TEIF          DMA_ISR_TEIF1</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define STM32_DMA_ISR_HTIF          DMA_ISR_HTIF1</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define STM32_DMA_ISR_TCIF          DMA_ISR_TCIF1</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* Driver pre-compile time settings.                                         */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* Derived constants and error checks.                                       */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#if !defined(STM32_DMA_SUPPORTS_CSELR)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#error &quot;STM32_DMA_SUPPORTS_CSELR not defined in registry&quot;</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#if !defined(STM32_DMA1_NUM_CHANNELS)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#error &quot;STM32_DMA1_NUM_CHANNELS not defined in registry&quot;</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#if !defined(STM32_DMA2_NUM_CHANNELS)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#error &quot;STM32_DMA2_NUM_CHANNELS not defined in registry&quot;</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* Driver data structures and types.                                         */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * @brief   STM32 DMA stream descriptor structure.</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structstm32__dma__stream__t.html">  228</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structstm32__dma__stream__t.html#a244e0d218c205c68cbec87468ba5cbea">  229</a></span>&#160;  DMA_TypeDef           *<a class="code" href="structstm32__dma__stream__t.html#a244e0d218c205c68cbec87468ba5cbea">dma</a> ;          <span class="comment">/**&lt; @brief Associated DMA.         */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structstm32__dma__stream__t.html#ad71d1530bdc239ca7df56f7d057d47d2">  230</a></span>&#160;  DMA_Channel_TypeDef   *<a class="code" href="structstm32__dma__stream__t.html#ad71d1530bdc239ca7df56f7d057d47d2">channel</a>;       <span class="comment">/**&lt; @brief Associated DMA channel. */</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structstm32__dma__stream__t.html#a002357f79bdbd11707af1ed45644b8c8">  231</a></span>&#160;  uint32_t              <a class="code" href="structstm32__dma__stream__t.html#a002357f79bdbd11707af1ed45644b8c8">cmask</a>;          <span class="comment">/**&lt; @brief Mask of streams sharing</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">                                             the same ISR.                  */</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structstm32__dma__stream__t.html#aeee8546f8ab34f018edb4ceb14ae73a6">  233</a></span>&#160;  <span class="keyword">volatile</span> uint32_t     *<a class="code" href="structstm32__dma__stream__t.html#aeee8546f8ab34f018edb4ceb14ae73a6">cselr</a>;         <span class="comment">/**&lt; @brief Associated CSELR reg.   */</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structstm32__dma__stream__t.html#ac0a1b6c6e782d69cae218f683cbd7204">  234</a></span>&#160;  uint8_t               <a class="code" href="structstm32__dma__stream__t.html#ac0a1b6c6e782d69cae218f683cbd7204">shift</a>;          <span class="comment">/**&lt; @brief Bit offset in ISR, IFCR</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">                                             and CSELR registers.           */</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">  236</a></span>&#160;  uint8_t               <a class="code" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">selfindex</a>;      <span class="comment">/**&lt; @brief Index to self in array. */</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">  237</a></span>&#160;  uint8_t               <a class="code" href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">vector</a>;         <span class="comment">/**&lt; @brief Associated IRQ vector.  */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;} <a class="code" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * @brief   STM32 DMA ISR function type.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * @param[in] p         parameter for the registered function</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * @param[in] flags     pre-shifted content of the ISR register, the bits</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> *                      are aligned to bit zero</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">  247</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)(<span class="keywordtype">void</span> *p, uint32_t flags);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> * @brief   DMA ISR redirector type.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structdma__isr__redir__t.html">  252</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">  253</a></span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>        <a class="code" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_func</a>;       <span class="comment">/**&lt; @brief DMA callback function.  */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structdma__isr__redir__t.html#a5ae27a064d7ad4a9de75b89deb169fed">  254</a></span>&#160;  <span class="keywordtype">void</span>                  *<a class="code" href="structdma__isr__redir__t.html#a5ae27a064d7ad4a9de75b89deb169fed">dma_param</a>;     <span class="comment">/**&lt; @brief DMA callback parameter. */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;} <a class="code" href="structdma__isr__redir__t.html">dma_isr_redir_t</a>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Driver macros.                                                            */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * @name    Macro Functions</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * @brief   Associates a peripheral data register to a DMA stream.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * @param[in] addr      value to be written in the CPAR register</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">  276</a></span>&#160;<span class="preprocessor">#define dmaStreamSetPeripheral(dmastp, addr) {                              \</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">  (dmastp)-&gt;channel-&gt;CPAR  = (uint32_t)(addr);                              \</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * @brief   Associates a memory destination to a DMA stream.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> * @param[in] addr      value to be written in the CMAR register</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">  291</a></span>&#160;<span class="preprocessor">#define dmaStreamSetMemory0(dmastp, addr) {                                 \</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">  (dmastp)-&gt;channel-&gt;CMAR  = (uint32_t)(addr);                              \</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> * @brief   Sets the number of transfers to be performed.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> * @param[in] size      value to be written in the CNDTR register</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">  306</a></span>&#160;<span class="preprocessor">#define dmaStreamSetTransactionSize(dmastp, size) {                         \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">  (dmastp)-&gt;channel-&gt;CNDTR  = (uint32_t)(size);                             \</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> * @brief   Returns the number of transfers to be performed.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * @return              The number of transfers to be performed.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">  321</a></span>&#160;<span class="preprocessor">#define dmaStreamGetTransactionSize(dmastp) ((size_t)((dmastp)-&gt;channel-&gt;CNDTR))</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * @brief   Programs the stream mode settings.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> * @param[in] mode      value to be written in the CCR register</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#if STM32_DMA_SUPPORTS_CSELR || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">  335</a></span>&#160;<span class="preprocessor">#define dmaStreamSetMode(dmastp, mode) {                                    \</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">  uint32_t cselr = *(dmastp)-&gt;cselr;                                        \</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">  cselr &amp;= ~(0x0000000FU &lt;&lt; (dmastp)-&gt;shift);                               \</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">  cselr |=  (((uint32_t)(mode) &gt;&gt; 16U) &lt;&lt; (dmastp)-&gt;shift);                 \</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">  *(dmastp)-&gt;cselr = cselr;                                                 \</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">  (dmastp)-&gt;channel-&gt;CCR  = (uint32_t)(mode);                               \</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define dmaStreamSetMode(dmastp, mode) {                                    \</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">  (dmastp)-&gt;channel-&gt;CCR  = (uint32_t)(mode);                               \</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * @brief   DMA stream enable.</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">  358</a></span>&#160;<span class="preprocessor">#define dmaStreamEnable(dmastp) {                                           \</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">  (dmastp)-&gt;channel-&gt;CCR |= STM32_DMA_CR_EN;                                \</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * @brief   DMA stream disable.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> * @details The function disables the specified stream and then clears any</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> *          pending interrupt.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * @note    Interrupts enabling flags are set to zero after this call, see</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> *          bug 3607518.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">  376</a></span>&#160;<span class="preprocessor">#define dmaStreamDisable(dmastp) {                                          \</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">  (dmastp)-&gt;channel-&gt;CCR &amp;= ~(STM32_DMA_CR_TCIE | STM32_DMA_CR_HTIE |       \</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">                              STM32_DMA_CR_TEIE | STM32_DMA_CR_EN);         \</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">  dmaStreamClearInterrupt(dmastp);                                          \</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> * @brief   DMA stream interrupt sources clear.</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * @note    This function can be invoked in both ISR or thread context.</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gae7deabf8a871af095b5dfffd91b3ad3e">  392</a></span>&#160;<span class="preprocessor">#define dmaStreamClearInterrupt(dmastp) {                                   \</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">  (dmastp)-&gt;dma-&gt;IFCR = STM32_DMA_ISR_MASK &lt;&lt; (dmastp)-&gt;shift;              \</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> * @brief   Starts a memory to memory operation using the specified stream.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * @note    The default transfer data mode is &quot;byte to byte&quot; but it can be</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> *          changed by specifying extra options in the @p mode parameter.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * @param[in] mode      value to be written in the CCR register, this value</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> *                      is implicitly ORed with:</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> *                      - @p STM32_DMA_CR_MINC</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> *                      - @p STM32_DMA_CR_PINC</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> *                      - @p STM32_DMA_CR_DIR_M2M</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> *                      - @p STM32_DMA_CR_EN</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> *                      .</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> * @param[in] src       source address</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> * @param[in] dst       destination address</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> * @param[in] n         number of data units to copy</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gaa5a9d820558dcddb367433260a114f7e">  415</a></span>&#160;<span class="preprocessor">#define dmaStartMemCopy(dmastp, mode, src, dst, n) {                        \</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">  dmaStreamSetPeripheral(dmastp, src);                                      \</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">  dmaStreamSetMemory0(dmastp, dst);                                         \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">  dmaStreamSetTransactionSize(dmastp, n);                                   \</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">  dmaStreamSetMode(dmastp, (mode) |                                         \</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">                           STM32_DMA_CR_MINC | STM32_DMA_CR_PINC |          \</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">                           STM32_DMA_CR_DIR_M2M | STM32_DMA_CR_EN);         \</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> * @brief   Polled wait for DMA transfer end.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * @pre     The stream must have been allocated using @p dmaStreamAllocate().</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> * @post    After use the stream can be released using @p dmaStreamRelease().</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#gab1cc27c1741fb2d5d6a057c323a9f24b">  431</a></span>&#160;<span class="preprocessor">#define dmaWaitCompletion(dmastp) {                                         \</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">  while ((dmastp)-&gt;channel-&gt;CNDTR &gt; 0U)                                     \</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">    ;                                                                       \</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">  dmaStreamDisable(dmastp);                                                 \</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * @brief   Serves a DMA IRQ.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> * @param[in] dmastp    pointer to a stm32_dma_stream_t structure</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">  442</a></span>&#160;<span class="preprocessor">#define dmaServeInterrupt(dmastp) {                                         \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">  uint32_t flags;                                                           \</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">  uint32_t idx = (dmastp)-&gt;selfindex;                                       \</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">                                                                            \</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">  flags = ((dmastp)-&gt;dma-&gt;ISR &gt;&gt; (dmastp)-&gt;shift) &amp; STM32_DMA_ISR_MASK;     \</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">  if (flags &amp; (dmastp)-&gt;channel-&gt;CCR) {                                     \</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">    (dmastp)-&gt;dma-&gt;IFCR = flags &lt;&lt; (dmastp)-&gt;shift;                         \</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">    if (_stm32_dma_isr_redir[idx].dma_func) {                               \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">      _stm32_dma_isr_redir[idx].dma_func(_stm32_dma_isr_redir[idx].dma_param, flags); \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">    }                                                                       \</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">  }                                                                         \</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* External declarations.                                                    */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#if !defined(__DOXYGEN__)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> <a class="code" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a>[<a class="code" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>];</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keyword">extern</span> <a class="code" href="structdma__isr__redir__t.html">dma_isr_redir_t</a> <a class="code" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a>[<a class="code" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>];</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(<span class="keyword">const</span> <a class="code" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                         uint32_t priority,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                         <a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a> func,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                         <span class="keywordtype">void</span> *param);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a>(<span class="keyword">const</span> <a class="code" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_DMA_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="structstm32__dma__stream__t_html_a244e0d218c205c68cbec87468ba5cbea"><div class="ttname"><a href="structstm32__dma__stream__t.html#a244e0d218c205c68cbec87468ba5cbea">stm32_dma_stream_t::dma</a></div><div class="ttdeci">DMA_TypeDef * dma</div><div class="ttdoc">Associated DMA. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00229">stm32_dma.h:229</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_aeee8546f8ab34f018edb4ceb14ae73a6"><div class="ttname"><a href="structstm32__dma__stream__t.html#aeee8546f8ab34f018edb4ceb14ae73a6">stm32_dma_stream_t::cselr</a></div><div class="ttdeci">volatile uint32_t * cselr</div><div class="ttdoc">Associated CSELR reg. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00233">stm32_dma.h:233</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2c3920c6621e5edadca1d565d19adb30"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a></div><div class="ttdeci">const stm32_dma_stream_t _stm32_dma_streams[STM32_DMA_STREAMS]</div><div class="ttdoc">DMA streams descriptors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00149">stm32_dma.c:149</a></div></div>
<div class="ttc" id="structdma__isr__redir__t_html"><div class="ttname"><a href="structdma__isr__redir__t.html">dma_isr_redir_t</a></div><div class="ttdoc">DMA ISR redirector type. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00252">stm32_dma.h:252</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_ac0a1b6c6e782d69cae218f683cbd7204"><div class="ttname"><a href="structstm32__dma__stream__t.html#ac0a1b6c6e782d69cae218f683cbd7204">stm32_dma_stream_t::shift</a></div><div class="ttdeci">uint8_t shift</div><div class="ttdoc">Bit offset in ISR, IFCR and CSELR registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00234">stm32_dma.h:234</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga6427d36d4aba6469fd46e53bf972211e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a></div><div class="ttdeci">void dmaStreamRelease(const stm32_dma_stream_t *dmastp)</div><div class="ttdoc">Releases a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00536">stm32_dma.c:536</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2779cd46d0f5e9d7a6e549391e05cdd0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a></div><div class="ttdeci">bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp, uint32_t priority, stm32_dmaisr_t func, void *param)</div><div class="ttdoc">Allocates a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00479">stm32_dma.c:479</a></div></div>
<div class="ttc" id="structdma__isr__redir__t_html_a73ab9039daf3b7db038ec106d985e858"><div class="ttname"><a href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_isr_redir_t::dma_func</a></div><div class="ttdeci">stm32_dmaisr_t dma_func</div><div class="ttdoc">DMA callback function. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00253">stm32_dma.h:253</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga7bddfe7df96dff33f26355e14168dab6"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a></div><div class="ttdeci">dma_isr_redir_t _stm32_dma_isr_redir[STM32_DMA_STREAMS]</div><div class="ttdoc">DMA IRQ redirectors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00179">stm32_dma.c:179</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html"><div class="ttname"><a href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a></div><div class="ttdoc">STM32 DMA stream descriptor structure. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00228">stm32_dma.h:228</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga40c8c690b645654163ea9c3ec935fd9f"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a></div><div class="ttdeci">void(* stm32_dmaisr_t)(void *p, uint32_t flags)</div><div class="ttdoc">STM32 DMA ISR function type. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00247">stm32_dma.h:247</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2efa21dedda1992b5cb10ca9335d17f2"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a></div><div class="ttdeci">void dmaInit(void)</div><div class="ttdoc">STM32 DMA helper initialization. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00440">stm32_dma.c:440</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_a0cd018dab9fa10ec2b780e49f560be57"><div class="ttname"><a href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">stm32_dma_stream_t::selfindex</a></div><div class="ttdeci">uint8_t selfindex</div><div class="ttdoc">Index to self in array. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00236">stm32_dma.h:236</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga8306e23aca0da961317c182201dbaa90"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a></div><div class="ttdeci">#define STM32_DMA_STREAMS</div><div class="ttdoc">Total number of DMA streams. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00045">stm32_dma.h:45</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_ad71d1530bdc239ca7df56f7d057d47d2"><div class="ttname"><a href="structstm32__dma__stream__t.html#ad71d1530bdc239ca7df56f7d057d47d2">stm32_dma_stream_t::channel</a></div><div class="ttdeci">DMA_Channel_TypeDef * channel</div><div class="ttdoc">Associated DMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00230">stm32_dma.h:230</a></div></div>
<div class="ttc" id="structdma__isr__redir__t_html_a5ae27a064d7ad4a9de75b89deb169fed"><div class="ttname"><a href="structdma__isr__redir__t.html#a5ae27a064d7ad4a9de75b89deb169fed">dma_isr_redir_t::dma_param</a></div><div class="ttdeci">void * dma_param</div><div class="ttdoc">DMA callback parameter. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00254">stm32_dma.h:254</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_a7621f3cd29c412773b1f7449dbd4dc5f"><div class="ttname"><a href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">stm32_dma_stream_t::vector</a></div><div class="ttdeci">uint8_t vector</div><div class="ttdoc">Associated IRQ vector. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00237">stm32_dma.h:237</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html_a002357f79bdbd11707af1ed45644b8c8"><div class="ttname"><a href="structstm32__dma__stream__t.html#a002357f79bdbd11707af1ed45644b8c8">stm32_dma_stream_t::cmask</a></div><div class="ttdeci">uint32_t cmask</div><div class="ttdoc">Mask of streams sharing the same ISR. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00231">stm32_dma.h:231</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0cde05cb2d6c8a89cbcb88dc304674b4.html">LLD</a></li><li class="navelem"><a class="el" href="dir_5b56d9e48ee583ea8db37c27ade7466d.html">DMAv1</a></li><li class="navelem"><a class="el" href="stm32__dma_8h.html">stm32_dma.h</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
