/*
 * Generated by Bluespec Compiler (build 7d25cde)
 * 
 * On Sun Jan 28 23:22:00 EST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkMMUSynth.h"
#include "imported_BDPI_functions.h"


/* Literal declarations */
static unsigned int const UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											    2863311530u,
											    2863311530u,
											    2863311530u,
											    43690u };
static tUWide const UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(145u,
									    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											     2863311530u,
											     2863311530u,
											     2863311530u,
											     305834u };
static tUWide const UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(147u,
									     UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											     2863311530u,
											     2863311530u,
											     2863311530u,
											     174762u };
static tUWide const UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(147u,
									     UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_1("Error: responseFifo is unexpectedly full", 40u);
static std::string const __str_literal_2("idReturn %d", 11u);
static std::string const __str_literal_3("mkMMU::sglist ERROR", 19u);


/* Constructor */
MOD_mkMMUSynth::MOD_mkMMUSynth(tSimStateHdl simHdl,
			       char const *name,
			       Module *parent,
			       tUInt8 ARG_mmuid,
			       tUInt8 ARG_hostMapped)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_configResponseFifo(simHdl, "configResponseFifo", this, 5u, 1u, (tUInt8)1u, 0u),
    INST_dmaErrorFifo(simHdl, "dmaErrorFifo", this, 75u, 1u, (tUInt8)1u, 0u),
    INST_dmaErrorFifos_0(simHdl, "dmaErrorFifos_0", this, 75u, 1u, (tUInt8)1u, 0u),
    INST_dmaErrorFifos_1(simHdl, "dmaErrorFifos_1", this, 75u, 1u, (tUInt8)1u, 0u),
    INST_idResponseFifo(simHdl, "idResponseFifo", this, 5u, 1u, (tUInt8)1u, 0u),
    INST_idReturnFifo(simHdl, "idReturnFifo", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_incomingReqs_0(simHdl, "incomingReqs_0", this, 45u, 2u, (tUInt8)1u, 0u),
    INST_incomingReqs_1(simHdl, "incomingReqs_1", this, 45u, 2u, (tUInt8)1u, 0u),
    INST_offs1_0(simHdl, "offs1_0", this, 30u, 3u, (tUInt8)1u, 0u),
    INST_offs1_1(simHdl, "offs1_1", this, 30u, 3u, (tUInt8)1u, 0u),
    INST_pageResponseFifos_0(simHdl, "pageResponseFifos_0", this, 43u, 2u, (tUInt8)1u, 0u),
    INST_pageResponseFifos_1(simHdl, "pageResponseFifos_1", this, 43u, 2u, (tUInt8)1u, 0u),
    INST_regall_cbram_bram(simHdl, "regall_cbram_bram", this, (tUInt8)1u, 5u, 145u, (tUInt8)32u, 2u),
    INST_regall_cbram_counter_0_cnt(simHdl,
				    "regall_cbram_counter_0_cnt",
				    this,
				    2u,
				    (tUInt8)2u,
				    (tUInt8)0u),
    INST_regall_cbram_counter_0_dec_wire(simHdl,
					 "regall_cbram_counter_0_dec_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_0_inc_wire(simHdl,
					 "regall_cbram_counter_0_inc_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_0_positive_reg(simHdl,
					     "regall_cbram_counter_0_positive_reg",
					     this,
					     1u,
					     (tUInt8)0u,
					     (tUInt8)0u),
    INST_regall_cbram_counter_1_cnt(simHdl,
				    "regall_cbram_counter_1_cnt",
				    this,
				    2u,
				    (tUInt8)2u,
				    (tUInt8)0u),
    INST_regall_cbram_counter_1_dec_wire(simHdl,
					 "regall_cbram_counter_1_dec_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_1_inc_wire(simHdl,
					 "regall_cbram_counter_1_inc_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_1_positive_reg(simHdl,
					     "regall_cbram_counter_1_positive_reg",
					     this,
					     1u,
					     (tUInt8)0u,
					     (tUInt8)0u),
    INST_regall_cbram_cycles(simHdl, "regall_cbram_cycles", this, 32u, 0u, (tUInt8)0u),
    INST_regall_cbram_data0_0(simHdl, "regall_cbram_data0_0", this, 147u, (tUInt8)0u),
    INST_regall_cbram_data0_1(simHdl, "regall_cbram_data0_1", this, 147u, (tUInt8)0u),
    INST_regall_cbram_data1_0(simHdl,
			      "regall_cbram_data1_0",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data1_1(simHdl,
			      "regall_cbram_data1_1",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data2_0(simHdl,
			      "regall_cbram_data2_0",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data2_1(simHdl,
			      "regall_cbram_data2_1",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_responseFifo_0(simHdl,
				     "regall_cbram_responseFifo_0",
				     this,
				     145u,
				     2u,
				     (tUInt8)1u,
				     0u),
    INST_regall_cbram_responseFifo_1(simHdl,
				     "regall_cbram_responseFifo_1",
				     this,
				     145u,
				     2u,
				     (tUInt8)1u,
				     0u),
    INST_reqs0_0(simHdl, "reqs0_0", this, 45u, 3u, (tUInt8)1u, 0u),
    INST_reqs0_1(simHdl, "reqs0_1", this, 45u, 3u, (tUInt8)1u, 0u),
    INST_sglId_gen_comp_fifo(simHdl, "sglId_gen_comp_fifo", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_sglId_gen_comp_state(simHdl, "sglId_gen_comp_state", this, 32u, 0u, (tUInt8)0u),
    INST_sglId_gen_counter_cnt(simHdl, "sglId_gen_counter_cnt", this, 6u, (tUInt8)32u, (tUInt8)0u),
    INST_sglId_gen_counter_dec_wire(simHdl, "sglId_gen_counter_dec_wire", this, 6u, (tUInt8)0u),
    INST_sglId_gen_counter_inc_wire(simHdl, "sglId_gen_counter_inc_wire", this, 6u, (tUInt8)0u),
    INST_sglId_gen_counter_positive_reg(simHdl,
					"sglId_gen_counter_positive_reg",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_sglId_gen_head_ptr(simHdl, "sglId_gen_head_ptr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_sglId_gen_inited(simHdl, "sglId_gen_inited", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_sglId_gen_retFifo(simHdl, "sglId_gen_retFifo", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_sglId_gen_tagFifo(simHdl, "sglId_gen_tagFifo", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_sglId_gen_tags(simHdl, "sglId_gen_tags", this, 32u, 0u, (tUInt8)0u),
    INST_sglId_gen_tail_ptr(simHdl, "sglId_gen_tail_ptr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_simDma_dataFifo(simHdl, "simDma_dataFifo", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_stage3Params_0(simHdl, "stage3Params_0", this, 81u, 2u, (tUInt8)1u, 0u),
    INST_stage3Params_1(simHdl, "stage3Params_1", this, 81u, 2u, (tUInt8)1u, 0u),
    INST_stage4Params_0(simHdl, "stage4Params_0", this, 51u, 2u, (tUInt8)1u, 0u),
    INST_stage4Params_1(simHdl, "stage4Params_1", this, 51u, 2u, (tUInt8)1u, 0u),
    INST_translationTable_cbram_bram(simHdl,
				     "translationTable_cbram_bram",
				     this,
				     (tUInt8)1u,
				     13u,
				     28u,
				     8192u,
				     2u),
    INST_translationTable_cbram_counter_0_cnt(simHdl,
					      "translationTable_cbram_counter_0_cnt",
					      this,
					      2u,
					      (tUInt8)2u,
					      (tUInt8)0u),
    INST_translationTable_cbram_counter_0_dec_wire(simHdl,
						   "translationTable_cbram_counter_0_dec_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_0_inc_wire(simHdl,
						   "translationTable_cbram_counter_0_inc_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_0_positive_reg(simHdl,
						       "translationTable_cbram_counter_0_positive_reg",
						       this,
						       1u,
						       (tUInt8)0u,
						       (tUInt8)0u),
    INST_translationTable_cbram_counter_1_cnt(simHdl,
					      "translationTable_cbram_counter_1_cnt",
					      this,
					      2u,
					      (tUInt8)2u,
					      (tUInt8)0u),
    INST_translationTable_cbram_counter_1_dec_wire(simHdl,
						   "translationTable_cbram_counter_1_dec_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_1_inc_wire(simHdl,
						   "translationTable_cbram_counter_1_inc_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_1_positive_reg(simHdl,
						       "translationTable_cbram_counter_1_positive_reg",
						       this,
						       1u,
						       (tUInt8)0u,
						       (tUInt8)0u),
    INST_translationTable_cbram_cycles(simHdl,
				       "translationTable_cbram_cycles",
				       this,
				       32u,
				       0u,
				       (tUInt8)0u),
    INST_translationTable_cbram_data0_0(simHdl,
					"translationTable_cbram_data0_0",
					this,
					30u,
					(tUInt8)0u),
    INST_translationTable_cbram_data0_1(simHdl,
					"translationTable_cbram_data0_1",
					this,
					30u,
					(tUInt8)0u),
    INST_translationTable_cbram_data1_0(simHdl,
					"translationTable_cbram_data1_0",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data1_1(simHdl,
					"translationTable_cbram_data1_1",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data2_0(simHdl,
					"translationTable_cbram_data2_0",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data2_1(simHdl,
					"translationTable_cbram_data2_1",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_responseFifo_0(simHdl,
					       "translationTable_cbram_responseFifo_0",
					       this,
					       28u,
					       2u,
					       (tUInt8)1u,
					       0u),
    INST_translationTable_cbram_responseFifo_1(simHdl,
					       "translationTable_cbram_responseFifo_1",
					       this,
					       28u,
					       2u,
					       (tUInt8)1u,
					       0u),
    PORT_RST_N((tUInt8)1u),
    PORT_mmuid(ARG_mmuid),
    PORT_hostMapped(ARG_hostMapped),
    DEF_regall_cbram_data2_1___d112(147u),
    DEF_regall_cbram_data2_0___d66(147u),
    DEF_regall_cbram_responseFifo_1_first____d383(145u),
    DEF_regall_cbram_responseFifo_0_first____d255(145u),
    DEF_regall_cbram_data1_1___d134(147u),
    DEF_regall_cbram_data1_0___d88(147u),
    DEF_regall_cbram_data0_1_wget____d121(147u),
    DEF_regall_cbram_data0_0_wget____d75(147u),
    DEF_regall_cbram_bram_b_read____d146(145u),
    DEF_regall_cbram_bram_a_read____d100(145u),
    DEF_stage3Params_1_first____d415(81u),
    DEF_stage3Params_0_first____d288(81u),
    DEF_dmaErrorFifos_1_first____d244(75u),
    DEF_dmaErrorFifos_0_first____d241(75u),
    DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138(144u),
    DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129(144u),
    DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152(144u),
    DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92(144u),
    DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83(144u),
    DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106(144u),
    DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153(144u),
    DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107(144u),
    DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141(146u),
    DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140(146u),
    DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132(146u),
    DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131(146u),
    DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86(146u),
    DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85(146u),
    DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95(146u),
    DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94(146u),
    DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155(144u),
    DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154(144u),
    DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139(144u),
    DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130(144u),
    DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109(144u),
    DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108(144u),
    DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84(144u),
    DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93(144u),
    DEF__2_CONCAT_DONTCARE___d252(147u),
    DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142(147u),
    DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133(147u),
    DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87(147u),
    DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96(147u),
    DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531(145u),
    DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530(108u),
    DEF__0_CONCAT_DONTCARE___d506(145u),
    DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110(145u),
    DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156(145u),
    DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282(81u),
    DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281(79u),
    DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409(81u),
    DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408(79u),
    DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280(77u),
    DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407(77u),
    DEF__805306368_CONCAT_reqs0_0_first__62___d284(75u),
    DEF__805306368_CONCAT_reqs0_1_first__89___d411(75u),
    DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334(75u),
    DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460(75u)
{
  PORT_EN_request_region = false;
  PORT_EN_request_sglist = false;
  PORT_errorPipe_first.setSize(75u);
  PORT_errorPipe_first.clear();
  symbol_count = 106u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMMUSynth::init_symbols_0()
{
  init_symbol(&symbols[0u], "configResponseFifo", SYM_MODULE, &INST_configResponseFifo);
  init_symbol(&symbols[1u], "dmaErrorFifo", SYM_MODULE, &INST_dmaErrorFifo);
  init_symbol(&symbols[2u], "dmaErrorFifos_0", SYM_MODULE, &INST_dmaErrorFifos_0);
  init_symbol(&symbols[3u], "dmaErrorFifos_1", SYM_MODULE, &INST_dmaErrorFifos_1);
  init_symbol(&symbols[4u], "EN_request_region", SYM_PORT, &PORT_EN_request_region, 1u);
  init_symbol(&symbols[5u], "EN_request_sglist", SYM_PORT, &PORT_EN_request_sglist, 1u);
  init_symbol(&symbols[6u], "errorPipe_first", SYM_PORT, &PORT_errorPipe_first, 75u);
  init_symbol(&symbols[7u], "hostMapped", SYM_PORT, &PORT_hostMapped, 1u);
  init_symbol(&symbols[8u], "idResponseFifo", SYM_MODULE, &INST_idResponseFifo);
  init_symbol(&symbols[9u], "idReturnFifo", SYM_MODULE, &INST_idReturnFifo);
  init_symbol(&symbols[10u], "incomingReqs_0", SYM_MODULE, &INST_incomingReqs_0);
  init_symbol(&symbols[11u], "incomingReqs_1", SYM_MODULE, &INST_incomingReqs_1);
  init_symbol(&symbols[12u], "mmuid", SYM_PORT, &PORT_mmuid, 4u);
  init_symbol(&symbols[13u], "offs1_0", SYM_MODULE, &INST_offs1_0);
  init_symbol(&symbols[14u], "offs1_1", SYM_MODULE, &INST_offs1_1);
  init_symbol(&symbols[15u], "pageResponseFifos_0", SYM_MODULE, &INST_pageResponseFifos_0);
  init_symbol(&symbols[16u], "pageResponseFifos_1", SYM_MODULE, &INST_pageResponseFifos_1);
  init_symbol(&symbols[17u], "RL_complete_sglId_gen", SYM_RULE);
  init_symbol(&symbols[18u], "RL_idReturnRule", SYM_RULE);
  init_symbol(&symbols[19u], "RL_mkConnectionGetPut", SYM_RULE);
  init_symbol(&symbols[20u], "RL_mkConnectionGetPut_1", SYM_RULE);
  init_symbol(&symbols[21u], "RL_regall_cbram_bramRule", SYM_RULE);
  init_symbol(&symbols[22u], "RL_regall_cbram_bramRule_1", SYM_RULE);
  init_symbol(&symbols[23u], "RL_regall_cbram_counter_0_react", SYM_RULE);
  init_symbol(&symbols[24u], "RL_regall_cbram_counter_1_react", SYM_RULE);
  init_symbol(&symbols[25u], "RL_sglId_gen_complete_rule1", SYM_RULE);
  init_symbol(&symbols[26u], "RL_sglId_gen_counter_react", SYM_RULE);
  init_symbol(&symbols[27u], "RL_sglId_gen_init_rule", SYM_RULE);
  init_symbol(&symbols[28u], "RL_sglId_gen_ret_rule", SYM_RULE);
  init_symbol(&symbols[29u], "RL_sglId_gen_tag_rule", SYM_RULE);
  init_symbol(&symbols[30u], "RL_stage1", SYM_RULE);
  init_symbol(&symbols[31u], "RL_stage1_1", SYM_RULE);
  init_symbol(&symbols[32u], "RL_stage2", SYM_RULE);
  init_symbol(&symbols[33u], "RL_stage2_1", SYM_RULE);
  init_symbol(&symbols[34u], "RL_stage3", SYM_RULE);
  init_symbol(&symbols[35u], "RL_stage3_1", SYM_RULE);
  init_symbol(&symbols[36u], "RL_stage4", SYM_RULE);
  init_symbol(&symbols[37u], "RL_stage4_1", SYM_RULE);
  init_symbol(&symbols[38u], "RL_stage5", SYM_RULE);
  init_symbol(&symbols[39u], "RL_stage5_1", SYM_RULE);
  init_symbol(&symbols[40u], "RL_translationTable_cbram_bramRule", SYM_RULE);
  init_symbol(&symbols[41u], "RL_translationTable_cbram_bramRule_1", SYM_RULE);
  init_symbol(&symbols[42u], "RL_translationTable_cbram_counter_0_react", SYM_RULE);
  init_symbol(&symbols[43u], "RL_translationTable_cbram_counter_1_react", SYM_RULE);
  init_symbol(&symbols[44u], "regall_cbram_bram", SYM_MODULE, &INST_regall_cbram_bram);
  init_symbol(&symbols[45u],
	      "regall_cbram_counter_0_cnt",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_cnt);
  init_symbol(&symbols[46u],
	      "regall_cbram_counter_0_dec_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_dec_wire);
  init_symbol(&symbols[47u],
	      "regall_cbram_counter_0_inc_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_inc_wire);
  init_symbol(&symbols[48u],
	      "regall_cbram_counter_0_positive_reg",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_positive_reg);
  init_symbol(&symbols[49u],
	      "regall_cbram_counter_1_cnt",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_cnt);
  init_symbol(&symbols[50u],
	      "regall_cbram_counter_1_dec_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_dec_wire);
  init_symbol(&symbols[51u],
	      "regall_cbram_counter_1_inc_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_inc_wire);
  init_symbol(&symbols[52u],
	      "regall_cbram_counter_1_positive_reg",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_positive_reg);
  init_symbol(&symbols[53u],
	      "regall_cbram_counter_1_positive_reg__h12551",
	      SYM_DEF,
	      &DEF_regall_cbram_counter_1_positive_reg__h12551,
	      1u);
  init_symbol(&symbols[54u], "regall_cbram_cycles", SYM_MODULE, &INST_regall_cbram_cycles);
  init_symbol(&symbols[55u], "regall_cbram_data0_0", SYM_MODULE, &INST_regall_cbram_data0_0);
  init_symbol(&symbols[56u], "regall_cbram_data0_1", SYM_MODULE, &INST_regall_cbram_data0_1);
  init_symbol(&symbols[57u], "regall_cbram_data1_0", SYM_MODULE, &INST_regall_cbram_data1_0);
  init_symbol(&symbols[58u], "regall_cbram_data1_1", SYM_MODULE, &INST_regall_cbram_data1_1);
  init_symbol(&symbols[59u], "regall_cbram_data2_0", SYM_MODULE, &INST_regall_cbram_data2_0);
  init_symbol(&symbols[60u], "regall_cbram_data2_1", SYM_MODULE, &INST_regall_cbram_data2_1);
  init_symbol(&symbols[61u],
	      "regall_cbram_responseFifo_0",
	      SYM_MODULE,
	      &INST_regall_cbram_responseFifo_0);
  init_symbol(&symbols[62u],
	      "regall_cbram_responseFifo_1",
	      SYM_MODULE,
	      &INST_regall_cbram_responseFifo_1);
  init_symbol(&symbols[63u], "reqs0_0", SYM_MODULE, &INST_reqs0_0);
  init_symbol(&symbols[64u], "reqs0_1", SYM_MODULE, &INST_reqs0_1);
  init_symbol(&symbols[65u], "sglId_gen_comp_fifo", SYM_MODULE, &INST_sglId_gen_comp_fifo);
  init_symbol(&symbols[66u], "sglId_gen_comp_state", SYM_MODULE, &INST_sglId_gen_comp_state);
  init_symbol(&symbols[67u],
	      "sglId_gen_comp_state__h988",
	      SYM_DEF,
	      &DEF_sglId_gen_comp_state__h988,
	      32u);
  init_symbol(&symbols[68u], "sglId_gen_counter_cnt", SYM_MODULE, &INST_sglId_gen_counter_cnt);
  init_symbol(&symbols[69u],
	      "sglId_gen_counter_dec_wire",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_dec_wire);
  init_symbol(&symbols[70u],
	      "sglId_gen_counter_inc_wire",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_inc_wire);
  init_symbol(&symbols[71u],
	      "sglId_gen_counter_positive_reg",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_positive_reg);
  init_symbol(&symbols[72u], "sglId_gen_head_ptr", SYM_MODULE, &INST_sglId_gen_head_ptr);
  init_symbol(&symbols[73u], "sglId_gen_inited", SYM_MODULE, &INST_sglId_gen_inited);
  init_symbol(&symbols[74u], "sglId_gen_retFifo", SYM_MODULE, &INST_sglId_gen_retFifo);
  init_symbol(&symbols[75u], "sglId_gen_tagFifo", SYM_MODULE, &INST_sglId_gen_tagFifo);
  init_symbol(&symbols[76u], "sglId_gen_tags", SYM_MODULE, &INST_sglId_gen_tags);
  init_symbol(&symbols[77u], "sglId_gen_tail_ptr", SYM_MODULE, &INST_sglId_gen_tail_ptr);
  init_symbol(&symbols[78u], "simDma_dataFifo", SYM_MODULE, &INST_simDma_dataFifo);
  init_symbol(&symbols[79u], "stage3Params_0", SYM_MODULE, &INST_stage3Params_0);
  init_symbol(&symbols[80u], "stage3Params_1", SYM_MODULE, &INST_stage3Params_1);
  init_symbol(&symbols[81u], "stage4Params_0", SYM_MODULE, &INST_stage4Params_0);
  init_symbol(&symbols[82u], "stage4Params_1", SYM_MODULE, &INST_stage4Params_1);
  init_symbol(&symbols[83u], "t__h1343", SYM_DEF, &DEF_t__h1343, 32u);
  init_symbol(&symbols[84u],
	      "translationTable_cbram_bram",
	      SYM_MODULE,
	      &INST_translationTable_cbram_bram);
  init_symbol(&symbols[85u],
	      "translationTable_cbram_counter_0_cnt",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_cnt);
  init_symbol(&symbols[86u],
	      "translationTable_cbram_counter_0_dec_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_dec_wire);
  init_symbol(&symbols[87u],
	      "translationTable_cbram_counter_0_inc_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_inc_wire);
  init_symbol(&symbols[88u],
	      "translationTable_cbram_counter_0_positive_reg",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_positive_reg);
  init_symbol(&symbols[89u],
	      "translationTable_cbram_counter_0_positive_reg__h11890",
	      SYM_DEF,
	      &DEF_translationTable_cbram_counter_0_positive_reg__h11890,
	      1u);
  init_symbol(&symbols[90u],
	      "translationTable_cbram_counter_1_cnt",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_cnt);
  init_symbol(&symbols[91u],
	      "translationTable_cbram_counter_1_dec_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_dec_wire);
  init_symbol(&symbols[92u],
	      "translationTable_cbram_counter_1_inc_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_inc_wire);
  init_symbol(&symbols[93u],
	      "translationTable_cbram_counter_1_positive_reg",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_positive_reg);
  init_symbol(&symbols[94u],
	      "translationTable_cbram_cycles",
	      SYM_MODULE,
	      &INST_translationTable_cbram_cycles);
  init_symbol(&symbols[95u],
	      "translationTable_cbram_data0_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data0_0);
  init_symbol(&symbols[96u],
	      "translationTable_cbram_data0_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data0_1);
  init_symbol(&symbols[97u],
	      "translationTable_cbram_data1_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data1_0);
  init_symbol(&symbols[98u],
	      "translationTable_cbram_data1_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data1_1);
  init_symbol(&symbols[99u],
	      "translationTable_cbram_data2_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data2_0);
  init_symbol(&symbols[100u],
	      "translationTable_cbram_data2_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data2_1);
  init_symbol(&symbols[101u],
	      "translationTable_cbram_responseFifo_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_responseFifo_0);
  init_symbol(&symbols[102u],
	      "translationTable_cbram_responseFifo_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_responseFifo_1);
  init_symbol(&symbols[103u], "WILL_FIRE_request_region", SYM_DEF, &DEF_WILL_FIRE_request_region, 1u);
  init_symbol(&symbols[104u], "WILL_FIRE_request_sglist", SYM_DEF, &DEF_WILL_FIRE_request_sglist, 1u);
  init_symbol(&symbols[105u], "x__h1127", SYM_DEF, &DEF_x__h1127, 5u);
}


/* Rule actions */

void MOD_mkMMUSynth::RL_sglId_gen_counter_react()
{
  tUInt8 DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11;
  tUInt8 DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9;
  tUInt8 DEF_b__h733;
  tUInt8 DEF_b__h742;
  tUInt8 DEF_b__h728;
  DEF_b__h728 = INST_sglId_gen_counter_cnt.METH_read();
  DEF_b__h742 = INST_sglId_gen_counter_dec_wire.METH_wget();
  DEF_b__h733 = INST_sglId_gen_counter_inc_wire.METH_wget();
  DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9 = (tUInt8)63u & (((tUInt8)63u & (DEF_b__h728 + (INST_sglId_gen_counter_inc_wire.METH_whas() ? DEF_b__h733 : (tUInt8)0u))) - (INST_sglId_gen_counter_dec_wire.METH_whas() ? DEF_b__h742 : (tUInt8)0u));
  DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11 = !(DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9 == (tUInt8)0u);
  INST_sglId_gen_counter_cnt.METH_write(DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9);
  INST_sglId_gen_counter_positive_reg.METH_write(DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11);
}

void MOD_mkMMUSynth::RL_sglId_gen_complete_rule1()
{
  tUInt32 DEF_x__h1098;
  tUInt8 DEF_x__h1036;
  tUInt8 DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20;
  tUInt32 DEF_sglId_gen_comp_state_BITS_31_TO_1___h1120;
  DEF_sglId_gen_comp_state__h988 = INST_sglId_gen_comp_state.METH_read();
  DEF_t__h1343 = INST_sglId_gen_tags.METH_port1__read();
  DEF_x__h1127 = INST_sglId_gen_tail_ptr.METH_read();
  DEF_sglId_gen_comp_state_BITS_31_TO_1___h1120 = (tUInt32)(DEF_sglId_gen_comp_state__h988 >> 1u);
  DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = primExtract8(1u,
									      32u,
									      (tUInt32)(DEF_t__h1343),
									      5u,
									      (tUInt8)(DEF_x__h1127),
									      5u,
									      (tUInt8)(DEF_x__h1127));
  DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20 = !DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
  DEF_x__h1036 = (tUInt8)31u & (DEF_x__h1127 + (tUInt8)1u);
  DEF_x__h1098 = (((tUInt32)((tUInt8)0u)) << 31u) | DEF_sglId_gen_comp_state_BITS_31_TO_1___h1120;
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_tail_ptr.METH_write(DEF_x__h1036);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_counter_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_comp_state.METH_write(DEF_x__h1098);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_comp_fifo.METH_enq(DEF_x__h1127);
}

void MOD_mkMMUSynth::RL_sglId_gen_ret_rule()
{
  tUInt32 DEF_x__h1278;
  tUInt32 DEF_x1__h1204;
  tUInt32 DEF_x__h1213;
  tUInt32 DEF_y__h1233;
  tUInt32 DEF_sglId_gen_comp_state_BITS_30_TO_0___h1287;
  tUInt32 DEF_t__h1184;
  DEF_sglId_gen_comp_state__h988 = INST_sglId_gen_comp_state.METH_read();
  DEF_t__h1184 = INST_sglId_gen_tags.METH_port0__read();
  DEF_sglId_gen_comp_state_BITS_30_TO_0___h1287 = (tUInt32)(2147483647u & DEF_sglId_gen_comp_state__h988);
  DEF_x__h1213 = primShiftL32(32u, 32u, 1u, 5u, (tUInt8)(INST_sglId_gen_retFifo.METH_first()));
  DEF_y__h1233 = ~DEF_x__h1213;
  DEF_x1__h1204 = DEF_t__h1184 & DEF_y__h1233;
  DEF_x__h1278 = (DEF_sglId_gen_comp_state_BITS_30_TO_0___h1287 << 1u) | (tUInt32)((tUInt8)1u);
  INST_sglId_gen_retFifo.METH_deq();
  INST_sglId_gen_tags.METH_port0__write(DEF_x1__h1204);
  INST_sglId_gen_comp_state.METH_write(DEF_x__h1278);
}

void MOD_mkMMUSynth::RL_sglId_gen_init_rule()
{
  tUInt8 DEF_sglId_gen_head_ptr_4_EQ_31___d36;
  DEF_x__h1461 = INST_sglId_gen_head_ptr.METH_read();
  DEF_sglId_gen_head_ptr_4_EQ_31___d36 = DEF_x__h1461 == (tUInt8)31u;
  DEF_x__h1436 = (tUInt8)31u & (DEF_x__h1461 + (tUInt8)1u);
  INST_sglId_gen_head_ptr.METH_write(DEF_x__h1436);
  INST_sglId_gen_inited.METH_write(DEF_sglId_gen_head_ptr_4_EQ_31___d36);
}

void MOD_mkMMUSynth::RL_sglId_gen_tag_rule()
{
  tUInt32 DEF_x1__h1360;
  tUInt32 DEF_x__h1370;
  DEF_t__h1343 = INST_sglId_gen_tags.METH_port1__read();
  DEF_x__h1461 = INST_sglId_gen_head_ptr.METH_read();
  DEF_x__h1370 = primShiftL32(32u, 32u, 1u, 5u, (tUInt8)(DEF_x__h1461));
  DEF_x1__h1360 = DEF_t__h1343 | DEF_x__h1370;
  DEF_x__h1436 = (tUInt8)31u & (DEF_x__h1461 + (tUInt8)1u);
  INST_sglId_gen_tags.METH_port1__write(DEF_x1__h1360);
  INST_sglId_gen_head_ptr.METH_write(DEF_x__h1436);
  INST_sglId_gen_tagFifo.METH_enq(DEF_x__h1461);
  INST_sglId_gen_counter_dec_wire.METH_wset((tUInt8)1u);
}

void MOD_mkMMUSynth::RL_complete_sglId_gen()
{
  INST_sglId_gen_comp_fifo.METH_deq();
}

void MOD_mkMMUSynth::RL_regall_cbram_counter_0_react()
{
  tUInt8 DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54;
  tUInt8 DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52;
  tUInt8 DEF_b__h3280;
  tUInt8 DEF_b__h3289;
  tUInt8 DEF_b__h3275;
  DEF_b__h3275 = INST_regall_cbram_counter_0_cnt.METH_read();
  DEF_b__h3289 = INST_regall_cbram_counter_0_dec_wire.METH_wget();
  DEF_b__h3280 = INST_regall_cbram_counter_0_inc_wire.METH_wget();
  DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h3275 + (INST_regall_cbram_counter_0_inc_wire.METH_whas() ? DEF_b__h3280 : (tUInt8)0u))) - (INST_regall_cbram_counter_0_dec_wire.METH_whas() ? DEF_b__h3289 : (tUInt8)0u));
  DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54 = !(DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52 == (tUInt8)0u);
  INST_regall_cbram_counter_0_cnt.METH_write(DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52);
  INST_regall_cbram_counter_0_positive_reg.METH_write(DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54);
}

void MOD_mkMMUSynth::RL_regall_cbram_counter_1_react()
{
  tUInt8 DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65;
  tUInt8 DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63;
  tUInt8 DEF_b__h3558;
  tUInt8 DEF_b__h3564;
  tUInt8 DEF_b__h3553;
  DEF_b__h3553 = INST_regall_cbram_counter_1_cnt.METH_read();
  DEF_b__h3564 = INST_regall_cbram_counter_1_dec_wire.METH_wget();
  DEF_b__h3558 = INST_regall_cbram_counter_1_inc_wire.METH_wget();
  DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h3553 + (INST_regall_cbram_counter_1_inc_wire.METH_whas() ? DEF_b__h3558 : (tUInt8)0u))) - (INST_regall_cbram_counter_1_dec_wire.METH_whas() ? DEF_b__h3564 : (tUInt8)0u));
  DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65 = !(DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63 == (tUInt8)0u);
  INST_regall_cbram_counter_1_cnt.METH_write(DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63);
  INST_regall_cbram_counter_1_positive_reg.METH_write(DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65);
}

void MOD_mkMMUSynth::RL_regall_cbram_bramRule()
{
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d97;
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d111;
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_145___d98;
  DEF_regall_cbram_responseFifo_0_notFull____d69 = INST_regall_cbram_responseFifo_0.METH_notFull();
  DEF_regall_cbram_data2_0___d66 = INST_regall_cbram_data2_0.METH_read();
  DEF_regall_cbram_data1_0___d88 = INST_regall_cbram_data1_0.METH_read();
  DEF_regall_cbram_data0_0_wget____d75 = INST_regall_cbram_data0_0.METH_wget();
  DEF_regall_cbram_bram_a_read____d100 = INST_regall_cbram_bram.METH_a_read();
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data1_0___d88,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92);
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data0_0_wget____d75,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83);
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data2_0___d66,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106);
  wop_primExtractWide(144u,
		      145u,
		      DEF_regall_cbram_bram_a_read____d100,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107);
  DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0___d66.get_bits_in_word8(4u,
											      18u,
											      1u);
  DEF_regall_cbram_data2_0_6_BIT_145___d98 = DEF_regall_cbram_data2_0___d66.get_bits_in_word8(4u,
											      17u,
											      1u);
  DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108 = DEF_regall_cbram_data2_0_6_BIT_145___d98 ? DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106 : DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107;
  DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109 = DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108;
  DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84 = DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83;
  DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data0_0_wget____d75.get_bits_in_word8(4u,
																			      16u,
																			      2u))) << 16u) | DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_bits_in_word32(4u,
																															      0u,
																															      16u)),
										4u,
										0u,
										18u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(3u),
												    3u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(2u),
														       2u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(0u),
																			     0u);
  DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86 = DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85;
  DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93 = DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92;
  DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data1_0___d88.get_bits_in_word8(4u,
																			16u,
																			2u))) << 16u) | DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93.get_bits_in_word32(4u,
																															0u,
																															16u)),
										4u,
										0u,
										18u).set_whole_word(DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93.get_whole_word(3u),
												    3u).set_whole_word(DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93.get_whole_word(2u),
														       2u).set_whole_word(DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93.get_whole_word(0u),
																			     0u);
  DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95 = DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94;
  DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = !DEF_regall_cbram_responseFifo_0_notFull____d69;
  DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d111 = DEF_regall_cbram_data2_0_6_BIT_146___d67 && DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
  DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d97 = DEF_regall_cbram_data2_0_6_BIT_146___d67 && DEF_regall_cbram_responseFifo_0_notFull____d69;
  DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87.set_bits_in_word(524287u & ((((tUInt32)(INST_regall_cbram_data0_0.METH_whas() && DEF_regall_cbram_data0_0_wget____d75.get_bits_in_word8(4u,
																								       18u,
																								       1u))) << 18u) | DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86.get_bits_in_word32(4u,
																																				       0u,
																																				       18u)),
										4u,
										0u,
										19u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86.get_whole_word(3u),
												    3u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86.get_whole_word(2u),
														       2u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86.get_whole_word(0u),
																			     0u);
  DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96.set_bits_in_word(524287u & ((((tUInt32)(DEF_regall_cbram_data1_0___d88.get_bits_in_word8(4u,
																			18u,
																			1u))) << 18u) | DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95.get_bits_in_word32(4u,
																															0u,
																															18u)),
										4u,
										0u,
										19u).set_whole_word(DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95.get_whole_word(3u),
												    3u).set_whole_word(DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95.get_whole_word(2u),
														       2u).set_whole_word(DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95.get_whole_word(0u),
																			     0u);
  DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110.set_bits_in_word(131071u & ((((tUInt32)(DEF_regall_cbram_data2_0_6_BIT_145___d98 ? DEF_regall_cbram_data2_0___d66.get_bits_in_word8(4u,
																								    16u,
																								    1u) : DEF_regall_cbram_bram_a_read____d100.get_bits_in_word8(4u,
																																 16u,
																																 1u))) << 16u) | DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109.get_bits_in_word32(4u,
																																												  0u,
																																												  16u)),
										 4u,
										 0u,
										 17u).set_whole_word(DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109.get_whole_word(0u),
																			      0u);
  INST_regall_cbram_data1_0.METH_write(DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87);
  INST_regall_cbram_data2_0.METH_write(DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96);
  if (DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d97)
    INST_regall_cbram_responseFifo_0.METH_enq(DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d111)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_regall_cbram_bramRule_1()
{
  tUInt8 DEF_regall_cbram_data2_1_12_BIT_146_13_AND_regall__ETC___d143;
  tUInt8 DEF_regall_cbram_data2_1_12_BIT_146_13_AND_NOT_reg_ETC___d157;
  tUInt8 DEF_regall_cbram_data2_1_12_BIT_145___d144;
  DEF_regall_cbram_responseFifo_1_notFull____d115 = INST_regall_cbram_responseFifo_1.METH_notFull();
  DEF_regall_cbram_data2_1___d112 = INST_regall_cbram_data2_1.METH_read();
  DEF_regall_cbram_data1_1___d134 = INST_regall_cbram_data1_1.METH_read();
  DEF_regall_cbram_data0_1_wget____d121 = INST_regall_cbram_data0_1.METH_wget();
  DEF_regall_cbram_bram_b_read____d146 = INST_regall_cbram_bram.METH_b_read();
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data1_1___d134,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138);
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data0_1_wget____d121,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129);
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data2_1___d112,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152);
  wop_primExtractWide(144u,
		      145u,
		      DEF_regall_cbram_bram_b_read____d146,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153);
  DEF_regall_cbram_data2_1_12_BIT_146___d113 = DEF_regall_cbram_data2_1___d112.get_bits_in_word8(4u,
												 18u,
												 1u);
  DEF_regall_cbram_data2_1_12_BIT_145___d144 = DEF_regall_cbram_data2_1___d112.get_bits_in_word8(4u,
												 17u,
												 1u);
  DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154 = DEF_regall_cbram_data2_1_12_BIT_145___d144 ? DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152 : DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153;
  DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155 = DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154;
  DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139 = DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138;
  DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data1_1___d134.get_bits_in_word8(4u,
																			  16u,
																			  2u))) << 16u) | DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139.get_bits_in_word32(4u,
																															   0u,
																															   16u)),
										 4u,
										 0u,
										 18u).set_whole_word(DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139.get_whole_word(0u),
																			      0u);
  DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141 = DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140;
  DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130 = DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129;
  DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data0_1_wget____d121.get_bits_in_word8(4u,
																				16u,
																				2u))) << 16u) | DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130.get_bits_in_word32(4u,
																																 0u,
																																 16u)),
										 4u,
										 0u,
										 18u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130.get_whole_word(0u),
																			      0u);
  DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132 = DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131;
  DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116 = !DEF_regall_cbram_responseFifo_1_notFull____d115;
  DEF_regall_cbram_data2_1_12_BIT_146_13_AND_NOT_reg_ETC___d157 = DEF_regall_cbram_data2_1_12_BIT_146___d113 && DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116;
  DEF_regall_cbram_data2_1_12_BIT_146_13_AND_regall__ETC___d143 = DEF_regall_cbram_data2_1_12_BIT_146___d113 && DEF_regall_cbram_responseFifo_1_notFull____d115;
  DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142.set_bits_in_word(524287u & ((((tUInt32)(DEF_regall_cbram_data1_1___d134.get_bits_in_word8(4u,
																			  18u,
																			  1u))) << 18u) | DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141.get_bits_in_word32(4u,
																															   0u,
																															   18u)),
										 4u,
										 0u,
										 19u).set_whole_word(DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141.get_whole_word(0u),
																			      0u);
  DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133.set_bits_in_word(524287u & ((((tUInt32)(INST_regall_cbram_data0_1.METH_whas() && DEF_regall_cbram_data0_1_wget____d121.get_bits_in_word8(4u,
																									 18u,
																									 1u))) << 18u) | DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132.get_bits_in_word32(4u,
																																					  0u,
																																					  18u)),
										 4u,
										 0u,
										 19u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132.get_whole_word(0u),
																			      0u);
  DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156.set_bits_in_word(131071u & ((((tUInt32)(DEF_regall_cbram_data2_1_12_BIT_145___d144 ? DEF_regall_cbram_data2_1___d112.get_bits_in_word8(4u,
																								       16u,
																								       1u) : DEF_regall_cbram_bram_b_read____d146.get_bits_in_word8(4u,
																																    16u,
																																    1u))) << 16u) | DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155.get_bits_in_word32(4u,
																																												     0u,
																																												     16u)),
										 4u,
										 0u,
										 17u).set_whole_word(DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155.get_whole_word(0u),
																			      0u);
  INST_regall_cbram_data1_1.METH_write(DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133);
  INST_regall_cbram_data2_1.METH_write(DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142);
  if (DEF_regall_cbram_data2_1_12_BIT_146_13_AND_regall__ETC___d143)
    INST_regall_cbram_responseFifo_1.METH_enq(DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_regall_cbram_data2_1_12_BIT_146_13_AND_NOT_reg_ETC___d157)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_counter_0_react()
{
  tUInt8 DEF_NOT_translationTable_cbram_counter_0_cnt_58_PL_ETC___d168;
  tUInt8 DEF_translationTable_cbram_counter_0_cnt_58_PLUS_I_ETC___d166;
  tUInt8 DEF_b__h7492;
  tUInt8 DEF_b__h7501;
  tUInt8 DEF_b__h7487;
  DEF_b__h7487 = INST_translationTable_cbram_counter_0_cnt.METH_read();
  DEF_b__h7501 = INST_translationTable_cbram_counter_0_dec_wire.METH_wget();
  DEF_b__h7492 = INST_translationTable_cbram_counter_0_inc_wire.METH_wget();
  DEF_translationTable_cbram_counter_0_cnt_58_PLUS_I_ETC___d166 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h7487 + (INST_translationTable_cbram_counter_0_inc_wire.METH_whas() ? DEF_b__h7492 : (tUInt8)0u))) - (INST_translationTable_cbram_counter_0_dec_wire.METH_whas() ? DEF_b__h7501 : (tUInt8)0u));
  DEF_NOT_translationTable_cbram_counter_0_cnt_58_PL_ETC___d168 = !(DEF_translationTable_cbram_counter_0_cnt_58_PLUS_I_ETC___d166 == (tUInt8)0u);
  INST_translationTable_cbram_counter_0_cnt.METH_write(DEF_translationTable_cbram_counter_0_cnt_58_PLUS_I_ETC___d166);
  INST_translationTable_cbram_counter_0_positive_reg.METH_write(DEF_NOT_translationTable_cbram_counter_0_cnt_58_PL_ETC___d168);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_counter_1_react()
{
  tUInt8 DEF_NOT_translationTable_cbram_counter_1_cnt_69_PL_ETC___d179;
  tUInt8 DEF_translationTable_cbram_counter_1_cnt_69_PLUS_I_ETC___d177;
  tUInt8 DEF_b__h7770;
  tUInt8 DEF_b__h7776;
  tUInt8 DEF_b__h7765;
  DEF_b__h7765 = INST_translationTable_cbram_counter_1_cnt.METH_read();
  DEF_b__h7776 = INST_translationTable_cbram_counter_1_dec_wire.METH_wget();
  DEF_b__h7770 = INST_translationTable_cbram_counter_1_inc_wire.METH_wget();
  DEF_translationTable_cbram_counter_1_cnt_69_PLUS_I_ETC___d177 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h7765 + (INST_translationTable_cbram_counter_1_inc_wire.METH_whas() ? DEF_b__h7770 : (tUInt8)0u))) - (INST_translationTable_cbram_counter_1_dec_wire.METH_whas() ? DEF_b__h7776 : (tUInt8)0u));
  DEF_NOT_translationTable_cbram_counter_1_cnt_69_PL_ETC___d179 = !(DEF_translationTable_cbram_counter_1_cnt_69_PLUS_I_ETC___d177 == (tUInt8)0u);
  INST_translationTable_cbram_counter_1_cnt.METH_write(DEF_translationTable_cbram_counter_1_cnt_69_PLUS_I_ETC___d177);
  INST_translationTable_cbram_counter_1_positive_reg.METH_write(DEF_NOT_translationTable_cbram_counter_1_cnt_69_PL_ETC___d179);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_bramRule()
{
  tUInt32 DEF_translationTable_cbram_data1_0_98_BIT_29_99_CO_ETC___d202;
  tUInt32 DEF_translationTable_cbram_data0_0_whas__88_AND_tr_ETC___d197;
  tUInt8 DEF_translationTable_cbram_data2_0_80_BIT_29_81_AN_ETC___d203;
  tUInt8 DEF_translationTable_cbram_data2_0_80_BIT_29_81_AN_ETC___d208;
  tUInt32 DEF_x__h8389;
  tUInt32 DEF_tpl_snd__h8410;
  tUInt32 DEF_x_a_read__h8416;
  tUInt32 DEF_translationTable_cbram_data0_0_wget____d189;
  tUInt32 DEF_translationTable_cbram_data1_0___d198;
  DEF_translationTable_cbram_responseFifo_0_notFull____d183 = INST_translationTable_cbram_responseFifo_0.METH_notFull();
  DEF_translationTable_cbram_data2_0___d180 = INST_translationTable_cbram_data2_0.METH_read();
  DEF_translationTable_cbram_data1_0___d198 = INST_translationTable_cbram_data1_0.METH_read();
  DEF_translationTable_cbram_data0_0_wget____d189 = INST_translationTable_cbram_data0_0.METH_wget();
  DEF_x_a_read__h8416 = INST_translationTable_cbram_bram.METH_a_read();
  DEF_tpl_snd__h8410 = (tUInt32)(268435455u & DEF_translationTable_cbram_data2_0___d180);
  DEF_translationTable_cbram_data2_0_80_BIT_29___d181 = (tUInt8)(DEF_translationTable_cbram_data2_0___d180 >> 29u);
  DEF_x__h8389 = (tUInt8)((tUInt8)1u & (DEF_translationTable_cbram_data2_0___d180 >> 28u)) ? DEF_tpl_snd__h8410 : DEF_x_a_read__h8416;
  DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184 = !DEF_translationTable_cbram_responseFifo_0_notFull____d183;
  DEF_translationTable_cbram_data2_0_80_BIT_29_81_AN_ETC___d208 = DEF_translationTable_cbram_data2_0_80_BIT_29___d181 && DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184;
  DEF_translationTable_cbram_data2_0_80_BIT_29_81_AN_ETC___d203 = DEF_translationTable_cbram_data2_0_80_BIT_29___d181 && DEF_translationTable_cbram_responseFifo_0_notFull____d183;
  DEF_translationTable_cbram_data0_0_whas__88_AND_tr_ETC___d197 = 1073741823u & ((((tUInt32)(INST_translationTable_cbram_data0_0.METH_whas() && (tUInt8)(DEF_translationTable_cbram_data0_0_wget____d189 >> 29u))) << 29u) | (tUInt32)(536870911u & DEF_translationTable_cbram_data0_0_wget____d189));
  DEF_translationTable_cbram_data1_0_98_BIT_29_99_CO_ETC___d202 = 1073741823u & ((((tUInt32)((tUInt8)(DEF_translationTable_cbram_data1_0___d198 >> 29u))) << 29u) | (tUInt32)(536870911u & DEF_translationTable_cbram_data1_0___d198));
  INST_translationTable_cbram_data1_0.METH_write(DEF_translationTable_cbram_data0_0_whas__88_AND_tr_ETC___d197);
  INST_translationTable_cbram_data2_0.METH_write(DEF_translationTable_cbram_data1_0_98_BIT_29_99_CO_ETC___d202);
  if (DEF_translationTable_cbram_data2_0_80_BIT_29_81_AN_ETC___d203)
    INST_translationTable_cbram_responseFifo_0.METH_enq(DEF_x__h8389);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_translationTable_cbram_data2_0_80_BIT_29_81_AN_ETC___d208)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_bramRule_1()
{
  tUInt32 DEF_translationTable_cbram_data0_1_whas__17_AND_tr_ETC___d226;
  tUInt32 DEF_translationTable_cbram_data1_1_27_BIT_29_28_CO_ETC___d231;
  tUInt8 DEF_translationTable_cbram_data2_1_09_BIT_29_10_AN_ETC___d232;
  tUInt8 DEF_translationTable_cbram_data2_1_09_BIT_29_10_AN_ETC___d237;
  tUInt32 DEF_x__h8707;
  tUInt32 DEF_tpl_snd__h8728;
  tUInt32 DEF_x_b_read__h8734;
  tUInt32 DEF_translationTable_cbram_data0_1_wget____d218;
  tUInt32 DEF_translationTable_cbram_data1_1___d227;
  DEF_translationTable_cbram_responseFifo_1_notFull____d212 = INST_translationTable_cbram_responseFifo_1.METH_notFull();
  DEF_translationTable_cbram_data2_1___d209 = INST_translationTable_cbram_data2_1.METH_read();
  DEF_translationTable_cbram_data1_1___d227 = INST_translationTable_cbram_data1_1.METH_read();
  DEF_translationTable_cbram_data0_1_wget____d218 = INST_translationTable_cbram_data0_1.METH_wget();
  DEF_x_b_read__h8734 = INST_translationTable_cbram_bram.METH_b_read();
  DEF_tpl_snd__h8728 = (tUInt32)(268435455u & DEF_translationTable_cbram_data2_1___d209);
  DEF_translationTable_cbram_data2_1_09_BIT_29___d210 = (tUInt8)(DEF_translationTable_cbram_data2_1___d209 >> 29u);
  DEF_x__h8707 = (tUInt8)((tUInt8)1u & (DEF_translationTable_cbram_data2_1___d209 >> 28u)) ? DEF_tpl_snd__h8728 : DEF_x_b_read__h8734;
  DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213 = !DEF_translationTable_cbram_responseFifo_1_notFull____d212;
  DEF_translationTable_cbram_data2_1_09_BIT_29_10_AN_ETC___d237 = DEF_translationTable_cbram_data2_1_09_BIT_29___d210 && DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213;
  DEF_translationTable_cbram_data2_1_09_BIT_29_10_AN_ETC___d232 = DEF_translationTable_cbram_data2_1_09_BIT_29___d210 && DEF_translationTable_cbram_responseFifo_1_notFull____d212;
  DEF_translationTable_cbram_data1_1_27_BIT_29_28_CO_ETC___d231 = 1073741823u & ((((tUInt32)((tUInt8)(DEF_translationTable_cbram_data1_1___d227 >> 29u))) << 29u) | (tUInt32)(536870911u & DEF_translationTable_cbram_data1_1___d227));
  DEF_translationTable_cbram_data0_1_whas__17_AND_tr_ETC___d226 = 1073741823u & ((((tUInt32)(INST_translationTable_cbram_data0_1.METH_whas() && (tUInt8)(DEF_translationTable_cbram_data0_1_wget____d218 >> 29u))) << 29u) | (tUInt32)(536870911u & DEF_translationTable_cbram_data0_1_wget____d218));
  INST_translationTable_cbram_data1_1.METH_write(DEF_translationTable_cbram_data0_1_whas__17_AND_tr_ETC___d226);
  INST_translationTable_cbram_data2_1.METH_write(DEF_translationTable_cbram_data1_1_27_BIT_29_28_CO_ETC___d231);
  if (DEF_translationTable_cbram_data2_1_09_BIT_29_10_AN_ETC___d232)
    INST_translationTable_cbram_responseFifo_1.METH_enq(DEF_x__h8707);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_translationTable_cbram_data2_1_09_BIT_29_10_AN_ETC___d237)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_mkConnectionGetPut()
{
  DEF_dmaErrorFifos_0_first____d241 = INST_dmaErrorFifos_0.METH_first();
  INST_dmaErrorFifos_0.METH_deq();
  INST_dmaErrorFifo.METH_enq(DEF_dmaErrorFifos_0_first____d241);
}

void MOD_mkMMUSynth::RL_mkConnectionGetPut_1()
{
  DEF_dmaErrorFifos_1_first____d244 = INST_dmaErrorFifos_1.METH_first();
  INST_dmaErrorFifos_1.METH_deq();
  INST_dmaErrorFifo.METH_enq(DEF_dmaErrorFifos_1_first____d244);
}

void MOD_mkMMUSynth::RL_stage1()
{
  tUInt8 DEF_x2__h10330;
  tUInt64 DEF_incomingReqs_0_first____d250;
  DEF_incomingReqs_0_first____d250 = INST_incomingReqs_0.METH_first();
  DEF_x2__h10330 = (tUInt8)(DEF_incomingReqs_0_first____d250 >> 40u);
  DEF__2_CONCAT_DONTCARE___d252.set_bits_in_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															     0u,
															     19u),
						 4u,
						 0u,
						 19u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_incomingReqs_0.METH_deq();
  INST_regall_cbram_bram.METH_a_put((tUInt8)0u,
				    DEF_x2__h10330,
				    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_regall_cbram_counter_0_dec_wire.METH_wset((tUInt8)1u);
  INST_regall_cbram_data0_0.METH_wset(DEF__2_CONCAT_DONTCARE___d252);
  INST_reqs0_0.METH_enq(DEF_incomingReqs_0_first____d250);
}

void MOD_mkMMUSynth::RL_stage2()
{
  tUInt8 DEF_NOT_regall_cbram_responseFifo_0_first__55_BIT__ETC___d283;
  tUInt8 DEF_x__h10996;
  tUInt8 DEF_x__h10979;
  tUInt8 DEF_x__h10964;
  tUInt8 DEF_x__h10951;
  tUInt32 DEF_off12__h10696;
  tUInt32 DEF_off8__h10695;
  tUInt32 DEF_off4__h10694;
  tUInt32 DEF_off0__h10693;
  tUInt64 DEF_reqs0_0_first____d262;
  DEF_regall_cbram_responseFifo_0_first____d255 = INST_regall_cbram_responseFifo_0.METH_first();
  DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256 = DEF_regall_cbram_responseFifo_0_first____d255.get_bits_in_word8(4u,
															     16u,
															     1u);
  DEF_reqs0_0_first____d262 = INST_reqs0_0.METH_first();
  DEF_off0__h10693 = (tUInt32)(268435455u & (DEF_reqs0_0_first____d262 >> 12u));
  DEF_off4__h10694 = (tUInt32)(16777215u & (DEF_reqs0_0_first____d262 >> 16u));
  DEF_off8__h10695 = (tUInt32)(1048575u & (DEF_reqs0_0_first____d262 >> 20u));
  DEF_off12__h10696 = (tUInt32)(65535u & (DEF_reqs0_0_first____d262 >> 24u));
  DEF_x__h10951 = DEF_regall_cbram_responseFifo_0_first____d255.get_bits_in_word8(3u, 12u, 8u);
  DEF_x__h10964 = DEF_regall_cbram_responseFifo_0_first____d255.get_bits_in_word8(2u, 8u, 8u);
  DEF_x__h10979 = DEF_regall_cbram_responseFifo_0_first____d255.get_bits_in_word8(1u, 4u, 8u);
  DEF_x__h10996 = DEF_regall_cbram_responseFifo_0_first____d255.get_bits_in_word8(0u, 0u, 8u);
  DEF_NOT_regall_cbram_responseFifo_0_first__55_BIT__ETC___d283 = !DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256;
  DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280.set_bits_in_word(8191u & ((((tUInt32)(DEF_x__h10951)) << 5u) | (tUInt32)((tUInt8)(DEF_x__h10964 >> 3u))),
										 2u,
										 0u,
										 13u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h10964))) << 29u) | (((tUInt32)(DEF_x__h10979)) << 21u)) | (((tUInt32)(DEF_x__h10996)) << 13u)) | (tUInt32)(DEF_reqs0_0_first____d262 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_reqs0_0_first____d262),
															0u);
  DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281.set_bits_in_word(32767u & (((((tUInt32)(DEF_off4__h10694 < primExtract32(24u,
																	 145u,
																	 DEF_regall_cbram_responseFifo_0_first____d255,
																	 32u,
																	 67u,
																	 32u,
																	 44u))) << 14u) | (((tUInt32)(DEF_off0__h10693 < primExtract32(28u,
																								       145u,
																								       DEF_regall_cbram_responseFifo_0_first____d255,
																								       32u,
																								       35u,
																								       32u,
																								       8u))) << 13u)) | DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280.get_bits_in_word32(2u,
																																					 0u,
																																					 13u)),
										 2u,
										 0u,
										 15u).set_whole_word(DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280.get_whole_word(1u),
												     1u).set_whole_word(DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280.get_whole_word(0u),
															0u);
  DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282.set_bits_in_word(131071u & (((((tUInt32)(DEF_off12__h10696 < primExtract32(16u,
																	   145u,
																	   DEF_regall_cbram_responseFifo_0_first____d255,
																	   32u,
																	   131u,
																	   32u,
																	   116u))) << 16u) | (((tUInt32)(DEF_off8__h10695 < primExtract32(20u,
																									  145u,
																									  DEF_regall_cbram_responseFifo_0_first____d255,
																									  32u,
																									  99u,
																									  32u,
																									  80u))) << 15u)) | DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281.get_bits_in_word32(2u,
																																					     0u,
																																					     15u)),
										 2u,
										 0u,
										 17u).set_whole_word(DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281.get_whole_word(1u),
												     1u).set_whole_word(DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281.get_whole_word(0u),
															0u);
  DEF__805306368_CONCAT_reqs0_0_first__62___d284.set_bits_in_word((tUInt32)(805306368u >> 19u),
								  2u,
								  0u,
								  11u).set_whole_word((((tUInt32)(524287u & 805306368u)) << 13u) | (tUInt32)(DEF_reqs0_0_first____d262 >> 32u),
										      1u).set_whole_word((tUInt32)(DEF_reqs0_0_first____d262),
													 0u);
  INST_reqs0_0.METH_deq();
  INST_regall_cbram_responseFifo_0.METH_deq();
  INST_regall_cbram_counter_0_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256)
    INST_stage3Params_0.METH_enq(DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282);
  if (DEF_NOT_regall_cbram_responseFifo_0_first__55_BIT__ETC___d283)
    INST_dmaErrorFifos_0.METH_enq(DEF__805306368_CONCAT_reqs0_0_first__62___d284);
}

void MOD_mkMMUSynth::RL_stage3()
{
  tUInt64 DEF__0_CONCAT_IF_stage3Params_0_first__88_BIT_80_89_ETC___d317;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h11474;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h11477;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h11480;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h11483;
  tUInt8 DEF_y_avValue_fst__h11290;
  tUInt8 DEF_y_avValue_snd_fst__h11453;
  tUInt8 DEF_y_avValue_fst__h11308;
  tUInt8 DEF_y_avValue_snd_fst__h11443;
  tUInt8 DEF_y_avValue_fst__h11326;
  tUInt8 DEF_x__h11545;
  tUInt8 DEF_y_avValue_snd_fst__h11433;
  tUInt8 DEF_x__h11506;
  tUInt8 DEF_stage3Params_0_first__88_BIT_77___d292;
  tUInt8 DEF_stage3Params_0_first__88_BIT_78___d291;
  tUInt8 DEF_stage3Params_0_first__88_BIT_79___d290;
  tUInt8 DEF_stage3Params_0_first__88_BIT_80___d289;
  tUInt8 DEF_x_ptr__h11430;
  tUInt8 DEF_y_avValue_snd_fst__h11461;
  tUInt8 DEF_y_avValue_snd_fst__h11451;
  tUInt8 DEF_y_avValue_snd_fst__h11441;
  tUInt8 DEF_y_avValue_snd_fst__h11431;
  tUInt8 DEF_y_avValue_fst__h11271;
  tUInt8 DEF_y_avValue_fst__h11284;
  tUInt8 DEF_y_avValue_fst__h11302;
  tUInt8 DEF_y_avValue_fst__h11320;
  tUInt32 DEF_x1_avValue_snd_snd_value__h11484;
  DEF_stage3Params_0_first____d288 = INST_stage3Params_0.METH_first();
  DEF_x1_avValue_snd_snd_value__h11484 = DEF_stage3Params_0_first____d288.get_bits_in_word32(0u,
											     0u,
											     24u);
  DEF_y_avValue_fst__h11320 = DEF_stage3Params_0_first____d288.get_bits_in_word8(2u, 5u, 8u);
  DEF_y_avValue_fst__h11302 = primExtract8(8u,
					   81u,
					   DEF_stage3Params_0_first____d288,
					   32u,
					   68u,
					   32u,
					   61u);
  DEF_y_avValue_fst__h11284 = DEF_stage3Params_0_first____d288.get_bits_in_word8(1u, 21u, 8u);
  DEF_y_avValue_fst__h11271 = DEF_stage3Params_0_first____d288.get_bits_in_word8(1u, 13u, 8u);
  DEF_y_avValue_snd_fst__h11431 = DEF_stage3Params_0_first____d288.get_bits_in_word8(0u, 24u, 8u);
  DEF_y_avValue_snd_fst__h11441 = DEF_stage3Params_0_first____d288.get_bits_in_word8(0u, 20u, 8u);
  DEF_y_avValue_snd_fst__h11451 = DEF_stage3Params_0_first____d288.get_bits_in_word8(0u, 16u, 8u);
  DEF_y_avValue_snd_fst__h11461 = DEF_stage3Params_0_first____d288.get_bits_in_word8(0u, 12u, 8u);
  DEF_x_ptr__h11430 = DEF_stage3Params_0_first____d288.get_bits_in_word8(1u, 8u, 5u);
  DEF_stage3Params_0_first__88_BIT_80___d289 = DEF_stage3Params_0_first____d288.get_bits_in_word8(2u,
												  16u,
												  1u);
  DEF_stage3Params_0_first__88_BIT_79___d290 = DEF_stage3Params_0_first____d288.get_bits_in_word8(2u,
												  15u,
												  1u);
  DEF_stage3Params_0_first__88_BIT_77___d292 = DEF_stage3Params_0_first____d288.get_bits_in_word8(2u,
												  13u,
												  1u);
  DEF_stage3Params_0_first__88_BIT_78___d291 = DEF_stage3Params_0_first____d288.get_bits_in_word8(2u,
												  14u,
												  1u);
  DEF_y_avValue_snd_fst__h11453 = DEF_stage3Params_0_first__88_BIT_77___d292 ? DEF_y_avValue_snd_fst__h11461 : (tUInt8)0u;
  DEF_y_avValue_snd_fst__h11443 = DEF_stage3Params_0_first__88_BIT_78___d291 ? DEF_y_avValue_snd_fst__h11451 : DEF_y_avValue_snd_fst__h11453;
  DEF_y_avValue_snd_fst__h11433 = DEF_stage3Params_0_first__88_BIT_79___d290 ? DEF_y_avValue_snd_fst__h11441 : DEF_y_avValue_snd_fst__h11443;
  DEF_x__h11506 = DEF_stage3Params_0_first__88_BIT_80___d289 ? DEF_y_avValue_snd_fst__h11431 : DEF_y_avValue_snd_fst__h11433;
  DEF_y_avValue_fst__h11290 = DEF_stage3Params_0_first__88_BIT_77___d292 ? DEF_y_avValue_fst__h11271 : (tUInt8)0u;
  DEF_y_avValue_fst__h11308 = DEF_stage3Params_0_first__88_BIT_78___d291 ? DEF_y_avValue_fst__h11284 : DEF_y_avValue_fst__h11290;
  DEF_y_avValue_fst__h11326 = DEF_stage3Params_0_first__88_BIT_79___d290 ? DEF_y_avValue_fst__h11302 : DEF_y_avValue_fst__h11308;
  DEF_x__h11545 = DEF_stage3Params_0_first__88_BIT_80___d289 ? DEF_y_avValue_fst__h11320 : DEF_y_avValue_fst__h11326;
  DEF_x1_avValue_snd_snd_pageSize__h11474 = DEF_stage3Params_0_first__88_BIT_77___d292 ? (tUInt8)1u : (tUInt8)0u;
  DEF_x1_avValue_snd_snd_pageSize__h11477 = DEF_stage3Params_0_first__88_BIT_78___d291 ? (tUInt8)2u : DEF_x1_avValue_snd_snd_pageSize__h11474;
  DEF_x1_avValue_snd_snd_pageSize__h11480 = DEF_stage3Params_0_first__88_BIT_79___d290 ? (tUInt8)3u : DEF_x1_avValue_snd_snd_pageSize__h11477;
  DEF_x1_avValue_snd_snd_pageSize__h11483 = DEF_stage3Params_0_first__88_BIT_80___d289 ? (tUInt8)4u : DEF_x1_avValue_snd_snd_pageSize__h11480;
  DEF__0_CONCAT_IF_stage3Params_0_first__88_BIT_80_89_ETC___d317 = 2251799813685247llu & ((((((((tUInt64)((tUInt8)0u)) << 48u) | (((tUInt64)(DEF_x1_avValue_snd_snd_pageSize__h11483)) << 45u)) | (((tUInt64)(DEF_x1_avValue_snd_snd_value__h11484)) << 21u)) | (((tUInt64)(DEF_x__h11506)) << 13u)) | (((tUInt64)(DEF_x__h11545)) << 5u)) | (tUInt64)(DEF_x_ptr__h11430));
  INST_stage3Params_0.METH_deq();
  INST_stage4Params_0.METH_enq(DEF__0_CONCAT_IF_stage3Params_0_first__88_BIT_80_89_ETC___d317);
}

void MOD_mkMMUSynth::RL_stage4()
{
  tUInt32 DEF_x2__h11917;
  tUInt32 DEF_IF_stage4Params_0_first__21_BITS_47_TO_45_22_E_ETC___d344;
  tUInt64 DEF_x_off__h11680;
  tUInt32 DEF_x_pref__h11679;
  tUInt8 DEF_p__h11610;
  tUInt8 DEF_p__h11718;
  tUInt8 DEF_ptr__h11609;
  tUInt8 DEF_idxOffset__h11608;
  tUInt8 DEF_pbase__h11607;
  tUInt32 DEF_x__h11689;
  DEF_stage4Params_0_first____d321 = INST_stage4Params_0.METH_first();
  DEF_x__h11689 = (tUInt32)(16777215u & (DEF_stage4Params_0_first____d321 >> 21u));
  DEF_pbase__h11607 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_0_first____d321 >> 13u));
  DEF_idxOffset__h11608 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_0_first____d321 >> 5u));
  DEF_ptr__h11609 = (tUInt8)((tUInt8)31u & DEF_stage4Params_0_first____d321);
  DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323 = ((tUInt8)((tUInt8)7u & (DEF_stage4Params_0_first____d321 >> 45u))) == (tUInt8)0u;
  DEF_p__h11610 = (tUInt8)255u & (DEF_pbase__h11607 + DEF_idxOffset__h11608);
  DEF_p__h11718 = DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323 ? (tUInt8)0u : DEF_p__h11610;
  DEF_x_pref__h11679 = (tUInt32)(DEF_ptr__h11609);
  DEF_x_off__h11680 = 1099511627775llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_x__h11689));
  DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334.set_bits_in_word(2047u & ((((tUInt32)((tUInt8)5u)) << 8u) | (tUInt32)((tUInt8)(DEF_x_pref__h11679 >> 24u))),
										  2u,
										  0u,
										  11u).set_whole_word((((tUInt32)(16777215u & DEF_x_pref__h11679)) << 8u) | (tUInt32)((tUInt8)(DEF_x_off__h11680 >> 32u)),
												      1u).set_whole_word((tUInt32)(DEF_x_off__h11680),
															 0u);
  DEF_IF_stage4Params_0_first__21_BITS_47_TO_45_22_E_ETC___d344 = 1073741823u & ((((tUInt32)(DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323 ? (tUInt8)5u : (tUInt8)(DEF_stage4Params_0_first____d321 >> 48u))) << 27u) | (tUInt32)(134217727u & (DEF_stage4Params_0_first____d321 >> 21u)));
  DEF__2_CONCAT_DONTCARE___d340 = 715827882u;
  DEF_x2__h11917 = 8191u & ((((tUInt32)(DEF_ptr__h11609)) << 8u) | (tUInt32)(DEF_p__h11718));
  INST_stage4Params_0.METH_deq();
  if (DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323)
    INST_dmaErrorFifos_1.METH_enq(DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334);
  INST_translationTable_cbram_bram.METH_a_put((tUInt8)0u, DEF_x2__h11917, 178956970u);
  INST_translationTable_cbram_counter_0_dec_wire.METH_wset((tUInt8)1u);
  INST_translationTable_cbram_data0_0.METH_wset(DEF__2_CONCAT_DONTCARE___d340);
  INST_offs1_0.METH_enq(DEF_IF_stage4Params_0_first__21_BITS_47_TO_45_22_E_ETC___d344);
}

void MOD_mkMMUSynth::RL_stage5()
{
  tUInt64 DEF_offs1_0_first__50_BITS_29_TO_27_51_CONCAT_IF_o_ETC___d373;
  tUInt64 DEF_rv__h12410;
  tUInt64 DEF_rv__h12422;
  tUInt64 DEF_rv__h12398;
  tUInt64 DEF_rv__h12388;
  tUInt64 DEF_x_physAddr__h12367;
  tUInt8 DEF_x__h12379;
  tUInt32 DEF_b12__h12275;
  tUInt32 DEF_b8__h12274;
  tUInt32 DEF_b4__h12273;
  tUInt32 DEF_v__h12116;
  tUInt32 DEF_offs1_0_first____d350;
  DEF_offs1_0_first____d350 = INST_offs1_0.METH_first();
  DEF_v__h12116 = INST_translationTable_cbram_responseFifo_0.METH_first();
  DEF_b4__h12273 = (tUInt32)(16777215u & DEF_v__h12116);
  DEF_b8__h12274 = (tUInt32)(1048575u & DEF_v__h12116);
  DEF_b12__h12275 = (tUInt32)(65535u & DEF_v__h12116);
  DEF_x__h12379 = (tUInt8)((tUInt8)7u & (DEF_offs1_0_first____d350 >> 24u));
  DEF_rv__h12388 = 1099511627775llu & ((((tUInt64)(DEF_v__h12116)) << 12u) | (tUInt64)((tUInt32)(4095u & DEF_offs1_0_first____d350)));
  DEF_rv__h12398 = 1099511627775llu & ((((tUInt64)(DEF_b4__h12273)) << 16u) | (tUInt64)((tUInt32)(65535u & DEF_offs1_0_first____d350)));
  DEF_rv__h12422 = 1099511627775llu & ((((tUInt64)(DEF_b12__h12275)) << 24u) | (tUInt64)((tUInt32)(16777215u & DEF_offs1_0_first____d350)));
  DEF_rv__h12410 = 1099511627775llu & ((((tUInt64)(DEF_b8__h12274)) << 20u) | (tUInt64)((tUInt32)(1048575u & DEF_offs1_0_first____d350)));
  switch (DEF_x__h12379) {
  case (tUInt8)1u:
    DEF_x_physAddr__h12367 = DEF_rv__h12388;
    break;
  case (tUInt8)2u:
    DEF_x_physAddr__h12367 = DEF_rv__h12398;
    break;
  case (tUInt8)3u:
    DEF_x_physAddr__h12367 = DEF_rv__h12410;
    break;
  default:
    DEF_x_physAddr__h12367 = DEF_rv__h12422;
  }
  DEF_offs1_0_first__50_BITS_29_TO_27_51_CONCAT_IF_o_ETC___d373 = 8796093022207llu & ((((tUInt64)((tUInt8)(DEF_offs1_0_first____d350 >> 27u))) << 40u) | DEF_x_physAddr__h12367);
  INST_translationTable_cbram_responseFifo_0.METH_deq();
  INST_translationTable_cbram_counter_0_inc_wire.METH_wset((tUInt8)1u);
  INST_offs1_0.METH_deq();
  INST_pageResponseFifos_0.METH_enq(DEF_offs1_0_first__50_BITS_29_TO_27_51_CONCAT_IF_o_ETC___d373);
}

void MOD_mkMMUSynth::RL_stage1_1()
{
  tUInt8 DEF_x2__h12578;
  tUInt64 DEF_incomingReqs_1_first____d379;
  DEF_incomingReqs_1_first____d379 = INST_incomingReqs_1.METH_first();
  DEF_x2__h12578 = (tUInt8)(DEF_incomingReqs_1_first____d379 >> 40u);
  DEF__2_CONCAT_DONTCARE___d252.set_bits_in_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															     0u,
															     19u),
						 4u,
						 0u,
						 19u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_incomingReqs_1.METH_deq();
  INST_regall_cbram_bram.METH_b_put((tUInt8)0u,
				    DEF_x2__h12578,
				    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_regall_cbram_counter_1_dec_wire.METH_wset((tUInt8)1u);
  INST_regall_cbram_data0_1.METH_wset(DEF__2_CONCAT_DONTCARE___d252);
  INST_reqs0_1.METH_enq(DEF_incomingReqs_1_first____d379);
}

void MOD_mkMMUSynth::RL_stage2_1()
{
  tUInt8 DEF_NOT_regall_cbram_responseFifo_1_first__83_BIT__ETC___d410;
  tUInt8 DEF_x__h13095;
  tUInt8 DEF_x__h13078;
  tUInt8 DEF_x__h13063;
  tUInt8 DEF_x__h13050;
  tUInt32 DEF_off12__h12872;
  tUInt32 DEF_off8__h12871;
  tUInt32 DEF_off4__h12870;
  tUInt32 DEF_off0__h12869;
  tUInt64 DEF_reqs0_1_first____d389;
  DEF_regall_cbram_responseFifo_1_first____d383 = INST_regall_cbram_responseFifo_1.METH_first();
  DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384 = DEF_regall_cbram_responseFifo_1_first____d383.get_bits_in_word8(4u,
															     16u,
															     1u);
  DEF_reqs0_1_first____d389 = INST_reqs0_1.METH_first();
  DEF_off0__h12869 = (tUInt32)(268435455u & (DEF_reqs0_1_first____d389 >> 12u));
  DEF_off4__h12870 = (tUInt32)(16777215u & (DEF_reqs0_1_first____d389 >> 16u));
  DEF_off8__h12871 = (tUInt32)(1048575u & (DEF_reqs0_1_first____d389 >> 20u));
  DEF_off12__h12872 = (tUInt32)(65535u & (DEF_reqs0_1_first____d389 >> 24u));
  DEF_x__h13050 = DEF_regall_cbram_responseFifo_1_first____d383.get_bits_in_word8(3u, 12u, 8u);
  DEF_x__h13063 = DEF_regall_cbram_responseFifo_1_first____d383.get_bits_in_word8(2u, 8u, 8u);
  DEF_x__h13078 = DEF_regall_cbram_responseFifo_1_first____d383.get_bits_in_word8(1u, 4u, 8u);
  DEF_x__h13095 = DEF_regall_cbram_responseFifo_1_first____d383.get_bits_in_word8(0u, 0u, 8u);
  DEF_NOT_regall_cbram_responseFifo_1_first__83_BIT__ETC___d410 = !DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384;
  DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407.set_bits_in_word(8191u & ((((tUInt32)(DEF_x__h13050)) << 5u) | (tUInt32)((tUInt8)(DEF_x__h13063 >> 3u))),
										 2u,
										 0u,
										 13u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h13063))) << 29u) | (((tUInt32)(DEF_x__h13078)) << 21u)) | (((tUInt32)(DEF_x__h13095)) << 13u)) | (tUInt32)(DEF_reqs0_1_first____d389 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_reqs0_1_first____d389),
															0u);
  DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408.set_bits_in_word(32767u & (((((tUInt32)(DEF_off4__h12870 < primExtract32(24u,
																	 145u,
																	 DEF_regall_cbram_responseFifo_1_first____d383,
																	 32u,
																	 67u,
																	 32u,
																	 44u))) << 14u) | (((tUInt32)(DEF_off0__h12869 < primExtract32(28u,
																								       145u,
																								       DEF_regall_cbram_responseFifo_1_first____d383,
																								       32u,
																								       35u,
																								       32u,
																								       8u))) << 13u)) | DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407.get_bits_in_word32(2u,
																																					 0u,
																																					 13u)),
										 2u,
										 0u,
										 15u).set_whole_word(DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407.get_whole_word(1u),
												     1u).set_whole_word(DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407.get_whole_word(0u),
															0u);
  DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409.set_bits_in_word(131071u & (((((tUInt32)(DEF_off12__h12872 < primExtract32(16u,
																	   145u,
																	   DEF_regall_cbram_responseFifo_1_first____d383,
																	   32u,
																	   131u,
																	   32u,
																	   116u))) << 16u) | (((tUInt32)(DEF_off8__h12871 < primExtract32(20u,
																									  145u,
																									  DEF_regall_cbram_responseFifo_1_first____d383,
																									  32u,
																									  99u,
																									  32u,
																									  80u))) << 15u)) | DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408.get_bits_in_word32(2u,
																																					     0u,
																																					     15u)),
										 2u,
										 0u,
										 17u).set_whole_word(DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408.get_whole_word(1u),
												     1u).set_whole_word(DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408.get_whole_word(0u),
															0u);
  DEF__805306368_CONCAT_reqs0_1_first__89___d411.set_bits_in_word((tUInt32)(805306368u >> 19u),
								  2u,
								  0u,
								  11u).set_whole_word((((tUInt32)(524287u & 805306368u)) << 13u) | (tUInt32)(DEF_reqs0_1_first____d389 >> 32u),
										      1u).set_whole_word((tUInt32)(DEF_reqs0_1_first____d389),
													 0u);
  INST_reqs0_1.METH_deq();
  INST_regall_cbram_responseFifo_1.METH_deq();
  INST_regall_cbram_counter_1_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384)
    INST_stage3Params_1.METH_enq(DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409);
  if (DEF_NOT_regall_cbram_responseFifo_1_first__83_BIT__ETC___d410)
    INST_dmaErrorFifos_0.METH_enq(DEF__805306368_CONCAT_reqs0_1_first__89___d411);
}

void MOD_mkMMUSynth::RL_stage3_1()
{
  tUInt64 DEF__0_CONCAT_IF_stage3Params_1_first__15_BIT_80_16_ETC___d444;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h13500;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h13503;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h13506;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h13509;
  tUInt8 DEF_y_avValue_fst__h13389;
  tUInt8 DEF_y_avValue_snd_fst__h13479;
  tUInt8 DEF_y_avValue_fst__h13407;
  tUInt8 DEF_y_avValue_snd_fst__h13469;
  tUInt8 DEF_y_avValue_fst__h13425;
  tUInt8 DEF_x__h13567;
  tUInt8 DEF_y_avValue_snd_fst__h13459;
  tUInt8 DEF_x__h13530;
  tUInt8 DEF_stage3Params_1_first__15_BIT_77___d419;
  tUInt8 DEF_stage3Params_1_first__15_BIT_78___d418;
  tUInt8 DEF_stage3Params_1_first__15_BIT_79___d417;
  tUInt8 DEF_stage3Params_1_first__15_BIT_80___d416;
  tUInt8 DEF_x_ptr__h13456;
  tUInt8 DEF_y_avValue_snd_fst__h13487;
  tUInt8 DEF_y_avValue_snd_fst__h13477;
  tUInt8 DEF_y_avValue_snd_fst__h13467;
  tUInt8 DEF_y_avValue_snd_fst__h13457;
  tUInt8 DEF_y_avValue_fst__h13370;
  tUInt8 DEF_y_avValue_fst__h13383;
  tUInt8 DEF_y_avValue_fst__h13401;
  tUInt8 DEF_y_avValue_fst__h13419;
  tUInt32 DEF_x1_avValue_snd_snd_value__h13510;
  DEF_stage3Params_1_first____d415 = INST_stage3Params_1.METH_first();
  DEF_x1_avValue_snd_snd_value__h13510 = DEF_stage3Params_1_first____d415.get_bits_in_word32(0u,
											     0u,
											     24u);
  DEF_y_avValue_fst__h13419 = DEF_stage3Params_1_first____d415.get_bits_in_word8(2u, 5u, 8u);
  DEF_y_avValue_fst__h13401 = primExtract8(8u,
					   81u,
					   DEF_stage3Params_1_first____d415,
					   32u,
					   68u,
					   32u,
					   61u);
  DEF_y_avValue_fst__h13383 = DEF_stage3Params_1_first____d415.get_bits_in_word8(1u, 21u, 8u);
  DEF_y_avValue_fst__h13370 = DEF_stage3Params_1_first____d415.get_bits_in_word8(1u, 13u, 8u);
  DEF_y_avValue_snd_fst__h13457 = DEF_stage3Params_1_first____d415.get_bits_in_word8(0u, 24u, 8u);
  DEF_y_avValue_snd_fst__h13467 = DEF_stage3Params_1_first____d415.get_bits_in_word8(0u, 20u, 8u);
  DEF_y_avValue_snd_fst__h13477 = DEF_stage3Params_1_first____d415.get_bits_in_word8(0u, 16u, 8u);
  DEF_y_avValue_snd_fst__h13487 = DEF_stage3Params_1_first____d415.get_bits_in_word8(0u, 12u, 8u);
  DEF_x_ptr__h13456 = DEF_stage3Params_1_first____d415.get_bits_in_word8(1u, 8u, 5u);
  DEF_stage3Params_1_first__15_BIT_80___d416 = DEF_stage3Params_1_first____d415.get_bits_in_word8(2u,
												  16u,
												  1u);
  DEF_stage3Params_1_first__15_BIT_79___d417 = DEF_stage3Params_1_first____d415.get_bits_in_word8(2u,
												  15u,
												  1u);
  DEF_stage3Params_1_first__15_BIT_77___d419 = DEF_stage3Params_1_first____d415.get_bits_in_word8(2u,
												  13u,
												  1u);
  DEF_stage3Params_1_first__15_BIT_78___d418 = DEF_stage3Params_1_first____d415.get_bits_in_word8(2u,
												  14u,
												  1u);
  DEF_y_avValue_snd_fst__h13479 = DEF_stage3Params_1_first__15_BIT_77___d419 ? DEF_y_avValue_snd_fst__h13487 : (tUInt8)0u;
  DEF_y_avValue_snd_fst__h13469 = DEF_stage3Params_1_first__15_BIT_78___d418 ? DEF_y_avValue_snd_fst__h13477 : DEF_y_avValue_snd_fst__h13479;
  DEF_y_avValue_snd_fst__h13459 = DEF_stage3Params_1_first__15_BIT_79___d417 ? DEF_y_avValue_snd_fst__h13467 : DEF_y_avValue_snd_fst__h13469;
  DEF_x__h13530 = DEF_stage3Params_1_first__15_BIT_80___d416 ? DEF_y_avValue_snd_fst__h13457 : DEF_y_avValue_snd_fst__h13459;
  DEF_y_avValue_fst__h13389 = DEF_stage3Params_1_first__15_BIT_77___d419 ? DEF_y_avValue_fst__h13370 : (tUInt8)0u;
  DEF_y_avValue_fst__h13407 = DEF_stage3Params_1_first__15_BIT_78___d418 ? DEF_y_avValue_fst__h13383 : DEF_y_avValue_fst__h13389;
  DEF_y_avValue_fst__h13425 = DEF_stage3Params_1_first__15_BIT_79___d417 ? DEF_y_avValue_fst__h13401 : DEF_y_avValue_fst__h13407;
  DEF_x__h13567 = DEF_stage3Params_1_first__15_BIT_80___d416 ? DEF_y_avValue_fst__h13419 : DEF_y_avValue_fst__h13425;
  DEF_x1_avValue_snd_snd_pageSize__h13500 = DEF_stage3Params_1_first__15_BIT_77___d419 ? (tUInt8)1u : (tUInt8)0u;
  DEF_x1_avValue_snd_snd_pageSize__h13503 = DEF_stage3Params_1_first__15_BIT_78___d418 ? (tUInt8)2u : DEF_x1_avValue_snd_snd_pageSize__h13500;
  DEF_x1_avValue_snd_snd_pageSize__h13506 = DEF_stage3Params_1_first__15_BIT_79___d417 ? (tUInt8)3u : DEF_x1_avValue_snd_snd_pageSize__h13503;
  DEF_x1_avValue_snd_snd_pageSize__h13509 = DEF_stage3Params_1_first__15_BIT_80___d416 ? (tUInt8)4u : DEF_x1_avValue_snd_snd_pageSize__h13506;
  DEF__0_CONCAT_IF_stage3Params_1_first__15_BIT_80_16_ETC___d444 = 2251799813685247llu & ((((((((tUInt64)((tUInt8)0u)) << 48u) | (((tUInt64)(DEF_x1_avValue_snd_snd_pageSize__h13509)) << 45u)) | (((tUInt64)(DEF_x1_avValue_snd_snd_value__h13510)) << 21u)) | (((tUInt64)(DEF_x__h13530)) << 13u)) | (((tUInt64)(DEF_x__h13567)) << 5u)) | (tUInt64)(DEF_x_ptr__h13456));
  INST_stage3Params_1.METH_deq();
  INST_stage4Params_1.METH_enq(DEF__0_CONCAT_IF_stage3Params_1_first__15_BIT_80_16_ETC___d444);
}

void MOD_mkMMUSynth::RL_stage4_1()
{
  tUInt32 DEF_x2__h13814;
  tUInt32 DEF_IF_stage4Params_1_first__48_BITS_47_TO_45_49_E_ETC___d469;
  tUInt64 DEF_x_off__h13700;
  tUInt32 DEF_x_pref__h13699;
  tUInt8 DEF_p__h13632;
  tUInt8 DEF_p__h13738;
  tUInt8 DEF_ptr__h13631;
  tUInt8 DEF_idxOffset__h13630;
  tUInt8 DEF_pbase__h13629;
  tUInt32 DEF_x__h13709;
  DEF_stage4Params_1_first____d448 = INST_stage4Params_1.METH_first();
  DEF_x__h13709 = (tUInt32)(16777215u & (DEF_stage4Params_1_first____d448 >> 21u));
  DEF_pbase__h13629 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_1_first____d448 >> 13u));
  DEF_idxOffset__h13630 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_1_first____d448 >> 5u));
  DEF_ptr__h13631 = (tUInt8)((tUInt8)31u & DEF_stage4Params_1_first____d448);
  DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450 = ((tUInt8)((tUInt8)7u & (DEF_stage4Params_1_first____d448 >> 45u))) == (tUInt8)0u;
  DEF_p__h13632 = (tUInt8)255u & (DEF_pbase__h13629 + DEF_idxOffset__h13630);
  DEF_p__h13738 = DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450 ? (tUInt8)0u : DEF_p__h13632;
  DEF_x_pref__h13699 = (tUInt32)(DEF_ptr__h13631);
  DEF_x_off__h13700 = 1099511627775llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_x__h13709));
  DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460.set_bits_in_word(2047u & ((((tUInt32)((tUInt8)5u)) << 8u) | (tUInt32)((tUInt8)(DEF_x_pref__h13699 >> 24u))),
										  2u,
										  0u,
										  11u).set_whole_word((((tUInt32)(16777215u & DEF_x_pref__h13699)) << 8u) | (tUInt32)((tUInt8)(DEF_x_off__h13700 >> 32u)),
												      1u).set_whole_word((tUInt32)(DEF_x_off__h13700),
															 0u);
  DEF_IF_stage4Params_1_first__48_BITS_47_TO_45_49_E_ETC___d469 = 1073741823u & ((((tUInt32)(DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450 ? (tUInt8)5u : (tUInt8)(DEF_stage4Params_1_first____d448 >> 48u))) << 27u) | (tUInt32)(134217727u & (DEF_stage4Params_1_first____d448 >> 21u)));
  DEF__2_CONCAT_DONTCARE___d340 = 715827882u;
  DEF_x2__h13814 = 8191u & ((((tUInt32)(DEF_ptr__h13631)) << 8u) | (tUInt32)(DEF_p__h13738));
  INST_stage4Params_1.METH_deq();
  if (DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450)
    INST_dmaErrorFifos_1.METH_enq(DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460);
  INST_translationTable_cbram_bram.METH_b_put((tUInt8)0u, DEF_x2__h13814, 178956970u);
  INST_translationTable_cbram_counter_1_dec_wire.METH_wset((tUInt8)1u);
  INST_translationTable_cbram_data0_1.METH_wset(DEF__2_CONCAT_DONTCARE___d340);
  INST_offs1_1.METH_enq(DEF_IF_stage4Params_1_first__48_BITS_47_TO_45_49_E_ETC___d469);
}

void MOD_mkMMUSynth::RL_stage5_1()
{
  tUInt64 DEF_offs1_1_first__75_BITS_29_TO_27_76_CONCAT_IF_o_ETC___d498;
  tUInt64 DEF_rv__h14172;
  tUInt64 DEF_rv__h14160;
  tUInt64 DEF_rv__h14148;
  tUInt64 DEF_rv__h14138;
  tUInt64 DEF_x_physAddr__h14117;
  tUInt8 DEF_x__h14129;
  tUInt32 DEF_b12__h14098;
  tUInt32 DEF_b8__h14097;
  tUInt32 DEF_b4__h14096;
  tUInt32 DEF_v__h13939;
  tUInt32 DEF_offs1_1_first____d475;
  DEF_offs1_1_first____d475 = INST_offs1_1.METH_first();
  DEF_v__h13939 = INST_translationTable_cbram_responseFifo_1.METH_first();
  DEF_b4__h14096 = (tUInt32)(16777215u & DEF_v__h13939);
  DEF_b8__h14097 = (tUInt32)(1048575u & DEF_v__h13939);
  DEF_b12__h14098 = (tUInt32)(65535u & DEF_v__h13939);
  DEF_x__h14129 = (tUInt8)((tUInt8)7u & (DEF_offs1_1_first____d475 >> 24u));
  DEF_rv__h14138 = 1099511627775llu & ((((tUInt64)(DEF_v__h13939)) << 12u) | (tUInt64)((tUInt32)(4095u & DEF_offs1_1_first____d475)));
  DEF_rv__h14148 = 1099511627775llu & ((((tUInt64)(DEF_b4__h14096)) << 16u) | (tUInt64)((tUInt32)(65535u & DEF_offs1_1_first____d475)));
  DEF_rv__h14160 = 1099511627775llu & ((((tUInt64)(DEF_b8__h14097)) << 20u) | (tUInt64)((tUInt32)(1048575u & DEF_offs1_1_first____d475)));
  DEF_rv__h14172 = 1099511627775llu & ((((tUInt64)(DEF_b12__h14098)) << 24u) | (tUInt64)((tUInt32)(16777215u & DEF_offs1_1_first____d475)));
  switch (DEF_x__h14129) {
  case (tUInt8)1u:
    DEF_x_physAddr__h14117 = DEF_rv__h14138;
    break;
  case (tUInt8)2u:
    DEF_x_physAddr__h14117 = DEF_rv__h14148;
    break;
  case (tUInt8)3u:
    DEF_x_physAddr__h14117 = DEF_rv__h14160;
    break;
  default:
    DEF_x_physAddr__h14117 = DEF_rv__h14172;
  }
  DEF_offs1_1_first__75_BITS_29_TO_27_76_CONCAT_IF_o_ETC___d498 = 8796093022207llu & ((((tUInt64)((tUInt8)(DEF_offs1_1_first____d475 >> 27u))) << 40u) | DEF_x_physAddr__h14117);
  INST_translationTable_cbram_responseFifo_1.METH_deq();
  INST_translationTable_cbram_counter_1_inc_wire.METH_wset((tUInt8)1u);
  INST_offs1_1.METH_deq();
  INST_pageResponseFifos_1.METH_enq(DEF_offs1_1_first__75_BITS_29_TO_27_76_CONCAT_IF_o_ETC___d498);
}

void MOD_mkMMUSynth::RL_idReturnRule()
{
  tUInt8 DEF_tag__h14536;
  tUInt32 DEF_v__h14495;
  DEF_v__h14495 = INST_idReturnFifo.METH_first();
  DEF_tag__h14536 = (tUInt8)((tUInt8)31u & DEF_v__h14495);
  DEF__0_CONCAT_DONTCARE___d506.set_bits_in_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															    0u,
															    17u),
						 4u,
						 0u,
						 17u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_idReturnFifo.METH_deq();
  INST_sglId_gen_retFifo.METH_enq(DEF_tag__h14536);
  INST_regall_cbram_bram.METH_b_put((tUInt8)1u, DEF_tag__h14536, DEF__0_CONCAT_DONTCARE___d506);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_v__h14495);
}


/* Methods */

void MOD_mkMMUSynth::METH_request_sglist(tUInt32 ARG_request_sglist_sglId,
					 tUInt32 ARG_request_sglist_sglIndex,
					 tUInt64 ARG_request_sglist_addr,
					 tUInt32 ARG_request_sglist_len)
{
  tUInt32 DEF_x2__h14923;
  tUInt32 DEF_id__h14812;
  tUInt32 DEF_handle__h14813;
  tUInt8 DEF_NOT_0_CONCAT_mmuid_07_EQ_request_sglist_sglId__ETC___d510;
  tUInt8 DEF_ind__h14888;
  tUInt32 DEF_request_sglist_sglId_BITS_31_TO_16___d508;
  tUInt32 DEF_x3__h14924;
  PORT_EN_request_sglist = (tUInt8)1u;
  DEF_WILL_FIRE_request_sglist = (tUInt8)1u;
  DEF_x3__h14924 = (tUInt32)(268435455u & ARG_request_sglist_addr);
  DEF_request_sglist_sglId_BITS_31_TO_16___d508 = (tUInt32)(ARG_request_sglist_sglId >> 16u);
  DEF_ind__h14888 = (tUInt8)((tUInt8)255u & ARG_request_sglist_sglIndex);
  DEF__0_CONCAT_mmuid___d507 = 65535u & ((tUInt32)(PORT_mmuid));
  DEF_NOT_0_CONCAT_mmuid_07_EQ_request_sglist_sglId__ETC___d510 = !(DEF__0_CONCAT_mmuid___d507 == DEF_request_sglist_sglId_BITS_31_TO_16___d508);
  DEF_handle__h14813 = (tUInt32)(65535u & ARG_request_sglist_sglId);
  DEF_id__h14812 = DEF_request_sglist_sglId_BITS_31_TO_16___d508;
  DEF_x2__h14923 = 8191u & ((((tUInt32)((tUInt8)((tUInt8)31u & ARG_request_sglist_sglId))) << 8u) | (tUInt32)(DEF_ind__h14888));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_0_CONCAT_mmuid_07_EQ_request_sglist_sglId__ETC___d510)
      dollar_display(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_0_CONCAT_mmuid_07_EQ_request_sglist_sglId__ETC___d510)
      dollar_finish(sim_hdl, "32", 1u);
    if (PORT_hostMapped)
      simDma_init(DEF_id__h14812, DEF_handle__h14813, ARG_request_sglist_len);
  }
  INST_translationTable_cbram_bram.METH_a_put((tUInt8)1u, DEF_x2__h14923, DEF_x3__h14924);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_sglist()
{
  tUInt8 PORT_RDY_request_sglist;
  tUInt8 DEF_CAN_FIRE_request_sglist;
  DEF_translationTable_cbram_counter_0_positive_reg__h11890 = INST_translationTable_cbram_counter_0_positive_reg.METH_read();
  DEF_CAN_FIRE_request_sglist = DEF_translationTable_cbram_counter_0_positive_reg__h11890;
  PORT_RDY_request_sglist = DEF_CAN_FIRE_request_sglist;
  return PORT_RDY_request_sglist;
}

void MOD_mkMMUSynth::METH_request_region(tUInt32 ARG_request_region_sglId,
					 tUInt64 ARG_request_region_barr12,
					 tUInt32 ARG_request_region_index12,
					 tUInt64 ARG_request_region_barr8,
					 tUInt32 ARG_request_region_index8,
					 tUInt64 ARG_request_region_barr4,
					 tUInt32 ARG_request_region_index4,
					 tUInt64 ARG_request_region_barr0,
					 tUInt32 ARG_request_region_index0)
{
  tUInt8 DEF_x__h15106;
  tUInt8 DEF_reg12_idxOffset__h15043;
  tUInt8 DEF_reg8_idxOffset__h15053;
  tUInt8 DEF_reg4_idxOffset__h15061;
  tUInt8 DEF_reg0_idxOffset__h15069;
  tUInt32 DEF_reg12_barrier__h15042;
  tUInt32 DEF_reg8_barrier__h15052;
  tUInt32 DEF_reg4_barrier__h15060;
  tUInt32 DEF_reg0_barrier__h15068;
  PORT_EN_request_region = (tUInt8)1u;
  DEF_WILL_FIRE_request_region = (tUInt8)1u;
  DEF_reg0_barrier__h15068 = (tUInt32)(268435455u & ARG_request_region_barr0);
  DEF_reg4_barrier__h15060 = (tUInt32)(268435455u & ARG_request_region_barr4);
  DEF_reg8_barrier__h15052 = (tUInt32)(268435455u & ARG_request_region_barr8);
  DEF_reg12_barrier__h15042 = (tUInt32)(268435455u & ARG_request_region_barr12);
  DEF_reg0_idxOffset__h15069 = (tUInt8)((tUInt8)255u & ARG_request_region_index0);
  DEF_reg8_idxOffset__h15053 = (tUInt8)((tUInt8)255u & ARG_request_region_index8);
  DEF_reg4_idxOffset__h15061 = (tUInt8)((tUInt8)255u & ARG_request_region_index4);
  DEF_reg12_idxOffset__h15043 = (tUInt8)((tUInt8)255u & ARG_request_region_index12);
  DEF_x__h15106 = (tUInt8)((tUInt8)31u & ARG_request_region_sglId);
  DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530.set_bits_in_word((tUInt32)(DEF_reg8_barrier__h15052 >> 16u),
										 3u,
										 0u,
										 12u).set_whole_word(((((tUInt32)(65535u & DEF_reg8_barrier__h15052)) << 16u) | (((tUInt32)(DEF_reg8_idxOffset__h15053)) << 8u)) | (tUInt32)((tUInt8)(DEF_reg4_barrier__h15060 >> 20u)),
												     2u).set_whole_word(((((tUInt32)(1048575u & DEF_reg4_barrier__h15060)) << 12u) | (((tUInt32)(DEF_reg4_idxOffset__h15061)) << 4u)) | (tUInt32)((tUInt8)(DEF_reg0_barrier__h15068 >> 24u)),
															1u).set_whole_word((((tUInt32)(16777215u & DEF_reg0_barrier__h15068)) << 8u) | (tUInt32)(DEF_reg0_idxOffset__h15069),
																	   0u);
  DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531.set_bits_in_word(131071u & ((((tUInt32)((tUInt8)1u)) << 16u) | (tUInt32)(DEF_reg12_barrier__h15042 >> 12u)),
										  4u,
										  0u,
										  17u).set_whole_word(((((tUInt32)(4095u & DEF_reg12_barrier__h15042)) << 20u) | (((tUInt32)(DEF_reg12_idxOffset__h15043)) << 12u)) | DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530.get_bits_in_word32(3u,
																																				       0u,
																																				       12u),
												      3u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530.get_whole_word(2u),
															 2u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530.get_whole_word(1u),
																	    1u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530.get_whole_word(0u),
																			       0u);
  INST_regall_cbram_bram.METH_b_put((tUInt8)1u,
				    DEF_x__h15106,
				    DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531);
  INST_configResponseFifo.METH_enq(DEF_x__h15106);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_region()
{
  tUInt8 PORT_RDY_request_region;
  tUInt8 DEF_CAN_FIRE_request_region;
  DEF_regall_cbram_counter_1_positive_reg__h12551 = INST_regall_cbram_counter_1_positive_reg.METH_read();
  DEF_CAN_FIRE_request_region = DEF_regall_cbram_counter_1_positive_reg__h12551 && INST_configResponseFifo.METH_i_notFull();
  PORT_RDY_request_region = DEF_CAN_FIRE_request_region;
  return PORT_RDY_request_region;
}

void MOD_mkMMUSynth::METH_request_idRequest(tUInt32 ARG_request_idRequest_fd)
{
  tUInt32 DEF_id__h15213;
  tUInt8 DEF_x__h15275;
  DEF_x__h15275 = INST_sglId_gen_tagFifo.METH_first();
  DEF__0_CONCAT_mmuid___d507 = 65535u & ((tUInt32)(PORT_mmuid));
  DEF_id__h15213 = (DEF__0_CONCAT_mmuid___d507 << 16u) | (tUInt32)(DEF_x__h15275);
  INST_sglId_gen_tagFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (PORT_hostMapped)
      simDma_initfd(DEF_id__h15213, ARG_request_idRequest_fd);
  INST_idResponseFifo.METH_enq(DEF_x__h15275);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_idRequest()
{
  tUInt8 PORT_RDY_request_idRequest;
  tUInt8 DEF_CAN_FIRE_request_idRequest;
  DEF_CAN_FIRE_request_idRequest = INST_sglId_gen_tagFifo.METH_i_notEmpty() && INST_idResponseFifo.METH_i_notFull();
  PORT_RDY_request_idRequest = DEF_CAN_FIRE_request_idRequest;
  return PORT_RDY_request_idRequest;
}

void MOD_mkMMUSynth::METH_request_idReturn(tUInt32 ARG_request_idReturn_sglId)
{
  INST_idReturnFifo.METH_enq(ARG_request_idReturn_sglId);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (PORT_hostMapped)
      simDma_idreturn(ARG_request_idReturn_sglId);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_idReturn()
{
  tUInt8 PORT_RDY_request_idReturn;
  tUInt8 DEF_CAN_FIRE_request_idReturn;
  DEF_CAN_FIRE_request_idReturn = INST_idReturnFifo.METH_i_notFull();
  PORT_RDY_request_idReturn = DEF_CAN_FIRE_request_idReturn;
  return PORT_RDY_request_idReturn;
}

void MOD_mkMMUSynth::METH_request_setInterface(tUInt32 ARG_request_setInterface_interfaceId,
					       tUInt32 ARG_request_setInterface_sglId)
{
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_setInterface()
{
  tUInt8 PORT_RDY_request_setInterface;
  tUInt8 DEF_CAN_FIRE_request_setInterface;
  DEF_CAN_FIRE_request_setInterface = (tUInt8)1u;
  PORT_RDY_request_setInterface = DEF_CAN_FIRE_request_setInterface;
  return PORT_RDY_request_setInterface;
}

tUInt8 MOD_mkMMUSynth::METH_idResponsePipe_first()
{
  tUInt8 PORT_idResponsePipe_first;
  PORT_idResponsePipe_first = INST_idResponseFifo.METH_first();
  return PORT_idResponsePipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_first()
{
  tUInt8 PORT_RDY_idResponsePipe_first;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_first;
  DEF_idResponseFifo_i_notEmpty____d537 = INST_idResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_idResponsePipe_first = DEF_idResponseFifo_i_notEmpty____d537;
  PORT_RDY_idResponsePipe_first = DEF_CAN_FIRE_idResponsePipe_first;
  return PORT_RDY_idResponsePipe_first;
}

void MOD_mkMMUSynth::METH_idResponsePipe_deq()
{
  INST_idResponseFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_deq()
{
  tUInt8 PORT_RDY_idResponsePipe_deq;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_deq;
  DEF_idResponseFifo_i_notEmpty____d537 = INST_idResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_idResponsePipe_deq = DEF_idResponseFifo_i_notEmpty____d537;
  PORT_RDY_idResponsePipe_deq = DEF_CAN_FIRE_idResponsePipe_deq;
  return PORT_RDY_idResponsePipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_idResponsePipe_notEmpty()
{
  tUInt8 PORT_idResponsePipe_notEmpty;
  PORT_idResponsePipe_notEmpty = INST_idResponseFifo.METH_notEmpty();
  return PORT_idResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_notEmpty()
{
  tUInt8 PORT_RDY_idResponsePipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_notEmpty;
  DEF_CAN_FIRE_idResponsePipe_notEmpty = (tUInt8)1u;
  PORT_RDY_idResponsePipe_notEmpty = DEF_CAN_FIRE_idResponsePipe_notEmpty;
  return PORT_RDY_idResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_configResponsePipe_first()
{
  tUInt8 PORT_configResponsePipe_first;
  PORT_configResponsePipe_first = INST_configResponseFifo.METH_first();
  return PORT_configResponsePipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_first()
{
  tUInt8 PORT_RDY_configResponsePipe_first;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_first;
  DEF_configResponseFifo_i_notEmpty____d538 = INST_configResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_configResponsePipe_first = DEF_configResponseFifo_i_notEmpty____d538;
  PORT_RDY_configResponsePipe_first = DEF_CAN_FIRE_configResponsePipe_first;
  return PORT_RDY_configResponsePipe_first;
}

void MOD_mkMMUSynth::METH_configResponsePipe_deq()
{
  INST_configResponseFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_deq()
{
  tUInt8 PORT_RDY_configResponsePipe_deq;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_deq;
  DEF_configResponseFifo_i_notEmpty____d538 = INST_configResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_configResponsePipe_deq = DEF_configResponseFifo_i_notEmpty____d538;
  PORT_RDY_configResponsePipe_deq = DEF_CAN_FIRE_configResponsePipe_deq;
  return PORT_RDY_configResponsePipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_configResponsePipe_notEmpty()
{
  tUInt8 PORT_configResponsePipe_notEmpty;
  PORT_configResponsePipe_notEmpty = INST_configResponseFifo.METH_notEmpty();
  return PORT_configResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_notEmpty()
{
  tUInt8 PORT_RDY_configResponsePipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_notEmpty;
  DEF_CAN_FIRE_configResponsePipe_notEmpty = (tUInt8)1u;
  PORT_RDY_configResponsePipe_notEmpty = DEF_CAN_FIRE_configResponsePipe_notEmpty;
  return PORT_RDY_configResponsePipe_notEmpty;
}

tUWide MOD_mkMMUSynth::METH_errorPipe_first()
{
  PORT_errorPipe_first = INST_dmaErrorFifo.METH_first();
  return PORT_errorPipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_first()
{
  tUInt8 PORT_RDY_errorPipe_first;
  tUInt8 DEF_CAN_FIRE_errorPipe_first;
  DEF_dmaErrorFifo_i_notEmpty____d539 = INST_dmaErrorFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_errorPipe_first = DEF_dmaErrorFifo_i_notEmpty____d539;
  PORT_RDY_errorPipe_first = DEF_CAN_FIRE_errorPipe_first;
  return PORT_RDY_errorPipe_first;
}

void MOD_mkMMUSynth::METH_errorPipe_deq()
{
  INST_dmaErrorFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_deq()
{
  tUInt8 PORT_RDY_errorPipe_deq;
  tUInt8 DEF_CAN_FIRE_errorPipe_deq;
  DEF_dmaErrorFifo_i_notEmpty____d539 = INST_dmaErrorFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_errorPipe_deq = DEF_dmaErrorFifo_i_notEmpty____d539;
  PORT_RDY_errorPipe_deq = DEF_CAN_FIRE_errorPipe_deq;
  return PORT_RDY_errorPipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_errorPipe_notEmpty()
{
  tUInt8 PORT_errorPipe_notEmpty;
  PORT_errorPipe_notEmpty = INST_dmaErrorFifo.METH_notEmpty();
  return PORT_errorPipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_notEmpty()
{
  tUInt8 PORT_RDY_errorPipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_errorPipe_notEmpty;
  DEF_CAN_FIRE_errorPipe_notEmpty = (tUInt8)1u;
  PORT_RDY_errorPipe_notEmpty = DEF_CAN_FIRE_errorPipe_notEmpty;
  return PORT_RDY_errorPipe_notEmpty;
}

void MOD_mkMMUSynth::METH_addr_0_request_put(tUInt64 ARG_addr_0_request_put)
{
  INST_incomingReqs_0.METH_enq(ARG_addr_0_request_put);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_0_request_put()
{
  tUInt8 PORT_RDY_addr_0_request_put;
  tUInt8 DEF_CAN_FIRE_addr_0_request_put;
  DEF_CAN_FIRE_addr_0_request_put = INST_incomingReqs_0.METH_i_notFull();
  PORT_RDY_addr_0_request_put = DEF_CAN_FIRE_addr_0_request_put;
  return PORT_RDY_addr_0_request_put;
}

tUInt64 MOD_mkMMUSynth::METH_addr_0_response_get()
{
  tUInt64 DEF_x__h15637;
  tUInt8 DEF_pageResponseFifos_0_first__40_BITS_42_TO_40___d541;
  tUInt64 DEF_x__h15649;
  tUInt64 DEF_pageResponseFifos_0_first____d540;
  tUInt64 PORT_addr_0_response_get;
  DEF_pageResponseFifos_0_first____d540 = INST_pageResponseFifos_0.METH_first();
  DEF_x__h15649 = (tUInt64)(1099511627775llu & DEF_pageResponseFifos_0_first____d540);
  DEF_pageResponseFifos_0_first__40_BITS_42_TO_40___d541 = (tUInt8)(DEF_pageResponseFifos_0_first____d540 >> 40u);
  DEF_y__h15790 = 1099511627775llu & (((tUInt64)((tUInt8)((tUInt8)7u & PORT_mmuid))) << 37u);
  DEF_x__h15637 = DEF_x__h15649 | DEF_y__h15790;
  PORT_addr_0_response_get = 8796093022207llu & ((((tUInt64)(DEF_pageResponseFifos_0_first__40_BITS_42_TO_40___d541)) << 40u) | DEF_x__h15637);
  INST_pageResponseFifos_0.METH_deq();
  return PORT_addr_0_response_get;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_0_response_get()
{
  tUInt8 PORT_RDY_addr_0_response_get;
  tUInt8 DEF_CAN_FIRE_addr_0_response_get;
  DEF_CAN_FIRE_addr_0_response_get = INST_pageResponseFifos_0.METH_i_notEmpty();
  PORT_RDY_addr_0_response_get = DEF_CAN_FIRE_addr_0_response_get;
  return PORT_RDY_addr_0_response_get;
}

void MOD_mkMMUSynth::METH_addr_1_request_put(tUInt64 ARG_addr_1_request_put)
{
  INST_incomingReqs_1.METH_enq(ARG_addr_1_request_put);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_1_request_put()
{
  tUInt8 PORT_RDY_addr_1_request_put;
  tUInt8 DEF_CAN_FIRE_addr_1_request_put;
  DEF_CAN_FIRE_addr_1_request_put = INST_incomingReqs_1.METH_i_notFull();
  PORT_RDY_addr_1_request_put = DEF_CAN_FIRE_addr_1_request_put;
  return PORT_RDY_addr_1_request_put;
}

tUInt64 MOD_mkMMUSynth::METH_addr_1_response_get()
{
  tUInt64 DEF_x__h15777;
  tUInt8 DEF_pageResponseFifos_1_first__46_BITS_42_TO_40___d547;
  tUInt64 DEF_x__h15789;
  tUInt64 DEF_pageResponseFifos_1_first____d546;
  tUInt64 PORT_addr_1_response_get;
  DEF_pageResponseFifos_1_first____d546 = INST_pageResponseFifos_1.METH_first();
  DEF_x__h15789 = (tUInt64)(1099511627775llu & DEF_pageResponseFifos_1_first____d546);
  DEF_pageResponseFifos_1_first__46_BITS_42_TO_40___d547 = (tUInt8)(DEF_pageResponseFifos_1_first____d546 >> 40u);
  DEF_y__h15790 = 1099511627775llu & (((tUInt64)((tUInt8)((tUInt8)7u & PORT_mmuid))) << 37u);
  DEF_x__h15777 = DEF_x__h15789 | DEF_y__h15790;
  PORT_addr_1_response_get = 8796093022207llu & ((((tUInt64)(DEF_pageResponseFifos_1_first__46_BITS_42_TO_40___d547)) << 40u) | DEF_x__h15777);
  INST_pageResponseFifos_1.METH_deq();
  return PORT_addr_1_response_get;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_1_response_get()
{
  tUInt8 PORT_RDY_addr_1_response_get;
  tUInt8 DEF_CAN_FIRE_addr_1_response_get;
  DEF_CAN_FIRE_addr_1_response_get = INST_pageResponseFifos_1.METH_i_notEmpty();
  PORT_RDY_addr_1_response_get = DEF_CAN_FIRE_addr_1_response_get;
  return PORT_RDY_addr_1_response_get;
}


/* Reset routines */

void MOD_mkMMUSynth::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_translationTable_cbram_responseFifo_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_responseFifo_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data2_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data2_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data1_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data1_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_cycles.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_1_positive_reg.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_1_cnt.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_0_positive_reg.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_0_cnt.reset_RST(ARG_rst_in);
  INST_stage4Params_1.reset_RST(ARG_rst_in);
  INST_stage4Params_0.reset_RST(ARG_rst_in);
  INST_stage3Params_1.reset_RST(ARG_rst_in);
  INST_stage3Params_0.reset_RST(ARG_rst_in);
  INST_simDma_dataFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_tail_ptr.reset_RST(ARG_rst_in);
  INST_sglId_gen_tags.reset_RST(ARG_rst_in);
  INST_sglId_gen_tagFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_retFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_inited.reset_RST(ARG_rst_in);
  INST_sglId_gen_head_ptr.reset_RST(ARG_rst_in);
  INST_sglId_gen_counter_positive_reg.reset_RST(ARG_rst_in);
  INST_sglId_gen_counter_cnt.reset_RST(ARG_rst_in);
  INST_sglId_gen_comp_state.reset_RST(ARG_rst_in);
  INST_sglId_gen_comp_fifo.reset_RST(ARG_rst_in);
  INST_reqs0_1.reset_RST(ARG_rst_in);
  INST_reqs0_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_responseFifo_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_responseFifo_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_data2_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_data2_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_data1_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_data1_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_cycles.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_1_positive_reg.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_1_cnt.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_0_positive_reg.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_0_cnt.reset_RST(ARG_rst_in);
  INST_pageResponseFifos_1.reset_RST(ARG_rst_in);
  INST_pageResponseFifos_0.reset_RST(ARG_rst_in);
  INST_offs1_1.reset_RST(ARG_rst_in);
  INST_offs1_0.reset_RST(ARG_rst_in);
  INST_incomingReqs_1.reset_RST(ARG_rst_in);
  INST_incomingReqs_0.reset_RST(ARG_rst_in);
  INST_idReturnFifo.reset_RST(ARG_rst_in);
  INST_idResponseFifo.reset_RST(ARG_rst_in);
  INST_dmaErrorFifos_1.reset_RST(ARG_rst_in);
  INST_dmaErrorFifos_0.reset_RST(ARG_rst_in);
  INST_dmaErrorFifo.reset_RST(ARG_rst_in);
  INST_configResponseFifo.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMMUSynth::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMMUSynth::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_configResponseFifo.dump_state(indent + 2u);
  INST_dmaErrorFifo.dump_state(indent + 2u);
  INST_dmaErrorFifos_0.dump_state(indent + 2u);
  INST_dmaErrorFifos_1.dump_state(indent + 2u);
  INST_idResponseFifo.dump_state(indent + 2u);
  INST_idReturnFifo.dump_state(indent + 2u);
  INST_incomingReqs_0.dump_state(indent + 2u);
  INST_incomingReqs_1.dump_state(indent + 2u);
  INST_offs1_0.dump_state(indent + 2u);
  INST_offs1_1.dump_state(indent + 2u);
  INST_pageResponseFifos_0.dump_state(indent + 2u);
  INST_pageResponseFifos_1.dump_state(indent + 2u);
  INST_regall_cbram_bram.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_cnt.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_dec_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_inc_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_positive_reg.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_cnt.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_dec_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_inc_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_positive_reg.dump_state(indent + 2u);
  INST_regall_cbram_cycles.dump_state(indent + 2u);
  INST_regall_cbram_data0_0.dump_state(indent + 2u);
  INST_regall_cbram_data0_1.dump_state(indent + 2u);
  INST_regall_cbram_data1_0.dump_state(indent + 2u);
  INST_regall_cbram_data1_1.dump_state(indent + 2u);
  INST_regall_cbram_data2_0.dump_state(indent + 2u);
  INST_regall_cbram_data2_1.dump_state(indent + 2u);
  INST_regall_cbram_responseFifo_0.dump_state(indent + 2u);
  INST_regall_cbram_responseFifo_1.dump_state(indent + 2u);
  INST_reqs0_0.dump_state(indent + 2u);
  INST_reqs0_1.dump_state(indent + 2u);
  INST_sglId_gen_comp_fifo.dump_state(indent + 2u);
  INST_sglId_gen_comp_state.dump_state(indent + 2u);
  INST_sglId_gen_counter_cnt.dump_state(indent + 2u);
  INST_sglId_gen_counter_dec_wire.dump_state(indent + 2u);
  INST_sglId_gen_counter_inc_wire.dump_state(indent + 2u);
  INST_sglId_gen_counter_positive_reg.dump_state(indent + 2u);
  INST_sglId_gen_head_ptr.dump_state(indent + 2u);
  INST_sglId_gen_inited.dump_state(indent + 2u);
  INST_sglId_gen_retFifo.dump_state(indent + 2u);
  INST_sglId_gen_tagFifo.dump_state(indent + 2u);
  INST_sglId_gen_tags.dump_state(indent + 2u);
  INST_sglId_gen_tail_ptr.dump_state(indent + 2u);
  INST_simDma_dataFifo.dump_state(indent + 2u);
  INST_stage3Params_0.dump_state(indent + 2u);
  INST_stage3Params_1.dump_state(indent + 2u);
  INST_stage4Params_0.dump_state(indent + 2u);
  INST_stage4Params_1.dump_state(indent + 2u);
  INST_translationTable_cbram_bram.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_cnt.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_dec_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_inc_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_positive_reg.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_cnt.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_dec_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_inc_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_positive_reg.dump_state(indent + 2u);
  INST_translationTable_cbram_cycles.dump_state(indent + 2u);
  INST_translationTable_cbram_data0_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data0_1.dump_state(indent + 2u);
  INST_translationTable_cbram_data1_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data1_1.dump_state(indent + 2u);
  INST_translationTable_cbram_data2_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data2_1.dump_state(indent + 2u);
  INST_translationTable_cbram_responseFifo_0.dump_state(indent + 2u);
  INST_translationTable_cbram_responseFifo_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMMUSynth::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 165u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_regall_cbram_responseFifo_0_notFull__9___d70", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_regall_cbram_responseFifo_1_notFull__15___d116", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_request_region", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_request_sglist", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d506", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_mmuid___d507", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_DONTCARE___d252", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_DONTCARE___d340", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_805306368_CONCAT_reqs0_0_first__62___d284", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_805306368_CONCAT_reqs0_1_first__89___d411", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "configResponseFifo_i_notEmpty____d538", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifo_i_notEmpty____d539", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifos_0_first____d241", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifos_1_first____d244", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "idResponseFifo_i_notEmpty____d537", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_a_read__00_BITS_143_TO_0___d107", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_a_read____d100", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_b_read__46_BITS_143_TO_0___d153", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_b_read____d146", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_counter_1_positive_reg__h12551", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_wget____d75", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_wget____d121", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0_8_BITS_143_TO_0___d92", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0___d88", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1_34_BITS_143_TO_0___d138", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1___d134", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0_6_BITS_143_TO_0___d106", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0_6_BIT_146___d67", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0___d66", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1_12_BITS_143_TO_0___d152", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1_12_BIT_146___d113", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1___d112", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first__55_BIT_144___d256", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first____d255", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_notFull____d69", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first__83_BIT_144___d384", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first____d383", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_notFull____d115", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530", 108u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglId_gen_comp_state__h988", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage3Params_0_first____d288", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage3Params_1_first____d415", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_0_first____d321", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_1_first____d448", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "t__h1343", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_counter_0_positive_reg__h11890", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_0_80_BIT_29___d181", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_0___d180", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_1_09_BIT_29___d210", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_1___d209", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_responseFifo_0_notFull____d183", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_responseFifo_1_notFull____d212", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1127", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1436", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1461", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h15790", 40u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_request_region", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_request_sglist", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "errorPipe_first", 75u);
  num = INST_configResponseFifo.dump_VCD_defs(num);
  num = INST_dmaErrorFifo.dump_VCD_defs(num);
  num = INST_dmaErrorFifos_0.dump_VCD_defs(num);
  num = INST_dmaErrorFifos_1.dump_VCD_defs(num);
  num = INST_idResponseFifo.dump_VCD_defs(num);
  num = INST_idReturnFifo.dump_VCD_defs(num);
  num = INST_incomingReqs_0.dump_VCD_defs(num);
  num = INST_incomingReqs_1.dump_VCD_defs(num);
  num = INST_offs1_0.dump_VCD_defs(num);
  num = INST_offs1_1.dump_VCD_defs(num);
  num = INST_pageResponseFifos_0.dump_VCD_defs(num);
  num = INST_pageResponseFifos_1.dump_VCD_defs(num);
  num = INST_regall_cbram_bram.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_cnt.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_dec_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_inc_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_positive_reg.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_cnt.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_dec_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_inc_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_positive_reg.dump_VCD_defs(num);
  num = INST_regall_cbram_cycles.dump_VCD_defs(num);
  num = INST_regall_cbram_data0_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data0_1.dump_VCD_defs(num);
  num = INST_regall_cbram_data1_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data1_1.dump_VCD_defs(num);
  num = INST_regall_cbram_data2_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data2_1.dump_VCD_defs(num);
  num = INST_regall_cbram_responseFifo_0.dump_VCD_defs(num);
  num = INST_regall_cbram_responseFifo_1.dump_VCD_defs(num);
  num = INST_reqs0_0.dump_VCD_defs(num);
  num = INST_reqs0_1.dump_VCD_defs(num);
  num = INST_sglId_gen_comp_fifo.dump_VCD_defs(num);
  num = INST_sglId_gen_comp_state.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_cnt.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_dec_wire.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_inc_wire.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_positive_reg.dump_VCD_defs(num);
  num = INST_sglId_gen_head_ptr.dump_VCD_defs(num);
  num = INST_sglId_gen_inited.dump_VCD_defs(num);
  num = INST_sglId_gen_retFifo.dump_VCD_defs(num);
  num = INST_sglId_gen_tagFifo.dump_VCD_defs(num);
  num = INST_sglId_gen_tags.dump_VCD_defs(num);
  num = INST_sglId_gen_tail_ptr.dump_VCD_defs(num);
  num = INST_simDma_dataFifo.dump_VCD_defs(num);
  num = INST_stage3Params_0.dump_VCD_defs(num);
  num = INST_stage3Params_1.dump_VCD_defs(num);
  num = INST_stage4Params_0.dump_VCD_defs(num);
  num = INST_stage4Params_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_bram.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_cnt.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_dec_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_inc_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_positive_reg.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_cnt.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_dec_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_inc_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_positive_reg.dump_VCD_defs(num);
  num = INST_translationTable_cbram_cycles.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data0_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data0_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data1_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data1_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data2_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data2_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_responseFifo_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_responseFifo_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMMUSynth::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMMUSynth &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMMUSynth::vcd_defs(tVCDDumpType dt, MOD_mkMMUSynth &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 108u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 40u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109) != DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109, 144u);
	backing.DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109 = DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109;
      }
      ++num;
      if ((backing.DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155) != DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155, 144u);
	backing.DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155 = DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155;
      }
      ++num;
      if ((backing.DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86) != DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86, 146u);
	backing.DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86 = DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86;
      }
      ++num;
      if ((backing.DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132) != DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132, 146u);
	backing.DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132 = DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84) != DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84, 144u);
	backing.DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84 = DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130) != DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130, 144u);
	backing.DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130 = DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93) != DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93, 144u);
	backing.DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93 = DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95) != DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95, 146u);
	backing.DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95 = DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139) != DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139, 144u);
	backing.DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139 = DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141) != DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141, 146u);
	backing.DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141 = DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108) != DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108, 144u);
	backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108 = DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110) != DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110, 145u);
	backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110 = DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154) != DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154, 144u);
	backing.DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154 = DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156) != DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156, 145u);
	backing.DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156 = DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156;
      }
      ++num;
      if ((backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70) != DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70, 1u);
	backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
      }
      ++num;
      if ((backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116) != DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116, 1u);
	backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116 = DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116;
      }
      ++num;
      if ((backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184) != DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184, 1u);
	backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184 = DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184;
      }
      ++num;
      if ((backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213) != DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213, 1u);
	backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213 = DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_request_region) != DEF_WILL_FIRE_request_region)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_request_region, 1u);
	backing.DEF_WILL_FIRE_request_region = DEF_WILL_FIRE_request_region;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_request_sglist) != DEF_WILL_FIRE_request_sglist)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_request_sglist, 1u);
	backing.DEF_WILL_FIRE_request_sglist = DEF_WILL_FIRE_request_sglist;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d506) != DEF__0_CONCAT_DONTCARE___d506)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d506, 145u);
	backing.DEF__0_CONCAT_DONTCARE___d506 = DEF__0_CONCAT_DONTCARE___d506;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_mmuid___d507) != DEF__0_CONCAT_mmuid___d507)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_mmuid___d507, 16u);
	backing.DEF__0_CONCAT_mmuid___d507 = DEF__0_CONCAT_mmuid___d507;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531) != DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531, 145u);
	backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531 = DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_DONTCARE___d252) != DEF__2_CONCAT_DONTCARE___d252)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_DONTCARE___d252, 147u);
	backing.DEF__2_CONCAT_DONTCARE___d252 = DEF__2_CONCAT_DONTCARE___d252;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_DONTCARE___d340) != DEF__2_CONCAT_DONTCARE___d340)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_DONTCARE___d340, 30u);
	backing.DEF__2_CONCAT_DONTCARE___d340 = DEF__2_CONCAT_DONTCARE___d340;
      }
      ++num;
      if ((backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334) != DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334)
      {
	vcd_write_val(sim_hdl, num, DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334, 75u);
	backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334 = DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334;
      }
      ++num;
      if ((backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460) != DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460)
      {
	vcd_write_val(sim_hdl, num, DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460, 75u);
	backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460 = DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460;
      }
      ++num;
      if ((backing.DEF__805306368_CONCAT_reqs0_0_first__62___d284) != DEF__805306368_CONCAT_reqs0_0_first__62___d284)
      {
	vcd_write_val(sim_hdl, num, DEF__805306368_CONCAT_reqs0_0_first__62___d284, 75u);
	backing.DEF__805306368_CONCAT_reqs0_0_first__62___d284 = DEF__805306368_CONCAT_reqs0_0_first__62___d284;
      }
      ++num;
      if ((backing.DEF__805306368_CONCAT_reqs0_1_first__89___d411) != DEF__805306368_CONCAT_reqs0_1_first__89___d411)
      {
	vcd_write_val(sim_hdl, num, DEF__805306368_CONCAT_reqs0_1_first__89___d411, 75u);
	backing.DEF__805306368_CONCAT_reqs0_1_first__89___d411 = DEF__805306368_CONCAT_reqs0_1_first__89___d411;
      }
      ++num;
      if ((backing.DEF_configResponseFifo_i_notEmpty____d538) != DEF_configResponseFifo_i_notEmpty____d538)
      {
	vcd_write_val(sim_hdl, num, DEF_configResponseFifo_i_notEmpty____d538, 1u);
	backing.DEF_configResponseFifo_i_notEmpty____d538 = DEF_configResponseFifo_i_notEmpty____d538;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifo_i_notEmpty____d539) != DEF_dmaErrorFifo_i_notEmpty____d539)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifo_i_notEmpty____d539, 1u);
	backing.DEF_dmaErrorFifo_i_notEmpty____d539 = DEF_dmaErrorFifo_i_notEmpty____d539;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifos_0_first____d241) != DEF_dmaErrorFifos_0_first____d241)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifos_0_first____d241, 75u);
	backing.DEF_dmaErrorFifos_0_first____d241 = DEF_dmaErrorFifos_0_first____d241;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifos_1_first____d244) != DEF_dmaErrorFifos_1_first____d244)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifos_1_first____d244, 75u);
	backing.DEF_dmaErrorFifos_1_first____d244 = DEF_dmaErrorFifos_1_first____d244;
      }
      ++num;
      if ((backing.DEF_idResponseFifo_i_notEmpty____d537) != DEF_idResponseFifo_i_notEmpty____d537)
      {
	vcd_write_val(sim_hdl, num, DEF_idResponseFifo_i_notEmpty____d537, 1u);
	backing.DEF_idResponseFifo_i_notEmpty____d537 = DEF_idResponseFifo_i_notEmpty____d537;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107) != DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107, 144u);
	backing.DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107 = DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_a_read____d100) != DEF_regall_cbram_bram_a_read____d100)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_a_read____d100, 145u);
	backing.DEF_regall_cbram_bram_a_read____d100 = DEF_regall_cbram_bram_a_read____d100;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153) != DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153, 144u);
	backing.DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153 = DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_b_read____d146) != DEF_regall_cbram_bram_b_read____d146)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_b_read____d146, 145u);
	backing.DEF_regall_cbram_bram_b_read____d146 = DEF_regall_cbram_bram_b_read____d146;
      }
      ++num;
      if ((backing.DEF_regall_cbram_counter_1_positive_reg__h12551) != DEF_regall_cbram_counter_1_positive_reg__h12551)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_counter_1_positive_reg__h12551, 1u);
	backing.DEF_regall_cbram_counter_1_positive_reg__h12551 = DEF_regall_cbram_counter_1_positive_reg__h12551;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83) != DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83, 144u);
	backing.DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83 = DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85) != DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85, 146u);
	backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85 = DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_wget____d75) != DEF_regall_cbram_data0_0_wget____d75)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_wget____d75, 147u);
	backing.DEF_regall_cbram_data0_0_wget____d75 = DEF_regall_cbram_data0_0_wget____d75;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87) != DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87, 147u);
	backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87 = DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129) != DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129, 144u);
	backing.DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129 = DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131) != DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131, 146u);
	backing.DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131 = DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_wget____d121) != DEF_regall_cbram_data0_1_wget____d121)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_wget____d121, 147u);
	backing.DEF_regall_cbram_data0_1_wget____d121 = DEF_regall_cbram_data0_1_wget____d121;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133) != DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133, 147u);
	backing.DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133 = DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92) != DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92, 144u);
	backing.DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92 = DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94) != DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94, 146u);
	backing.DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94 = DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96) != DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96, 147u);
	backing.DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96 = DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0___d88) != DEF_regall_cbram_data1_0___d88)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0___d88, 147u);
	backing.DEF_regall_cbram_data1_0___d88 = DEF_regall_cbram_data1_0___d88;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138) != DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138, 144u);
	backing.DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138 = DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140) != DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140, 146u);
	backing.DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140 = DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142) != DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142, 147u);
	backing.DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142 = DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1___d134) != DEF_regall_cbram_data1_1___d134)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1___d134, 147u);
	backing.DEF_regall_cbram_data1_1___d134 = DEF_regall_cbram_data1_1___d134;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106) != DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106, 144u);
	backing.DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106 = DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0_6_BIT_146___d67) != DEF_regall_cbram_data2_0_6_BIT_146___d67)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0_6_BIT_146___d67, 1u);
	backing.DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0_6_BIT_146___d67;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0___d66) != DEF_regall_cbram_data2_0___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0___d66, 147u);
	backing.DEF_regall_cbram_data2_0___d66 = DEF_regall_cbram_data2_0___d66;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152) != DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152, 144u);
	backing.DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152 = DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1_12_BIT_146___d113) != DEF_regall_cbram_data2_1_12_BIT_146___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1_12_BIT_146___d113, 1u);
	backing.DEF_regall_cbram_data2_1_12_BIT_146___d113 = DEF_regall_cbram_data2_1_12_BIT_146___d113;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1___d112) != DEF_regall_cbram_data2_1___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1___d112, 147u);
	backing.DEF_regall_cbram_data2_1___d112 = DEF_regall_cbram_data2_1___d112;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280) != DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280, 77u);
	backing.DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280 = DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256) != DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256, 1u);
	backing.DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256 = DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first____d255) != DEF_regall_cbram_responseFifo_0_first____d255)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first____d255, 145u);
	backing.DEF_regall_cbram_responseFifo_0_first____d255 = DEF_regall_cbram_responseFifo_0_first____d255;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_notFull____d69) != DEF_regall_cbram_responseFifo_0_notFull____d69)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_notFull____d69, 1u);
	backing.DEF_regall_cbram_responseFifo_0_notFull____d69 = DEF_regall_cbram_responseFifo_0_notFull____d69;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407) != DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407, 77u);
	backing.DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407 = DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384) != DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384, 1u);
	backing.DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384 = DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first____d383) != DEF_regall_cbram_responseFifo_1_first____d383)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first____d383, 145u);
	backing.DEF_regall_cbram_responseFifo_1_first____d383 = DEF_regall_cbram_responseFifo_1_first____d383;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_notFull____d115) != DEF_regall_cbram_responseFifo_1_notFull____d115)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_notFull____d115, 1u);
	backing.DEF_regall_cbram_responseFifo_1_notFull____d115 = DEF_regall_cbram_responseFifo_1_notFull____d115;
      }
      ++num;
      if ((backing.DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281) != DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281, 79u);
	backing.DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281 = DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281;
      }
      ++num;
      if ((backing.DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282) != DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282, 81u);
	backing.DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282 = DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282;
      }
      ++num;
      if ((backing.DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408) != DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408, 79u);
	backing.DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408 = DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408;
      }
      ++num;
      if ((backing.DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409) != DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409, 81u);
	backing.DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409 = DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409;
      }
      ++num;
      if ((backing.DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530) != DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530)
      {
	vcd_write_val(sim_hdl, num, DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530, 108u);
	backing.DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530 = DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530;
      }
      ++num;
      if ((backing.DEF_sglId_gen_comp_state__h988) != DEF_sglId_gen_comp_state__h988)
      {
	vcd_write_val(sim_hdl, num, DEF_sglId_gen_comp_state__h988, 32u);
	backing.DEF_sglId_gen_comp_state__h988 = DEF_sglId_gen_comp_state__h988;
      }
      ++num;
      if ((backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14) != DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14)
      {
	vcd_write_val(sim_hdl, num, DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14, 1u);
	backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
      }
      ++num;
      if ((backing.DEF_stage3Params_0_first____d288) != DEF_stage3Params_0_first____d288)
      {
	vcd_write_val(sim_hdl, num, DEF_stage3Params_0_first____d288, 81u);
	backing.DEF_stage3Params_0_first____d288 = DEF_stage3Params_0_first____d288;
      }
      ++num;
      if ((backing.DEF_stage3Params_1_first____d415) != DEF_stage3Params_1_first____d415)
      {
	vcd_write_val(sim_hdl, num, DEF_stage3Params_1_first____d415, 81u);
	backing.DEF_stage3Params_1_first____d415 = DEF_stage3Params_1_first____d415;
      }
      ++num;
      if ((backing.DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323) != DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323, 1u);
	backing.DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323 = DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323;
      }
      ++num;
      if ((backing.DEF_stage4Params_0_first____d321) != DEF_stage4Params_0_first____d321)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_0_first____d321, 51u);
	backing.DEF_stage4Params_0_first____d321 = DEF_stage4Params_0_first____d321;
      }
      ++num;
      if ((backing.DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450) != DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450, 1u);
	backing.DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450 = DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450;
      }
      ++num;
      if ((backing.DEF_stage4Params_1_first____d448) != DEF_stage4Params_1_first____d448)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_1_first____d448, 51u);
	backing.DEF_stage4Params_1_first____d448 = DEF_stage4Params_1_first____d448;
      }
      ++num;
      if ((backing.DEF_t__h1343) != DEF_t__h1343)
      {
	vcd_write_val(sim_hdl, num, DEF_t__h1343, 32u);
	backing.DEF_t__h1343 = DEF_t__h1343;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_counter_0_positive_reg__h11890) != DEF_translationTable_cbram_counter_0_positive_reg__h11890)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_counter_0_positive_reg__h11890, 1u);
	backing.DEF_translationTable_cbram_counter_0_positive_reg__h11890 = DEF_translationTable_cbram_counter_0_positive_reg__h11890;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_0_80_BIT_29___d181) != DEF_translationTable_cbram_data2_0_80_BIT_29___d181)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_0_80_BIT_29___d181, 1u);
	backing.DEF_translationTable_cbram_data2_0_80_BIT_29___d181 = DEF_translationTable_cbram_data2_0_80_BIT_29___d181;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_0___d180) != DEF_translationTable_cbram_data2_0___d180)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_0___d180, 30u);
	backing.DEF_translationTable_cbram_data2_0___d180 = DEF_translationTable_cbram_data2_0___d180;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_1_09_BIT_29___d210) != DEF_translationTable_cbram_data2_1_09_BIT_29___d210)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_1_09_BIT_29___d210, 1u);
	backing.DEF_translationTable_cbram_data2_1_09_BIT_29___d210 = DEF_translationTable_cbram_data2_1_09_BIT_29___d210;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_1___d209) != DEF_translationTable_cbram_data2_1___d209)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_1___d209, 30u);
	backing.DEF_translationTable_cbram_data2_1___d209 = DEF_translationTable_cbram_data2_1___d209;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_responseFifo_0_notFull____d183) != DEF_translationTable_cbram_responseFifo_0_notFull____d183)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_responseFifo_0_notFull____d183, 1u);
	backing.DEF_translationTable_cbram_responseFifo_0_notFull____d183 = DEF_translationTable_cbram_responseFifo_0_notFull____d183;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_responseFifo_1_notFull____d212) != DEF_translationTable_cbram_responseFifo_1_notFull____d212)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_responseFifo_1_notFull____d212, 1u);
	backing.DEF_translationTable_cbram_responseFifo_1_notFull____d212 = DEF_translationTable_cbram_responseFifo_1_notFull____d212;
      }
      ++num;
      if ((backing.DEF_x__h1127) != DEF_x__h1127)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1127, 5u);
	backing.DEF_x__h1127 = DEF_x__h1127;
      }
      ++num;
      if ((backing.DEF_x__h1436) != DEF_x__h1436)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1436, 5u);
	backing.DEF_x__h1436 = DEF_x__h1436;
      }
      ++num;
      if ((backing.DEF_x__h1461) != DEF_x__h1461)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1461, 5u);
	backing.DEF_x__h1461 = DEF_x__h1461;
      }
      ++num;
      if ((backing.DEF_y__h15790) != DEF_y__h15790)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h15790, 40u);
	backing.DEF_y__h15790 = DEF_y__h15790;
      }
      ++num;
      if ((backing.PORT_EN_request_region) != PORT_EN_request_region)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_request_region, 1u);
	backing.PORT_EN_request_region = PORT_EN_request_region;
      }
      ++num;
      if ((backing.PORT_EN_request_sglist) != PORT_EN_request_sglist)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_request_sglist, 1u);
	backing.PORT_EN_request_sglist = PORT_EN_request_sglist;
      }
      ++num;
      if ((backing.PORT_errorPipe_first) != PORT_errorPipe_first)
      {
	vcd_write_val(sim_hdl, num, PORT_errorPipe_first, 75u);
	backing.PORT_errorPipe_first = PORT_errorPipe_first;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109, 144u);
      backing.DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109 = DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_NO_ETC___d109;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155, 144u);
      backing.DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155 = DEF_IF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN__ETC___d155;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86, 146u);
      backing.DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86 = DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d86;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132, 146u);
      backing.DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132 = DEF_IF_NOT_regall_cbram_data0_1_whas__20_24_OR_NOT_ETC___d132;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84, 144u);
      backing.DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84 = DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130, 144u);
      backing.DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130 = DEF_IF_regall_cbram_data0_1_wget__21_BIT_144_28_TH_ETC___d130;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93, 144u);
      backing.DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93 = DEF_IF_regall_cbram_data1_0_8_BIT_144_1_THEN_regal_ETC___d93;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95, 146u);
      backing.DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95 = DEF_IF_regall_cbram_data1_0_8_BIT_146_9_THEN_regal_ETC___d95;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139, 144u);
      backing.DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139 = DEF_IF_regall_cbram_data1_1_34_BIT_144_37_THEN_reg_ETC___d139;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141, 146u);
      backing.DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141 = DEF_IF_regall_cbram_data1_1_34_BIT_146_35_THEN_reg_ETC___d141;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108, 144u);
      backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108 = DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d108;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110, 145u);
      backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110 = DEF_IF_regall_cbram_data2_0_6_BIT_145_8_THEN_regal_ETC___d110;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154, 144u);
      backing.DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154 = DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d154;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156, 145u);
      backing.DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156 = DEF_IF_regall_cbram_data2_1_12_BIT_145_44_THEN_reg_ETC___d156;
      vcd_write_val(sim_hdl, num++, DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70, 1u);
      backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
      vcd_write_val(sim_hdl, num++, DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116, 1u);
      backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116 = DEF_NOT_regall_cbram_responseFifo_1_notFull__15___d116;
      vcd_write_val(sim_hdl, num++, DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184, 1u);
      backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184 = DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d184;
      vcd_write_val(sim_hdl, num++, DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213, 1u);
      backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213 = DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d213;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_request_region, 1u);
      backing.DEF_WILL_FIRE_request_region = DEF_WILL_FIRE_request_region;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_request_sglist, 1u);
      backing.DEF_WILL_FIRE_request_sglist = DEF_WILL_FIRE_request_sglist;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d506, 145u);
      backing.DEF__0_CONCAT_DONTCARE___d506 = DEF__0_CONCAT_DONTCARE___d506;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_mmuid___d507, 16u);
      backing.DEF__0_CONCAT_mmuid___d507 = DEF__0_CONCAT_mmuid___d507;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531, 145u);
      backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531 = DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_19_ETC___d531;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_DONTCARE___d252, 147u);
      backing.DEF__2_CONCAT_DONTCARE___d252 = DEF__2_CONCAT_DONTCARE___d252;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_DONTCARE___d340, 30u);
      backing.DEF__2_CONCAT_DONTCARE___d340 = DEF__2_CONCAT_DONTCARE___d340;
      vcd_write_val(sim_hdl, num++, DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334, 75u);
      backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334 = DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__21_BIT_ETC___d334;
      vcd_write_val(sim_hdl, num++, DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460, 75u);
      backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460 = DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__48_BIT_ETC___d460;
      vcd_write_val(sim_hdl, num++, DEF__805306368_CONCAT_reqs0_0_first__62___d284, 75u);
      backing.DEF__805306368_CONCAT_reqs0_0_first__62___d284 = DEF__805306368_CONCAT_reqs0_0_first__62___d284;
      vcd_write_val(sim_hdl, num++, DEF__805306368_CONCAT_reqs0_1_first__89___d411, 75u);
      backing.DEF__805306368_CONCAT_reqs0_1_first__89___d411 = DEF__805306368_CONCAT_reqs0_1_first__89___d411;
      vcd_write_val(sim_hdl, num++, DEF_configResponseFifo_i_notEmpty____d538, 1u);
      backing.DEF_configResponseFifo_i_notEmpty____d538 = DEF_configResponseFifo_i_notEmpty____d538;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifo_i_notEmpty____d539, 1u);
      backing.DEF_dmaErrorFifo_i_notEmpty____d539 = DEF_dmaErrorFifo_i_notEmpty____d539;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifos_0_first____d241, 75u);
      backing.DEF_dmaErrorFifos_0_first____d241 = DEF_dmaErrorFifos_0_first____d241;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifos_1_first____d244, 75u);
      backing.DEF_dmaErrorFifos_1_first____d244 = DEF_dmaErrorFifos_1_first____d244;
      vcd_write_val(sim_hdl, num++, DEF_idResponseFifo_i_notEmpty____d537, 1u);
      backing.DEF_idResponseFifo_i_notEmpty____d537 = DEF_idResponseFifo_i_notEmpty____d537;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107, 144u);
      backing.DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107 = DEF_regall_cbram_bram_a_read__00_BITS_143_TO_0___d107;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_a_read____d100, 145u);
      backing.DEF_regall_cbram_bram_a_read____d100 = DEF_regall_cbram_bram_a_read____d100;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153, 144u);
      backing.DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153 = DEF_regall_cbram_bram_b_read__46_BITS_143_TO_0___d153;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_b_read____d146, 145u);
      backing.DEF_regall_cbram_bram_b_read____d146 = DEF_regall_cbram_bram_b_read____d146;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_counter_1_positive_reg__h12551, 1u);
      backing.DEF_regall_cbram_counter_1_positive_reg__h12551 = DEF_regall_cbram_counter_1_positive_reg__h12551;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83, 144u);
      backing.DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83 = DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85, 146u);
      backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85 = DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d85;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_wget____d75, 147u);
      backing.DEF_regall_cbram_data0_0_wget____d75 = DEF_regall_cbram_data0_0_wget____d75;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87, 147u);
      backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87 = DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d87;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129, 144u);
      backing.DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129 = DEF_regall_cbram_data0_1_wget__21_BITS_143_TO_0___d129;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131, 146u);
      backing.DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131 = DEF_regall_cbram_data0_1_wget__21_BITS_145_TO_144__ETC___d131;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_wget____d121, 147u);
      backing.DEF_regall_cbram_data0_1_wget____d121 = DEF_regall_cbram_data0_1_wget____d121;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133, 147u);
      backing.DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133 = DEF_regall_cbram_data0_1_whas__20_AND_regall_cbram_ETC___d133;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92, 144u);
      backing.DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92 = DEF_regall_cbram_data1_0_8_BITS_143_TO_0___d92;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94, 146u);
      backing.DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94 = DEF_regall_cbram_data1_0_8_BITS_145_TO_144_0_CONCA_ETC___d94;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96, 147u);
      backing.DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96 = DEF_regall_cbram_data1_0_8_BIT_146_9_CONCAT_IF_reg_ETC___d96;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0___d88, 147u);
      backing.DEF_regall_cbram_data1_0___d88 = DEF_regall_cbram_data1_0___d88;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138, 144u);
      backing.DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138 = DEF_regall_cbram_data1_1_34_BITS_143_TO_0___d138;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140, 146u);
      backing.DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140 = DEF_regall_cbram_data1_1_34_BITS_145_TO_144_36_CON_ETC___d140;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142, 147u);
      backing.DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142 = DEF_regall_cbram_data1_1_34_BIT_146_35_CONCAT_IF_r_ETC___d142;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1___d134, 147u);
      backing.DEF_regall_cbram_data1_1___d134 = DEF_regall_cbram_data1_1___d134;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106, 144u);
      backing.DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106 = DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d106;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0_6_BIT_146___d67, 1u);
      backing.DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0_6_BIT_146___d67;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0___d66, 147u);
      backing.DEF_regall_cbram_data2_0___d66 = DEF_regall_cbram_data2_0___d66;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152, 144u);
      backing.DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152 = DEF_regall_cbram_data2_1_12_BITS_143_TO_0___d152;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1_12_BIT_146___d113, 1u);
      backing.DEF_regall_cbram_data2_1_12_BIT_146___d113 = DEF_regall_cbram_data2_1_12_BIT_146___d113;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1___d112, 147u);
      backing.DEF_regall_cbram_data2_1___d112 = DEF_regall_cbram_data2_1___d112;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280, 77u);
      backing.DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280 = DEF_regall_cbram_responseFifo_0_first__55_BITS_115_ETC___d280;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256, 1u);
      backing.DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256 = DEF_regall_cbram_responseFifo_0_first__55_BIT_144___d256;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first____d255, 145u);
      backing.DEF_regall_cbram_responseFifo_0_first____d255 = DEF_regall_cbram_responseFifo_0_first____d255;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_notFull____d69, 1u);
      backing.DEF_regall_cbram_responseFifo_0_notFull____d69 = DEF_regall_cbram_responseFifo_0_notFull____d69;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407, 77u);
      backing.DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407 = DEF_regall_cbram_responseFifo_1_first__83_BITS_115_ETC___d407;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384, 1u);
      backing.DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384 = DEF_regall_cbram_responseFifo_1_first__83_BIT_144___d384;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first____d383, 145u);
      backing.DEF_regall_cbram_responseFifo_1_first____d383 = DEF_regall_cbram_responseFifo_1_first____d383;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_notFull____d115, 1u);
      backing.DEF_regall_cbram_responseFifo_1_notFull____d115 = DEF_regall_cbram_responseFifo_1_notFull____d115;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281, 79u);
      backing.DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281 = DEF_reqs0_0_first__62_BITS_39_TO_16_69_ULT_regall__ETC___d281;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282, 81u);
      backing.DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282 = DEF_reqs0_0_first__62_BITS_39_TO_24_63_ULT_regall__ETC___d282;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408, 79u);
      backing.DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408 = DEF_reqs0_1_first__89_BITS_39_TO_16_96_ULT_regall__ETC___d408;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409, 81u);
      backing.DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409 = DEF_reqs0_1_first__89_BITS_39_TO_24_90_ULT_regall__ETC___d409;
      vcd_write_val(sim_hdl, num++, DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530, 108u);
      backing.DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530 = DEF_request_region_barr8_BITS_27_TO_0_22_CONCAT_re_ETC___d530;
      vcd_write_val(sim_hdl, num++, DEF_sglId_gen_comp_state__h988, 32u);
      backing.DEF_sglId_gen_comp_state__h988 = DEF_sglId_gen_comp_state__h988;
      vcd_write_val(sim_hdl, num++, DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14, 1u);
      backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
      vcd_write_val(sim_hdl, num++, DEF_stage3Params_0_first____d288, 81u);
      backing.DEF_stage3Params_0_first____d288 = DEF_stage3Params_0_first____d288;
      vcd_write_val(sim_hdl, num++, DEF_stage3Params_1_first____d415, 81u);
      backing.DEF_stage3Params_1_first____d415 = DEF_stage3Params_1_first____d415;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323, 1u);
      backing.DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323 = DEF_stage4Params_0_first__21_BITS_47_TO_45_22_EQ_0___d323;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_0_first____d321, 51u);
      backing.DEF_stage4Params_0_first____d321 = DEF_stage4Params_0_first____d321;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450, 1u);
      backing.DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450 = DEF_stage4Params_1_first__48_BITS_47_TO_45_49_EQ_0___d450;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_1_first____d448, 51u);
      backing.DEF_stage4Params_1_first____d448 = DEF_stage4Params_1_first____d448;
      vcd_write_val(sim_hdl, num++, DEF_t__h1343, 32u);
      backing.DEF_t__h1343 = DEF_t__h1343;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_counter_0_positive_reg__h11890, 1u);
      backing.DEF_translationTable_cbram_counter_0_positive_reg__h11890 = DEF_translationTable_cbram_counter_0_positive_reg__h11890;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_0_80_BIT_29___d181, 1u);
      backing.DEF_translationTable_cbram_data2_0_80_BIT_29___d181 = DEF_translationTable_cbram_data2_0_80_BIT_29___d181;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_0___d180, 30u);
      backing.DEF_translationTable_cbram_data2_0___d180 = DEF_translationTable_cbram_data2_0___d180;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_1_09_BIT_29___d210, 1u);
      backing.DEF_translationTable_cbram_data2_1_09_BIT_29___d210 = DEF_translationTable_cbram_data2_1_09_BIT_29___d210;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_1___d209, 30u);
      backing.DEF_translationTable_cbram_data2_1___d209 = DEF_translationTable_cbram_data2_1___d209;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_responseFifo_0_notFull____d183, 1u);
      backing.DEF_translationTable_cbram_responseFifo_0_notFull____d183 = DEF_translationTable_cbram_responseFifo_0_notFull____d183;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_responseFifo_1_notFull____d212, 1u);
      backing.DEF_translationTable_cbram_responseFifo_1_notFull____d212 = DEF_translationTable_cbram_responseFifo_1_notFull____d212;
      vcd_write_val(sim_hdl, num++, DEF_x__h1127, 5u);
      backing.DEF_x__h1127 = DEF_x__h1127;
      vcd_write_val(sim_hdl, num++, DEF_x__h1436, 5u);
      backing.DEF_x__h1436 = DEF_x__h1436;
      vcd_write_val(sim_hdl, num++, DEF_x__h1461, 5u);
      backing.DEF_x__h1461 = DEF_x__h1461;
      vcd_write_val(sim_hdl, num++, DEF_y__h15790, 40u);
      backing.DEF_y__h15790 = DEF_y__h15790;
      vcd_write_val(sim_hdl, num++, PORT_EN_request_region, 1u);
      backing.PORT_EN_request_region = PORT_EN_request_region;
      vcd_write_val(sim_hdl, num++, PORT_EN_request_sglist, 1u);
      backing.PORT_EN_request_sglist = PORT_EN_request_sglist;
      vcd_write_val(sim_hdl, num++, PORT_errorPipe_first, 75u);
      backing.PORT_errorPipe_first = PORT_errorPipe_first;
    }
}

void MOD_mkMMUSynth::vcd_prims(tVCDDumpType dt, MOD_mkMMUSynth &backing)
{
  INST_configResponseFifo.dump_VCD(dt, backing.INST_configResponseFifo);
  INST_dmaErrorFifo.dump_VCD(dt, backing.INST_dmaErrorFifo);
  INST_dmaErrorFifos_0.dump_VCD(dt, backing.INST_dmaErrorFifos_0);
  INST_dmaErrorFifos_1.dump_VCD(dt, backing.INST_dmaErrorFifos_1);
  INST_idResponseFifo.dump_VCD(dt, backing.INST_idResponseFifo);
  INST_idReturnFifo.dump_VCD(dt, backing.INST_idReturnFifo);
  INST_incomingReqs_0.dump_VCD(dt, backing.INST_incomingReqs_0);
  INST_incomingReqs_1.dump_VCD(dt, backing.INST_incomingReqs_1);
  INST_offs1_0.dump_VCD(dt, backing.INST_offs1_0);
  INST_offs1_1.dump_VCD(dt, backing.INST_offs1_1);
  INST_pageResponseFifos_0.dump_VCD(dt, backing.INST_pageResponseFifos_0);
  INST_pageResponseFifos_1.dump_VCD(dt, backing.INST_pageResponseFifos_1);
  INST_regall_cbram_bram.dump_VCD(dt, backing.INST_regall_cbram_bram);
  INST_regall_cbram_counter_0_cnt.dump_VCD(dt, backing.INST_regall_cbram_counter_0_cnt);
  INST_regall_cbram_counter_0_dec_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_0_dec_wire);
  INST_regall_cbram_counter_0_inc_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_0_inc_wire);
  INST_regall_cbram_counter_0_positive_reg.dump_VCD(dt,
						    backing.INST_regall_cbram_counter_0_positive_reg);
  INST_regall_cbram_counter_1_cnt.dump_VCD(dt, backing.INST_regall_cbram_counter_1_cnt);
  INST_regall_cbram_counter_1_dec_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_1_dec_wire);
  INST_regall_cbram_counter_1_inc_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_1_inc_wire);
  INST_regall_cbram_counter_1_positive_reg.dump_VCD(dt,
						    backing.INST_regall_cbram_counter_1_positive_reg);
  INST_regall_cbram_cycles.dump_VCD(dt, backing.INST_regall_cbram_cycles);
  INST_regall_cbram_data0_0.dump_VCD(dt, backing.INST_regall_cbram_data0_0);
  INST_regall_cbram_data0_1.dump_VCD(dt, backing.INST_regall_cbram_data0_1);
  INST_regall_cbram_data1_0.dump_VCD(dt, backing.INST_regall_cbram_data1_0);
  INST_regall_cbram_data1_1.dump_VCD(dt, backing.INST_regall_cbram_data1_1);
  INST_regall_cbram_data2_0.dump_VCD(dt, backing.INST_regall_cbram_data2_0);
  INST_regall_cbram_data2_1.dump_VCD(dt, backing.INST_regall_cbram_data2_1);
  INST_regall_cbram_responseFifo_0.dump_VCD(dt, backing.INST_regall_cbram_responseFifo_0);
  INST_regall_cbram_responseFifo_1.dump_VCD(dt, backing.INST_regall_cbram_responseFifo_1);
  INST_reqs0_0.dump_VCD(dt, backing.INST_reqs0_0);
  INST_reqs0_1.dump_VCD(dt, backing.INST_reqs0_1);
  INST_sglId_gen_comp_fifo.dump_VCD(dt, backing.INST_sglId_gen_comp_fifo);
  INST_sglId_gen_comp_state.dump_VCD(dt, backing.INST_sglId_gen_comp_state);
  INST_sglId_gen_counter_cnt.dump_VCD(dt, backing.INST_sglId_gen_counter_cnt);
  INST_sglId_gen_counter_dec_wire.dump_VCD(dt, backing.INST_sglId_gen_counter_dec_wire);
  INST_sglId_gen_counter_inc_wire.dump_VCD(dt, backing.INST_sglId_gen_counter_inc_wire);
  INST_sglId_gen_counter_positive_reg.dump_VCD(dt, backing.INST_sglId_gen_counter_positive_reg);
  INST_sglId_gen_head_ptr.dump_VCD(dt, backing.INST_sglId_gen_head_ptr);
  INST_sglId_gen_inited.dump_VCD(dt, backing.INST_sglId_gen_inited);
  INST_sglId_gen_retFifo.dump_VCD(dt, backing.INST_sglId_gen_retFifo);
  INST_sglId_gen_tagFifo.dump_VCD(dt, backing.INST_sglId_gen_tagFifo);
  INST_sglId_gen_tags.dump_VCD(dt, backing.INST_sglId_gen_tags);
  INST_sglId_gen_tail_ptr.dump_VCD(dt, backing.INST_sglId_gen_tail_ptr);
  INST_simDma_dataFifo.dump_VCD(dt, backing.INST_simDma_dataFifo);
  INST_stage3Params_0.dump_VCD(dt, backing.INST_stage3Params_0);
  INST_stage3Params_1.dump_VCD(dt, backing.INST_stage3Params_1);
  INST_stage4Params_0.dump_VCD(dt, backing.INST_stage4Params_0);
  INST_stage4Params_1.dump_VCD(dt, backing.INST_stage4Params_1);
  INST_translationTable_cbram_bram.dump_VCD(dt, backing.INST_translationTable_cbram_bram);
  INST_translationTable_cbram_counter_0_cnt.dump_VCD(dt,
						     backing.INST_translationTable_cbram_counter_0_cnt);
  INST_translationTable_cbram_counter_0_dec_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_0_dec_wire);
  INST_translationTable_cbram_counter_0_inc_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_0_inc_wire);
  INST_translationTable_cbram_counter_0_positive_reg.dump_VCD(dt,
							      backing.INST_translationTable_cbram_counter_0_positive_reg);
  INST_translationTable_cbram_counter_1_cnt.dump_VCD(dt,
						     backing.INST_translationTable_cbram_counter_1_cnt);
  INST_translationTable_cbram_counter_1_dec_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_1_dec_wire);
  INST_translationTable_cbram_counter_1_inc_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_1_inc_wire);
  INST_translationTable_cbram_counter_1_positive_reg.dump_VCD(dt,
							      backing.INST_translationTable_cbram_counter_1_positive_reg);
  INST_translationTable_cbram_cycles.dump_VCD(dt, backing.INST_translationTable_cbram_cycles);
  INST_translationTable_cbram_data0_0.dump_VCD(dt, backing.INST_translationTable_cbram_data0_0);
  INST_translationTable_cbram_data0_1.dump_VCD(dt, backing.INST_translationTable_cbram_data0_1);
  INST_translationTable_cbram_data1_0.dump_VCD(dt, backing.INST_translationTable_cbram_data1_0);
  INST_translationTable_cbram_data1_1.dump_VCD(dt, backing.INST_translationTable_cbram_data1_1);
  INST_translationTable_cbram_data2_0.dump_VCD(dt, backing.INST_translationTable_cbram_data2_0);
  INST_translationTable_cbram_data2_1.dump_VCD(dt, backing.INST_translationTable_cbram_data2_1);
  INST_translationTable_cbram_responseFifo_0.dump_VCD(dt,
						      backing.INST_translationTable_cbram_responseFifo_0);
  INST_translationTable_cbram_responseFifo_1.dump_VCD(dt,
						      backing.INST_translationTable_cbram_responseFifo_1);
}
