Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Mon Sep  2 01:16:59 2024
| Host              : archlinux running 64-bit Arch Linux
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file register_tree_timing_summary_routed.rpt -pb register_tree_timing_summary_routed.pb -rpx register_tree_timing_summary_routed.rpx -warn_on_violation
| Design            : register_tree
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  513         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (513)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (833)
5. checking no_input_delay (33)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (513)
--------------------------
 There are 513 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (833)
--------------------------------------------------
 There are 833 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  865          inf        0.000                      0                  865           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           865 Endpoints
Min Delay           865 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[10][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.710ns  (logic 0.171ns (3.631%)  route 4.539ns (96.369%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.719     4.710    level_indicator_i_1_n_0
    SLICE_X119Y425       FDRE                                         r  tree_reg[10][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[9][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.710ns  (logic 0.171ns (3.631%)  route 4.539ns (96.369%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.719     4.710    level_indicator_i_1_n_0
    SLICE_X119Y425       FDRE                                         r  tree_reg[9][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[10][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.677ns  (logic 0.171ns (3.656%)  route 4.506ns (96.344%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.686     4.677    level_indicator_i_1_n_0
    SLICE_X119Y425       FDRE                                         r  tree_reg[10][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[10][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.644ns  (logic 0.171ns (3.682%)  route 4.473ns (96.318%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.653     4.644    level_indicator_i_1_n_0
    SLICE_X118Y428       FDRE                                         r  tree_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[9][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.643ns  (logic 0.171ns (3.683%)  route 4.472ns (96.317%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.652     4.643    level_indicator_i_1_n_0
    SLICE_X118Y428       FDRE                                         r  tree_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[10][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.638ns  (logic 0.171ns (3.687%)  route 4.467ns (96.313%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.647     4.638    level_indicator_i_1_n_0
    SLICE_X119Y428       FDRE                                         r  tree_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[9][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.638ns  (logic 0.171ns (3.687%)  route 4.467ns (96.313%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.647     4.638    level_indicator_i_1_n_0
    SLICE_X119Y428       FDRE                                         r  tree_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[10][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.624ns  (logic 0.171ns (3.698%)  route 4.453ns (96.302%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.633     4.624    level_indicator_i_1_n_0
    SLICE_X118Y426       FDRE                                         r  tree_reg[10][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[9][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.624ns  (logic 0.171ns (3.698%)  route 4.453ns (96.302%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.633     4.624    level_indicator_i_1_n_0
    SLICE_X118Y426       FDRE                                         r  tree_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_indicator_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[9][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.619ns  (logic 0.171ns (3.702%)  route 4.448ns (96.298%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y426       FDRE                         0.000     0.000 r  level_indicator_reg/C
    SLICE_X120Y426       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  level_indicator_reg/Q
                         net (fo=194, routed)         1.820     1.900    level_indicator
    SLICE_X121Y437       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     1.991 r  level_indicator_i_1/O
                         net (fo=289, routed)         2.628     4.619    level_indicator_i_1_n_0
    SLICE_X119Y426       FDRE                                         r  tree_reg[9][11]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tree_reg[10][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[10][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y425       FDRE                         0.000     0.000 r  tree_reg[10][11]/C
    SLICE_X119Y425       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[10][11]/Q
                         net (fo=6, routed)           0.027     0.066    tree_reg_n_0_[10][11]
    SLICE_X119Y425       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.080 r  tree[10][11]_i_1/O
                         net (fo=1, routed)           0.016     0.096    new_right_child[4][11]
    SLICE_X119Y425       FDRE                                         r  tree_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[12][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[12][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y429       FDRE                         0.000     0.000 r  tree_reg[12][7]/C
    SLICE_X108Y429       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[12][7]/Q
                         net (fo=6, routed)           0.027     0.066    tree_reg_n_0_[12][7]
    SLICE_X108Y429       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.081 r  tree[12][7]_i_1/O
                         net (fo=1, routed)           0.015     0.096    new_right_child[5][7]
    SLICE_X108Y429       FDRE                                         r  tree_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[13][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[13][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y430       FDRE                         0.000     0.000 r  tree_reg[13][11]/C
    SLICE_X113Y430       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[13][11]/Q
                         net (fo=6, routed)           0.027     0.066    tree_reg_n_0_[13][11]
    SLICE_X113Y430       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.080 r  tree[13][11]_i_1/O
                         net (fo=1, routed)           0.016     0.096    new_left_child[6][11]
    SLICE_X113Y430       FDRE                                         r  tree_reg[13][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[1][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[1][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y429       FDRE                         0.000     0.000 r  tree_reg[1][14]/C
    SLICE_X117Y429       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[1][14]/Q
                         net (fo=13, routed)          0.027     0.066    tree_reg_n_0_[1][14]
    SLICE_X117Y429       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.080 r  tree[1][14]_i_1/O
                         net (fo=1, routed)           0.016     0.096    p_0_in[14]
    SLICE_X117Y429       FDRE                                         r  tree_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y431       FDRE                         0.000     0.000 r  tree_reg[2][5]/C
    SLICE_X116Y431       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[2][5]/Q
                         net (fo=13, routed)          0.027     0.066    tree_reg_n_0_[2][5]
    SLICE_X116Y431       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.080 r  tree[2][5]_i_1/O
                         net (fo=1, routed)           0.016     0.096    tree[2][5]_i_1_n_0
    SLICE_X116Y431       FDRE                                         r  tree_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[11][18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[11][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y437       FDRE                         0.000     0.000 r  tree_reg[11][18]/C
    SLICE_X108Y437       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[11][18]/Q
                         net (fo=6, routed)           0.029     0.068    tree_reg_n_0_[11][18]
    SLICE_X108Y437       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.082 r  tree[11][18]_i_1/O
                         net (fo=1, routed)           0.016     0.098    new_left_child[5][18]
    SLICE_X108Y437       FDRE                                         r  tree_reg[11][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[11][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[11][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y433       FDRE                         0.000     0.000 r  tree_reg[11][26]/C
    SLICE_X110Y433       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[11][26]/Q
                         net (fo=6, routed)           0.029     0.068    tree_reg_n_0_[11][26]
    SLICE_X110Y433       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.082 r  tree[11][26]_i_1/O
                         net (fo=1, routed)           0.016     0.098    new_left_child[5][26]
    SLICE_X110Y433       FDRE                                         r  tree_reg[11][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[11][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[11][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y434       FDRE                         0.000     0.000 r  tree_reg[11][27]/C
    SLICE_X108Y434       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[11][27]/Q
                         net (fo=6, routed)           0.029     0.068    tree_reg_n_0_[11][27]
    SLICE_X108Y434       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.082 r  tree[11][27]_i_1/O
                         net (fo=1, routed)           0.016     0.098    new_left_child[5][27]
    SLICE_X108Y434       FDRE                                         r  tree_reg[11][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[11][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[11][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y431       FDRE                         0.000     0.000 r  tree_reg[11][5]/C
    SLICE_X108Y431       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[11][5]/Q
                         net (fo=6, routed)           0.029     0.068    tree_reg_n_0_[11][5]
    SLICE_X108Y431       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.082 r  tree[11][5]_i_1/O
                         net (fo=1, routed)           0.016     0.098    new_left_child[5][5]
    SLICE_X108Y431       FDRE                                         r  tree_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tree_reg[13][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tree_reg[13][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y431       FDRE                         0.000     0.000 r  tree_reg[13][2]/C
    SLICE_X113Y431       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  tree_reg[13][2]/Q
                         net (fo=6, routed)           0.029     0.068    tree_reg_n_0_[13][2]
    SLICE_X113Y431       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.082 r  tree[13][2]_i_1/O
                         net (fo=1, routed)           0.016     0.098    new_left_child[6][2]
    SLICE_X113Y431       FDRE                                         r  tree_reg[13][2]/D
  -------------------------------------------------------------------    -------------------





