{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754807395223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754807395223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 10 08:29:55 2025 " "Processing started: Sun Aug 10 08:29:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754807395223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754807395223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB -c USB " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB -c USB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754807395223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1754807395489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/clk_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754807395540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754807395540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "UART_TX.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UART_TX.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754807395542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754807395542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttransmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttransmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "UARTTransmitter.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UARTTransmitter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754807395545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754807395545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_4.v 1 1 " "Found 1 design units, including 1 entities, in source file led_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_4 " "Found entity 1: LED_4" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754807395547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754807395547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART_TX.v(26) " "Verilog HDL Parameter Declaration warning at UART_TX.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_TX.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UART_TX.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1754807395548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART_TX.v(27) " "Verilog HDL Parameter Declaration warning at UART_TX.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_TX.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UART_TX.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1754807395548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART_TX.v(28) " "Verilog HDL Parameter Declaration warning at UART_TX.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_TX.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UART_TX.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1754807395548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART_TX.v(29) " "Verilog HDL Parameter Declaration warning at UART_TX.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_TX.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UART_TX.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1754807395548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART_TX.v(30) " "Verilog HDL Parameter Declaration warning at UART_TX.v(30): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_TX.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UART_TX.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1754807395548 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LED_4.v(50) " "Verilog HDL Instantiation warning at LED_4.v(50): instance has no name" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1754807395549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_4 " "Elaborating entity \"LED_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1754807395572 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RST_reg LED_4.v(70) " "Verilog HDL warning at LED_4.v(70): object RST_reg used but never assigned" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 70 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1754807395573 "|LED_4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "testpin_reg LED_4.v(74) " "Verilog HDL warning at LED_4.v(74): object testpin_reg used but never assigned" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1754807395573 "|LED_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RST_reg 0 LED_4.v(70) " "Net \"RST_reg\" at LED_4.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1754807395574 "|LED_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "testpin_reg 0 LED_4.v(74) " "Net \"testpin_reg\" at LED_4.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1754807395574 "|LED_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:comb_4 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:comb_4\"" {  } { { "LED_4.v" "comb_4" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754807395585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_tx\"" {  } { { "LED_4.v" "uart_tx" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754807395587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UARTTransmitter.v(70) " "Verilog HDL assignment warning at UARTTransmitter.v(70): truncated value with size 32 to match size of target (8)" {  } { { "UARTTransmitter.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UARTTransmitter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754807395589 "|LED_4|transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UARTTransmitter.v(88) " "Verilog HDL assignment warning at UARTTransmitter.v(88): truncated value with size 32 to match size of target (8)" {  } { { "UARTTransmitter.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UARTTransmitter.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754807395589 "|LED_4|transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UARTTransmitter.v(98) " "Verilog HDL assignment warning at UARTTransmitter.v(98): truncated value with size 32 to match size of target (3)" {  } { { "UARTTransmitter.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UARTTransmitter.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754807395589 "|LED_4|transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UARTTransmitter.v(118) " "Verilog HDL assignment warning at UARTTransmitter.v(118): truncated value with size 32 to match size of target (8)" {  } { { "UARTTransmitter.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/UARTTransmitter.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754807395589 "|LED_4|transmitter:uart_tx"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "led\[0\] " "Bidir \"led\[0\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "led\[1\] " "Bidir \"led\[1\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "led\[2\] " "Bidir \"led\[2\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "led\[3\] " "Bidir \"led\[3\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[0\] " "Bidir \"data\[0\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[1\] " "Bidir \"data\[1\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[2\] " "Bidir \"data\[2\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[3\] " "Bidir \"data\[3\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[4\] " "Bidir \"data\[4\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[5\] " "Bidir \"data\[5\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[6\] " "Bidir \"data\[6\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[7\] " "Bidir \"data\[7\]\" has no driver" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1754807395969 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1754807395969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RST GND " "Pin \"RST\" is stuck at GND" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754807396010 "|LED_4|RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTPIN GND " "Pin \"TESTPIN\" is stuck at GND" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754807396010 "|LED_4|TESTPIN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1754807396010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1754807396105 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1754807396231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1754807396416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1754807396416 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nrst " "No output dependent on input pin \"nrst\"" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1754807396507 "|LED_4|nrst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKOUT " "No output dependent on input pin \"CLKOUT\"" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1754807396507 "|LED_4|CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIR " "No output dependent on input pin \"DIR\"" {  } { { "LED_4.v" "" { Text "C:/Users/lapto/dev/fpga/ep4ce6/USB/LED_4.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1754807396507 "|LED_4|DIR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1754807396507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1754807396508 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1754807396508 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1754807396508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1754807396508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1754807396508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754807396548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 10 08:29:56 2025 " "Processing ended: Sun Aug 10 08:29:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754807396548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754807396548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754807396548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754807396548 ""}
