;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -704, <-20
	ADD 270, 60
	MOV -7, <20
	ADD 270, 60
	ADD 270, 60
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-27
	SUB @0, @0
	SUB #72, @200
	CMP 12, @10
	CMP #72, @200
	SPL @42, #200
	JMP <127, 106
	DAT #127, #186
	SUB #72, @200
	ADD 270, 60
	DAT #270, #67
	SUB 700, 600
	SLT -1, <-20
	SLT 270, 60
	JMP 0, <2
	JMP 0, <2
	JMP 0, <2
	DJN 0, <332
	DJN 0, <332
	SUB @0, @2
	JMZ 0, <2
	JMP 12, 10
	JMP @72, #200
	ADD 270, 60
	SUB @121, 108
	SUB #72, @200
	JMP -7, @-20
	ADD 270, 60
	ADD <-30, 9
	SPL -700, -600
	JMZ 210, @81
	SPL -700, -601
	SPL -700, -600
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	SPL -700, -600
	MOV -1, <-20
	SUB @0, @2
