

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_Row_Read'
================================================================
* Date:           Wed Feb 11 23:10:27 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   66|   66|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Read  |       65|       65|        18|         16|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 21 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:267]   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row_buffer = alloca i32 1" [top.cpp:261]   --->   Operation 23 'alloca' 'row_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%row_buffer_1 = alloca i32 1" [top.cpp:261]   --->   Operation 24 'alloca' 'row_buffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row_buffer_2 = alloca i32 1" [top.cpp:261]   --->   Operation 25 'alloca' 'row_buffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%row_buffer_3 = alloca i32 1" [top.cpp:261]   --->   Operation 26 'alloca' 'row_buffer_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%row_buffer_4 = alloca i32 1" [top.cpp:261]   --->   Operation 27 'alloca' 'row_buffer_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%row_buffer_5 = alloca i32 1" [top.cpp:261]   --->   Operation 28 'alloca' 'row_buffer_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%row_buffer_6 = alloca i32 1" [top.cpp:261]   --->   Operation 29 'alloca' 'row_buffer_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%row_buffer_7 = alloca i32 1" [top.cpp:261]   --->   Operation 30 'alloca' 'row_buffer_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%row_buffer_8 = alloca i32 1" [top.cpp:261]   --->   Operation 31 'alloca' 'row_buffer_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%row_buffer_9 = alloca i32 1" [top.cpp:261]   --->   Operation 32 'alloca' 'row_buffer_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%row_buffer_10 = alloca i32 1" [top.cpp:261]   --->   Operation 33 'alloca' 'row_buffer_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%row_buffer_11 = alloca i32 1" [top.cpp:261]   --->   Operation 34 'alloca' 'row_buffer_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%row_buffer_12 = alloca i32 1" [top.cpp:261]   --->   Operation 35 'alloca' 'row_buffer_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%row_buffer_13 = alloca i32 1" [top.cpp:261]   --->   Operation 36 'alloca' 'row_buffer_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%row_buffer_14 = alloca i32 1" [top.cpp:261]   --->   Operation 37 'alloca' 'row_buffer_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%row_buffer_15 = alloca i32 1" [top.cpp:261]   --->   Operation 38 'alloca' 'row_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%row_buffer_16 = alloca i32 1" [top.cpp:261]   --->   Operation 39 'alloca' 'row_buffer_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%row_buffer_17 = alloca i32 1" [top.cpp:261]   --->   Operation 40 'alloca' 'row_buffer_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%row_buffer_18 = alloca i32 1" [top.cpp:261]   --->   Operation 41 'alloca' 'row_buffer_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%row_buffer_19 = alloca i32 1" [top.cpp:261]   --->   Operation 42 'alloca' 'row_buffer_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%row_buffer_20 = alloca i32 1" [top.cpp:261]   --->   Operation 43 'alloca' 'row_buffer_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%row_buffer_21 = alloca i32 1" [top.cpp:261]   --->   Operation 44 'alloca' 'row_buffer_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%row_buffer_22 = alloca i32 1" [top.cpp:261]   --->   Operation 45 'alloca' 'row_buffer_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%row_buffer_23 = alloca i32 1" [top.cpp:261]   --->   Operation 46 'alloca' 'row_buffer_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%row_buffer_24 = alloca i32 1" [top.cpp:261]   --->   Operation 47 'alloca' 'row_buffer_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%row_buffer_25 = alloca i32 1" [top.cpp:261]   --->   Operation 48 'alloca' 'row_buffer_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%row_buffer_26 = alloca i32 1" [top.cpp:261]   --->   Operation 49 'alloca' 'row_buffer_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%row_buffer_27 = alloca i32 1" [top.cpp:261]   --->   Operation 50 'alloca' 'row_buffer_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%row_buffer_28 = alloca i32 1" [top.cpp:261]   --->   Operation 51 'alloca' 'row_buffer_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%row_buffer_29 = alloca i32 1" [top.cpp:261]   --->   Operation 52 'alloca' 'row_buffer_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%row_buffer_30 = alloca i32 1" [top.cpp:261]   --->   Operation 53 'alloca' 'row_buffer_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%row_buffer_31 = alloca i32 1" [top.cpp:261]   --->   Operation 54 'alloca' 'row_buffer_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%row_buffer_32 = alloca i32 1" [top.cpp:261]   --->   Operation 55 'alloca' 'row_buffer_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%row_buffer_33 = alloca i32 1" [top.cpp:261]   --->   Operation 56 'alloca' 'row_buffer_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%row_buffer_34 = alloca i32 1" [top.cpp:261]   --->   Operation 57 'alloca' 'row_buffer_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%row_buffer_35 = alloca i32 1" [top.cpp:261]   --->   Operation 58 'alloca' 'row_buffer_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%row_buffer_36 = alloca i32 1" [top.cpp:261]   --->   Operation 59 'alloca' 'row_buffer_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%row_buffer_37 = alloca i32 1" [top.cpp:261]   --->   Operation 60 'alloca' 'row_buffer_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%row_buffer_38 = alloca i32 1" [top.cpp:261]   --->   Operation 61 'alloca' 'row_buffer_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%row_buffer_39 = alloca i32 1" [top.cpp:261]   --->   Operation 62 'alloca' 'row_buffer_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%row_buffer_40 = alloca i32 1" [top.cpp:261]   --->   Operation 63 'alloca' 'row_buffer_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%row_buffer_41 = alloca i32 1" [top.cpp:261]   --->   Operation 64 'alloca' 'row_buffer_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%row_buffer_42 = alloca i32 1" [top.cpp:261]   --->   Operation 65 'alloca' 'row_buffer_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%row_buffer_43 = alloca i32 1" [top.cpp:261]   --->   Operation 66 'alloca' 'row_buffer_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%row_buffer_44 = alloca i32 1" [top.cpp:261]   --->   Operation 67 'alloca' 'row_buffer_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%row_buffer_45 = alloca i32 1" [top.cpp:261]   --->   Operation 68 'alloca' 'row_buffer_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%row_buffer_46 = alloca i32 1" [top.cpp:261]   --->   Operation 69 'alloca' 'row_buffer_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%row_buffer_47 = alloca i32 1" [top.cpp:261]   --->   Operation 70 'alloca' 'row_buffer_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%row_buffer_48 = alloca i32 1" [top.cpp:261]   --->   Operation 71 'alloca' 'row_buffer_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%row_buffer_49 = alloca i32 1" [top.cpp:261]   --->   Operation 72 'alloca' 'row_buffer_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%row_buffer_50 = alloca i32 1" [top.cpp:261]   --->   Operation 73 'alloca' 'row_buffer_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%row_buffer_51 = alloca i32 1" [top.cpp:261]   --->   Operation 74 'alloca' 'row_buffer_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%row_buffer_52 = alloca i32 1" [top.cpp:261]   --->   Operation 75 'alloca' 'row_buffer_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%row_buffer_53 = alloca i32 1" [top.cpp:261]   --->   Operation 76 'alloca' 'row_buffer_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%row_buffer_54 = alloca i32 1" [top.cpp:261]   --->   Operation 77 'alloca' 'row_buffer_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%row_buffer_55 = alloca i32 1" [top.cpp:261]   --->   Operation 78 'alloca' 'row_buffer_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%row_buffer_56 = alloca i32 1" [top.cpp:261]   --->   Operation 79 'alloca' 'row_buffer_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%row_buffer_57 = alloca i32 1" [top.cpp:261]   --->   Operation 80 'alloca' 'row_buffer_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%row_buffer_58 = alloca i32 1" [top.cpp:261]   --->   Operation 81 'alloca' 'row_buffer_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%row_buffer_59 = alloca i32 1" [top.cpp:261]   --->   Operation 82 'alloca' 'row_buffer_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%row_buffer_60 = alloca i32 1" [top.cpp:261]   --->   Operation 83 'alloca' 'row_buffer_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%row_buffer_61 = alloca i32 1" [top.cpp:261]   --->   Operation 84 'alloca' 'row_buffer_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%row_buffer_62 = alloca i32 1" [top.cpp:261]   --->   Operation 85 'alloca' 'row_buffer_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%row_buffer_63 = alloca i32 1" [top.cpp:261]   --->   Operation 86 'alloca' 'row_buffer_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln260_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln260"   --->   Operation 87 'read' 'sext_ln260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln260_cast = sext i62 %sext_ln260_read"   --->   Operation 88 'sext' 'sext_ln260_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln267 = store i7 0, i7 %j" [top.cpp:267]   --->   Operation 90 'store' 'store_ln267' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [top.cpp:267]   --->   Operation 93 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1, i32 6" [top.cpp:267]   --->   Operation 95 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %tmp, void %for.body9.split, void %for.end18.exitStub" [top.cpp:267]   --->   Operation 96 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln260_cast" [top.cpp:260]   --->   Operation 97 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i7 %j_1" [top.cpp:267]   --->   Operation 98 'trunc' 'trunc_ln267' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.88ns)   --->   "%switch_ln271 = switch i6 %trunc_ln267, void %arrayidx15.15.case.63, i6 0, void %arrayidx15.15.case.15, i6 16, void %arrayidx15.15.case.31, i6 32, void %for.body9.split.arrayidx15.15.exit_crit_edge" [top.cpp:271]   --->   Operation 99 'switch' 'switch_ln271' <Predicate = (!tmp)> <Delay = 0.88>
ST_1 : Operation 100 [1/1] (0.89ns)   --->   "%add_ln267 = add i7 %j_1, i7 16" [top.cpp:267]   --->   Operation 100 'add' 'add_ln267' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln267 = store i7 %add_ln267, i7 %j" [top.cpp:267]   --->   Operation 101 'store' 'store_ln267' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 102 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 102 'read' 'A_addr_read' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%val = trunc i32 %A_addr_read" [top.cpp:270]   --->   Operation 103 'trunc' 'val' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%p_load20 = load i24 %empty"   --->   Operation 384 'load' 'p_load20' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%row_buffer_load = load i24 %row_buffer"   --->   Operation 385 'load' 'row_buffer_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%row_buffer_1_load = load i24 %row_buffer_1"   --->   Operation 386 'load' 'row_buffer_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%row_buffer_2_load = load i24 %row_buffer_2"   --->   Operation 387 'load' 'row_buffer_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%row_buffer_3_load = load i24 %row_buffer_3"   --->   Operation 388 'load' 'row_buffer_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%row_buffer_4_load = load i24 %row_buffer_4"   --->   Operation 389 'load' 'row_buffer_4_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%row_buffer_5_load = load i24 %row_buffer_5"   --->   Operation 390 'load' 'row_buffer_5_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%row_buffer_6_load = load i24 %row_buffer_6"   --->   Operation 391 'load' 'row_buffer_6_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%row_buffer_7_load = load i24 %row_buffer_7"   --->   Operation 392 'load' 'row_buffer_7_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%row_buffer_8_load = load i24 %row_buffer_8"   --->   Operation 393 'load' 'row_buffer_8_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%row_buffer_9_load = load i24 %row_buffer_9"   --->   Operation 394 'load' 'row_buffer_9_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%row_buffer_10_load = load i24 %row_buffer_10"   --->   Operation 395 'load' 'row_buffer_10_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%row_buffer_11_load = load i24 %row_buffer_11"   --->   Operation 396 'load' 'row_buffer_11_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%row_buffer_12_load = load i24 %row_buffer_12"   --->   Operation 397 'load' 'row_buffer_12_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%row_buffer_13_load = load i24 %row_buffer_13"   --->   Operation 398 'load' 'row_buffer_13_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%row_buffer_14_load = load i24 %row_buffer_14"   --->   Operation 399 'load' 'row_buffer_14_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%row_buffer_15_load = load i24 %row_buffer_15"   --->   Operation 400 'load' 'row_buffer_15_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%row_buffer_16_load = load i24 %row_buffer_16"   --->   Operation 401 'load' 'row_buffer_16_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%row_buffer_17_load = load i24 %row_buffer_17"   --->   Operation 402 'load' 'row_buffer_17_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%row_buffer_18_load = load i24 %row_buffer_18"   --->   Operation 403 'load' 'row_buffer_18_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%row_buffer_19_load = load i24 %row_buffer_19"   --->   Operation 404 'load' 'row_buffer_19_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%row_buffer_20_load = load i24 %row_buffer_20"   --->   Operation 405 'load' 'row_buffer_20_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%row_buffer_21_load = load i24 %row_buffer_21"   --->   Operation 406 'load' 'row_buffer_21_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%row_buffer_22_load = load i24 %row_buffer_22"   --->   Operation 407 'load' 'row_buffer_22_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%row_buffer_23_load = load i24 %row_buffer_23"   --->   Operation 408 'load' 'row_buffer_23_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%row_buffer_24_load = load i24 %row_buffer_24"   --->   Operation 409 'load' 'row_buffer_24_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%row_buffer_25_load = load i24 %row_buffer_25"   --->   Operation 410 'load' 'row_buffer_25_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%row_buffer_26_load = load i24 %row_buffer_26"   --->   Operation 411 'load' 'row_buffer_26_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%row_buffer_27_load = load i24 %row_buffer_27"   --->   Operation 412 'load' 'row_buffer_27_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%row_buffer_28_load = load i24 %row_buffer_28"   --->   Operation 413 'load' 'row_buffer_28_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%row_buffer_29_load = load i24 %row_buffer_29"   --->   Operation 414 'load' 'row_buffer_29_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%row_buffer_30_load = load i24 %row_buffer_30"   --->   Operation 415 'load' 'row_buffer_30_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%row_buffer_31_load = load i24 %row_buffer_31"   --->   Operation 416 'load' 'row_buffer_31_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%row_buffer_32_load = load i24 %row_buffer_32"   --->   Operation 417 'load' 'row_buffer_32_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%row_buffer_33_load = load i24 %row_buffer_33"   --->   Operation 418 'load' 'row_buffer_33_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%row_buffer_34_load = load i24 %row_buffer_34"   --->   Operation 419 'load' 'row_buffer_34_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%row_buffer_35_load = load i24 %row_buffer_35"   --->   Operation 420 'load' 'row_buffer_35_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%row_buffer_36_load = load i24 %row_buffer_36"   --->   Operation 421 'load' 'row_buffer_36_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%row_buffer_37_load = load i24 %row_buffer_37"   --->   Operation 422 'load' 'row_buffer_37_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%row_buffer_38_load = load i24 %row_buffer_38"   --->   Operation 423 'load' 'row_buffer_38_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%row_buffer_39_load = load i24 %row_buffer_39"   --->   Operation 424 'load' 'row_buffer_39_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%row_buffer_40_load = load i24 %row_buffer_40"   --->   Operation 425 'load' 'row_buffer_40_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%row_buffer_41_load = load i24 %row_buffer_41"   --->   Operation 426 'load' 'row_buffer_41_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%row_buffer_42_load = load i24 %row_buffer_42"   --->   Operation 427 'load' 'row_buffer_42_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%row_buffer_43_load = load i24 %row_buffer_43"   --->   Operation 428 'load' 'row_buffer_43_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%row_buffer_44_load = load i24 %row_buffer_44"   --->   Operation 429 'load' 'row_buffer_44_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%row_buffer_45_load = load i24 %row_buffer_45"   --->   Operation 430 'load' 'row_buffer_45_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%row_buffer_46_load = load i24 %row_buffer_46"   --->   Operation 431 'load' 'row_buffer_46_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%row_buffer_47_load = load i24 %row_buffer_47"   --->   Operation 432 'load' 'row_buffer_47_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%row_buffer_48_load = load i24 %row_buffer_48"   --->   Operation 433 'load' 'row_buffer_48_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%row_buffer_49_load = load i24 %row_buffer_49"   --->   Operation 434 'load' 'row_buffer_49_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%row_buffer_50_load = load i24 %row_buffer_50"   --->   Operation 435 'load' 'row_buffer_50_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%row_buffer_51_load = load i24 %row_buffer_51"   --->   Operation 436 'load' 'row_buffer_51_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%row_buffer_52_load = load i24 %row_buffer_52"   --->   Operation 437 'load' 'row_buffer_52_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%row_buffer_53_load = load i24 %row_buffer_53"   --->   Operation 438 'load' 'row_buffer_53_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%row_buffer_54_load = load i24 %row_buffer_54"   --->   Operation 439 'load' 'row_buffer_54_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%row_buffer_55_load = load i24 %row_buffer_55"   --->   Operation 440 'load' 'row_buffer_55_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%row_buffer_56_load = load i24 %row_buffer_56"   --->   Operation 441 'load' 'row_buffer_56_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%row_buffer_57_load = load i24 %row_buffer_57"   --->   Operation 442 'load' 'row_buffer_57_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%row_buffer_58_load = load i24 %row_buffer_58"   --->   Operation 443 'load' 'row_buffer_58_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%row_buffer_59_load = load i24 %row_buffer_59"   --->   Operation 444 'load' 'row_buffer_59_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%row_buffer_60_load = load i24 %row_buffer_60"   --->   Operation 445 'load' 'row_buffer_60_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%row_buffer_61_load = load i24 %row_buffer_61"   --->   Operation 446 'load' 'row_buffer_61_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%row_buffer_62_load = load i24 %row_buffer_62"   --->   Operation 447 'load' 'row_buffer_62_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%row_buffer_63_load = load i24 %row_buffer_63"   --->   Operation 448 'load' 'row_buffer_63_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_63_out, i24 %row_buffer_63_load"   --->   Operation 449 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_62_out, i24 %row_buffer_62_load"   --->   Operation 450 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_61_out, i24 %row_buffer_61_load"   --->   Operation 451 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_60_out, i24 %row_buffer_60_load"   --->   Operation 452 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_59_out, i24 %row_buffer_59_load"   --->   Operation 453 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_58_out, i24 %row_buffer_58_load"   --->   Operation 454 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_57_out, i24 %row_buffer_57_load"   --->   Operation 455 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_56_out, i24 %row_buffer_56_load"   --->   Operation 456 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_55_out, i24 %row_buffer_55_load"   --->   Operation 457 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_54_out, i24 %row_buffer_54_load"   --->   Operation 458 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_53_out, i24 %row_buffer_53_load"   --->   Operation 459 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_52_out, i24 %row_buffer_52_load"   --->   Operation 460 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_51_out, i24 %row_buffer_51_load"   --->   Operation 461 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_50_out, i24 %row_buffer_50_load"   --->   Operation 462 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_49_out, i24 %row_buffer_49_load"   --->   Operation 463 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_48_out, i24 %row_buffer_48_load"   --->   Operation 464 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_47_out, i24 %row_buffer_47_load"   --->   Operation 465 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_46_out, i24 %row_buffer_46_load"   --->   Operation 466 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_45_out, i24 %row_buffer_45_load"   --->   Operation 467 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_44_out, i24 %row_buffer_44_load"   --->   Operation 468 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_43_out, i24 %row_buffer_43_load"   --->   Operation 469 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_42_out, i24 %row_buffer_42_load"   --->   Operation 470 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_41_out, i24 %row_buffer_41_load"   --->   Operation 471 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_40_out, i24 %row_buffer_40_load"   --->   Operation 472 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_39_out, i24 %row_buffer_39_load"   --->   Operation 473 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_38_out, i24 %row_buffer_38_load"   --->   Operation 474 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_37_out, i24 %row_buffer_37_load"   --->   Operation 475 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_36_out, i24 %row_buffer_36_load"   --->   Operation 476 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_35_out, i24 %row_buffer_35_load"   --->   Operation 477 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_34_out, i24 %row_buffer_34_load"   --->   Operation 478 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_33_out, i24 %row_buffer_33_load"   --->   Operation 479 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_32_out, i24 %row_buffer_32_load"   --->   Operation 480 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_31_out, i24 %row_buffer_31_load"   --->   Operation 481 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_30_out, i24 %row_buffer_30_load"   --->   Operation 482 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_29_out, i24 %row_buffer_29_load"   --->   Operation 483 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_28_out, i24 %row_buffer_28_load"   --->   Operation 484 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_27_out, i24 %row_buffer_27_load"   --->   Operation 485 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_26_out, i24 %row_buffer_26_load"   --->   Operation 486 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_25_out, i24 %row_buffer_25_load"   --->   Operation 487 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_24_out, i24 %row_buffer_24_load"   --->   Operation 488 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_23_out, i24 %row_buffer_23_load"   --->   Operation 489 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_22_out, i24 %row_buffer_22_load"   --->   Operation 490 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_21_out, i24 %row_buffer_21_load"   --->   Operation 491 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_20_out, i24 %row_buffer_20_load"   --->   Operation 492 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_19_out, i24 %row_buffer_19_load"   --->   Operation 493 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_18_out, i24 %row_buffer_18_load"   --->   Operation 494 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_17_out, i24 %row_buffer_17_load"   --->   Operation 495 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_16_out, i24 %row_buffer_16_load"   --->   Operation 496 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_15_out, i24 %row_buffer_15_load"   --->   Operation 497 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_14_out, i24 %row_buffer_14_load"   --->   Operation 498 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_13_out, i24 %row_buffer_13_load"   --->   Operation 499 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_12_out, i24 %row_buffer_12_load"   --->   Operation 500 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_11_out, i24 %row_buffer_11_load"   --->   Operation 501 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_10_out, i24 %row_buffer_10_load"   --->   Operation 502 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_9_out, i24 %row_buffer_9_load"   --->   Operation 503 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_8_out, i24 %row_buffer_8_load"   --->   Operation 504 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_7_out, i24 %row_buffer_7_load"   --->   Operation 505 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_6_out, i24 %row_buffer_6_load"   --->   Operation 506 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_5_out, i24 %row_buffer_5_load"   --->   Operation 507 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_4_out, i24 %row_buffer_4_load"   --->   Operation 508 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_3_out, i24 %row_buffer_3_load"   --->   Operation 509 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_2_out, i24 %row_buffer_2_load"   --->   Operation 510 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_1_out, i24 %row_buffer_1_load"   --->   Operation 511 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buffer_out, i24 %row_buffer_load"   --->   Operation 512 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load20"   --->   Operation 513 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 514 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 104 [1/1] (7.30ns)   --->   "%A_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 104 'read' 'A_addr_read_1' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%val_16 = trunc i32 %A_addr_read_1" [top.cpp:270]   --->   Operation 105 'trunc' 'val_16' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:272]   --->   Operation 106 'load' 'p_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (7.30ns)   --->   "%A_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 107 'read' 'A_addr_read_2' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i24 %p_load" [top.cpp:272]   --->   Operation 108 'sext' 'sext_ln272' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln272_1 = sext i24 %val" [top.cpp:272]   --->   Operation 109 'sext' 'sext_ln272_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.10ns)   --->   "%add_ln272 = add i24 %val, i24 %p_load" [top.cpp:272]   --->   Operation 110 'add' 'add_ln272' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.10ns)   --->   "%add_ln272_1 = add i25 %sext_ln272_1, i25 %sext_ln272" [top.cpp:272]   --->   Operation 111 'add' 'add_ln272_1' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_1, i32 24" [top.cpp:272]   --->   Operation 112 'bitselect' 'tmp_144' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272, i32 23" [top.cpp:272]   --->   Operation 113 'bitselect' 'tmp_145' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_1)   --->   "%xor_ln272 = xor i1 %tmp_144, i1 1" [top.cpp:272]   --->   Operation 114 'xor' 'xor_ln272' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_1)   --->   "%and_ln272 = and i1 %tmp_145, i1 %xor_ln272" [top.cpp:272]   --->   Operation 115 'and' 'and_ln272' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_1)   --->   "%xor_ln272_1 = xor i1 %tmp_144, i1 %tmp_145" [top.cpp:272]   --->   Operation 116 'xor' 'xor_ln272_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_1)   --->   "%select_ln272 = select i1 %and_ln272, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 117 'select' 'select_ln272' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_1 = select i1 %xor_ln272_1, i24 %select_ln272, i24 %add_ln272" [top.cpp:272]   --->   Operation 118 'select' 'select_ln272_1' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln272_2 = sext i24 %select_ln272_1" [top.cpp:272]   --->   Operation 119 'sext' 'sext_ln272_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln272_3 = sext i24 %val_16" [top.cpp:272]   --->   Operation 120 'sext' 'sext_ln272_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.10ns)   --->   "%add_ln272_2 = add i24 %select_ln272_1, i24 %val_16" [top.cpp:272]   --->   Operation 121 'add' 'add_ln272_2' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.10ns)   --->   "%add_ln272_3 = add i25 %sext_ln272_2, i25 %sext_ln272_3" [top.cpp:272]   --->   Operation 122 'add' 'add_ln272_3' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_3, i32 24" [top.cpp:272]   --->   Operation 123 'bitselect' 'tmp_146' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_2, i32 23" [top.cpp:272]   --->   Operation 124 'bitselect' 'tmp_147' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_3)   --->   "%xor_ln272_2 = xor i1 %tmp_146, i1 1" [top.cpp:272]   --->   Operation 125 'xor' 'xor_ln272_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_3)   --->   "%and_ln272_1 = and i1 %tmp_147, i1 %xor_ln272_2" [top.cpp:272]   --->   Operation 126 'and' 'and_ln272_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_3)   --->   "%xor_ln272_3 = xor i1 %tmp_146, i1 %tmp_147" [top.cpp:272]   --->   Operation 127 'xor' 'xor_ln272_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_3)   --->   "%select_ln272_2 = select i1 %and_ln272_1, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 128 'select' 'select_ln272_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_3 = select i1 %xor_ln272_3, i24 %select_ln272_2, i24 %add_ln272_2" [top.cpp:272]   --->   Operation 129 'select' 'select_ln272_3' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%val_17 = trunc i32 %A_addr_read_2" [top.cpp:270]   --->   Operation 130 'trunc' 'val_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val, i24 %row_buffer_31" [top.cpp:261]   --->   Operation 131 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_16, i24 %row_buffer_30" [top.cpp:261]   --->   Operation 132 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_17, i24 %row_buffer_29" [top.cpp:261]   --->   Operation 133 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val, i24 %row_buffer_47" [top.cpp:261]   --->   Operation 134 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_16, i24 %row_buffer_46" [top.cpp:261]   --->   Operation 135 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_17, i24 %row_buffer_45" [top.cpp:261]   --->   Operation 136 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val, i24 %row_buffer_63" [top.cpp:261]   --->   Operation 137 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_16, i24 %row_buffer_62" [top.cpp:261]   --->   Operation 138 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_17, i24 %row_buffer_61" [top.cpp:261]   --->   Operation 139 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val, i24 %row_buffer_15" [top.cpp:261]   --->   Operation 140 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_16, i24 %row_buffer_14" [top.cpp:261]   --->   Operation 141 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_17, i24 %row_buffer_13" [top.cpp:261]   --->   Operation 142 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 143 [1/1] (7.30ns)   --->   "%A_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 143 'read' 'A_addr_read_3' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln272_4 = sext i24 %select_ln272_3" [top.cpp:272]   --->   Operation 144 'sext' 'sext_ln272_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln272_5 = sext i24 %val_17" [top.cpp:272]   --->   Operation 145 'sext' 'sext_ln272_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.10ns)   --->   "%add_ln272_4 = add i24 %select_ln272_3, i24 %val_17" [top.cpp:272]   --->   Operation 146 'add' 'add_ln272_4' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (1.10ns)   --->   "%add_ln272_5 = add i25 %sext_ln272_4, i25 %sext_ln272_5" [top.cpp:272]   --->   Operation 147 'add' 'add_ln272_5' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_5, i32 24" [top.cpp:272]   --->   Operation 148 'bitselect' 'tmp_148' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_4, i32 23" [top.cpp:272]   --->   Operation 149 'bitselect' 'tmp_149' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_5)   --->   "%xor_ln272_4 = xor i1 %tmp_148, i1 1" [top.cpp:272]   --->   Operation 150 'xor' 'xor_ln272_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_5)   --->   "%and_ln272_2 = and i1 %tmp_149, i1 %xor_ln272_4" [top.cpp:272]   --->   Operation 151 'and' 'and_ln272_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_5)   --->   "%xor_ln272_5 = xor i1 %tmp_148, i1 %tmp_149" [top.cpp:272]   --->   Operation 152 'xor' 'xor_ln272_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_5)   --->   "%select_ln272_4 = select i1 %and_ln272_2, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 153 'select' 'select_ln272_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_5 = select i1 %xor_ln272_5, i24 %select_ln272_4, i24 %add_ln272_4" [top.cpp:272]   --->   Operation 154 'select' 'select_ln272_5' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%val_18 = trunc i32 %A_addr_read_3" [top.cpp:270]   --->   Operation 155 'trunc' 'val_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_18, i24 %row_buffer_28" [top.cpp:261]   --->   Operation 156 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_18, i24 %row_buffer_44" [top.cpp:261]   --->   Operation 157 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_18, i24 %row_buffer_60" [top.cpp:261]   --->   Operation 158 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_18, i24 %row_buffer_12" [top.cpp:261]   --->   Operation 159 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 160 [1/1] (7.30ns)   --->   "%A_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 160 'read' 'A_addr_read_4' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln272_6 = sext i24 %select_ln272_5" [top.cpp:272]   --->   Operation 161 'sext' 'sext_ln272_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln272_7 = sext i24 %val_18" [top.cpp:272]   --->   Operation 162 'sext' 'sext_ln272_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.10ns)   --->   "%add_ln272_6 = add i24 %select_ln272_5, i24 %val_18" [top.cpp:272]   --->   Operation 163 'add' 'add_ln272_6' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (1.10ns)   --->   "%add_ln272_7 = add i25 %sext_ln272_6, i25 %sext_ln272_7" [top.cpp:272]   --->   Operation 164 'add' 'add_ln272_7' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_7, i32 24" [top.cpp:272]   --->   Operation 165 'bitselect' 'tmp_150' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_6, i32 23" [top.cpp:272]   --->   Operation 166 'bitselect' 'tmp_151' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_7)   --->   "%xor_ln272_6 = xor i1 %tmp_150, i1 1" [top.cpp:272]   --->   Operation 167 'xor' 'xor_ln272_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_7)   --->   "%and_ln272_3 = and i1 %tmp_151, i1 %xor_ln272_6" [top.cpp:272]   --->   Operation 168 'and' 'and_ln272_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_7)   --->   "%xor_ln272_7 = xor i1 %tmp_150, i1 %tmp_151" [top.cpp:272]   --->   Operation 169 'xor' 'xor_ln272_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_7)   --->   "%select_ln272_6 = select i1 %and_ln272_3, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 170 'select' 'select_ln272_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_7 = select i1 %xor_ln272_7, i24 %select_ln272_6, i24 %add_ln272_6" [top.cpp:272]   --->   Operation 171 'select' 'select_ln272_7' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%val_19 = trunc i32 %A_addr_read_4" [top.cpp:270]   --->   Operation 172 'trunc' 'val_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_19, i24 %row_buffer_27" [top.cpp:261]   --->   Operation 173 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_19, i24 %row_buffer_43" [top.cpp:261]   --->   Operation 174 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_19, i24 %row_buffer_59" [top.cpp:261]   --->   Operation 175 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_19, i24 %row_buffer_11" [top.cpp:261]   --->   Operation 176 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 177 [1/1] (7.30ns)   --->   "%A_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 177 'read' 'A_addr_read_5' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln272_8 = sext i24 %select_ln272_7" [top.cpp:272]   --->   Operation 178 'sext' 'sext_ln272_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln272_9 = sext i24 %val_19" [top.cpp:272]   --->   Operation 179 'sext' 'sext_ln272_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (1.10ns)   --->   "%add_ln272_8 = add i24 %select_ln272_7, i24 %val_19" [top.cpp:272]   --->   Operation 180 'add' 'add_ln272_8' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (1.10ns)   --->   "%add_ln272_9 = add i25 %sext_ln272_8, i25 %sext_ln272_9" [top.cpp:272]   --->   Operation 181 'add' 'add_ln272_9' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_9, i32 24" [top.cpp:272]   --->   Operation 182 'bitselect' 'tmp_152' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_8, i32 23" [top.cpp:272]   --->   Operation 183 'bitselect' 'tmp_153' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_9)   --->   "%xor_ln272_8 = xor i1 %tmp_152, i1 1" [top.cpp:272]   --->   Operation 184 'xor' 'xor_ln272_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_9)   --->   "%and_ln272_4 = and i1 %tmp_153, i1 %xor_ln272_8" [top.cpp:272]   --->   Operation 185 'and' 'and_ln272_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_9)   --->   "%xor_ln272_9 = xor i1 %tmp_152, i1 %tmp_153" [top.cpp:272]   --->   Operation 186 'xor' 'xor_ln272_9' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_9)   --->   "%select_ln272_8 = select i1 %and_ln272_4, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 187 'select' 'select_ln272_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_9 = select i1 %xor_ln272_9, i24 %select_ln272_8, i24 %add_ln272_8" [top.cpp:272]   --->   Operation 188 'select' 'select_ln272_9' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%val_20 = trunc i32 %A_addr_read_5" [top.cpp:270]   --->   Operation 189 'trunc' 'val_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_20, i24 %row_buffer_26" [top.cpp:261]   --->   Operation 190 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_20, i24 %row_buffer_42" [top.cpp:261]   --->   Operation 191 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_20, i24 %row_buffer_58" [top.cpp:261]   --->   Operation 192 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_20, i24 %row_buffer_10" [top.cpp:261]   --->   Operation 193 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 194 [1/1] (7.30ns)   --->   "%A_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 194 'read' 'A_addr_read_6' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln272_10 = sext i24 %select_ln272_9" [top.cpp:272]   --->   Operation 195 'sext' 'sext_ln272_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln272_11 = sext i24 %val_20" [top.cpp:272]   --->   Operation 196 'sext' 'sext_ln272_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (1.10ns)   --->   "%add_ln272_10 = add i24 %select_ln272_9, i24 %val_20" [top.cpp:272]   --->   Operation 197 'add' 'add_ln272_10' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (1.10ns)   --->   "%add_ln272_11 = add i25 %sext_ln272_10, i25 %sext_ln272_11" [top.cpp:272]   --->   Operation 198 'add' 'add_ln272_11' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_11, i32 24" [top.cpp:272]   --->   Operation 199 'bitselect' 'tmp_154' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_10, i32 23" [top.cpp:272]   --->   Operation 200 'bitselect' 'tmp_155' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_11)   --->   "%xor_ln272_10 = xor i1 %tmp_154, i1 1" [top.cpp:272]   --->   Operation 201 'xor' 'xor_ln272_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_11)   --->   "%and_ln272_5 = and i1 %tmp_155, i1 %xor_ln272_10" [top.cpp:272]   --->   Operation 202 'and' 'and_ln272_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_11)   --->   "%xor_ln272_11 = xor i1 %tmp_154, i1 %tmp_155" [top.cpp:272]   --->   Operation 203 'xor' 'xor_ln272_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_11)   --->   "%select_ln272_10 = select i1 %and_ln272_5, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 204 'select' 'select_ln272_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_11 = select i1 %xor_ln272_11, i24 %select_ln272_10, i24 %add_ln272_10" [top.cpp:272]   --->   Operation 205 'select' 'select_ln272_11' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%val_21 = trunc i32 %A_addr_read_6" [top.cpp:270]   --->   Operation 206 'trunc' 'val_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_21, i24 %row_buffer_25" [top.cpp:261]   --->   Operation 207 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_21, i24 %row_buffer_41" [top.cpp:261]   --->   Operation 208 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_21, i24 %row_buffer_57" [top.cpp:261]   --->   Operation 209 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_21, i24 %row_buffer_9" [top.cpp:261]   --->   Operation 210 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 211 [1/1] (7.30ns)   --->   "%A_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 211 'read' 'A_addr_read_7' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln272_12 = sext i24 %select_ln272_11" [top.cpp:272]   --->   Operation 212 'sext' 'sext_ln272_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln272_13 = sext i24 %val_21" [top.cpp:272]   --->   Operation 213 'sext' 'sext_ln272_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (1.10ns)   --->   "%add_ln272_12 = add i24 %select_ln272_11, i24 %val_21" [top.cpp:272]   --->   Operation 214 'add' 'add_ln272_12' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (1.10ns)   --->   "%add_ln272_13 = add i25 %sext_ln272_12, i25 %sext_ln272_13" [top.cpp:272]   --->   Operation 215 'add' 'add_ln272_13' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_13, i32 24" [top.cpp:272]   --->   Operation 216 'bitselect' 'tmp_156' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_12, i32 23" [top.cpp:272]   --->   Operation 217 'bitselect' 'tmp_157' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_13)   --->   "%xor_ln272_12 = xor i1 %tmp_156, i1 1" [top.cpp:272]   --->   Operation 218 'xor' 'xor_ln272_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_13)   --->   "%and_ln272_6 = and i1 %tmp_157, i1 %xor_ln272_12" [top.cpp:272]   --->   Operation 219 'and' 'and_ln272_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_13)   --->   "%xor_ln272_13 = xor i1 %tmp_156, i1 %tmp_157" [top.cpp:272]   --->   Operation 220 'xor' 'xor_ln272_13' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_13)   --->   "%select_ln272_12 = select i1 %and_ln272_6, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 221 'select' 'select_ln272_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_13 = select i1 %xor_ln272_13, i24 %select_ln272_12, i24 %add_ln272_12" [top.cpp:272]   --->   Operation 222 'select' 'select_ln272_13' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%val_22 = trunc i32 %A_addr_read_7" [top.cpp:270]   --->   Operation 223 'trunc' 'val_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_22, i24 %row_buffer_24" [top.cpp:261]   --->   Operation 224 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_22, i24 %row_buffer_40" [top.cpp:261]   --->   Operation 225 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_22, i24 %row_buffer_56" [top.cpp:261]   --->   Operation 226 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_22, i24 %row_buffer_8" [top.cpp:261]   --->   Operation 227 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 228 [1/1] (7.30ns)   --->   "%A_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 228 'read' 'A_addr_read_8' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln272_14 = sext i24 %select_ln272_13" [top.cpp:272]   --->   Operation 229 'sext' 'sext_ln272_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln272_15 = sext i24 %val_22" [top.cpp:272]   --->   Operation 230 'sext' 'sext_ln272_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (1.10ns)   --->   "%add_ln272_14 = add i24 %select_ln272_13, i24 %val_22" [top.cpp:272]   --->   Operation 231 'add' 'add_ln272_14' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (1.10ns)   --->   "%add_ln272_15 = add i25 %sext_ln272_14, i25 %sext_ln272_15" [top.cpp:272]   --->   Operation 232 'add' 'add_ln272_15' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_15, i32 24" [top.cpp:272]   --->   Operation 233 'bitselect' 'tmp_158' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_14, i32 23" [top.cpp:272]   --->   Operation 234 'bitselect' 'tmp_159' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_15)   --->   "%xor_ln272_14 = xor i1 %tmp_158, i1 1" [top.cpp:272]   --->   Operation 235 'xor' 'xor_ln272_14' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_15)   --->   "%and_ln272_7 = and i1 %tmp_159, i1 %xor_ln272_14" [top.cpp:272]   --->   Operation 236 'and' 'and_ln272_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_15)   --->   "%xor_ln272_15 = xor i1 %tmp_158, i1 %tmp_159" [top.cpp:272]   --->   Operation 237 'xor' 'xor_ln272_15' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_15)   --->   "%select_ln272_14 = select i1 %and_ln272_7, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 238 'select' 'select_ln272_14' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_15 = select i1 %xor_ln272_15, i24 %select_ln272_14, i24 %add_ln272_14" [top.cpp:272]   --->   Operation 239 'select' 'select_ln272_15' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%val_23 = trunc i32 %A_addr_read_8" [top.cpp:270]   --->   Operation 240 'trunc' 'val_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_23, i24 %row_buffer_23" [top.cpp:261]   --->   Operation 241 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_23, i24 %row_buffer_39" [top.cpp:261]   --->   Operation 242 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_23, i24 %row_buffer_55" [top.cpp:261]   --->   Operation 243 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_23, i24 %row_buffer_7" [top.cpp:261]   --->   Operation 244 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 245 [1/1] (7.30ns)   --->   "%A_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 245 'read' 'A_addr_read_9' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln272_16 = sext i24 %select_ln272_15" [top.cpp:272]   --->   Operation 246 'sext' 'sext_ln272_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln272_17 = sext i24 %val_23" [top.cpp:272]   --->   Operation 247 'sext' 'sext_ln272_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (1.10ns)   --->   "%add_ln272_16 = add i24 %select_ln272_15, i24 %val_23" [top.cpp:272]   --->   Operation 248 'add' 'add_ln272_16' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (1.10ns)   --->   "%add_ln272_17 = add i25 %sext_ln272_16, i25 %sext_ln272_17" [top.cpp:272]   --->   Operation 249 'add' 'add_ln272_17' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_17, i32 24" [top.cpp:272]   --->   Operation 250 'bitselect' 'tmp_160' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_16, i32 23" [top.cpp:272]   --->   Operation 251 'bitselect' 'tmp_161' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_17)   --->   "%xor_ln272_16 = xor i1 %tmp_160, i1 1" [top.cpp:272]   --->   Operation 252 'xor' 'xor_ln272_16' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_17)   --->   "%and_ln272_8 = and i1 %tmp_161, i1 %xor_ln272_16" [top.cpp:272]   --->   Operation 253 'and' 'and_ln272_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_17)   --->   "%xor_ln272_17 = xor i1 %tmp_160, i1 %tmp_161" [top.cpp:272]   --->   Operation 254 'xor' 'xor_ln272_17' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_17)   --->   "%select_ln272_16 = select i1 %and_ln272_8, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 255 'select' 'select_ln272_16' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_17 = select i1 %xor_ln272_17, i24 %select_ln272_16, i24 %add_ln272_16" [top.cpp:272]   --->   Operation 256 'select' 'select_ln272_17' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%val_24 = trunc i32 %A_addr_read_9" [top.cpp:270]   --->   Operation 257 'trunc' 'val_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_24, i24 %row_buffer_22" [top.cpp:261]   --->   Operation 258 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_24, i24 %row_buffer_38" [top.cpp:261]   --->   Operation 259 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_24, i24 %row_buffer_54" [top.cpp:261]   --->   Operation 260 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_24, i24 %row_buffer_6" [top.cpp:261]   --->   Operation 261 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 262 [1/1] (7.30ns)   --->   "%A_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 262 'read' 'A_addr_read_10' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln272_18 = sext i24 %select_ln272_17" [top.cpp:272]   --->   Operation 263 'sext' 'sext_ln272_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln272_19 = sext i24 %val_24" [top.cpp:272]   --->   Operation 264 'sext' 'sext_ln272_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (1.10ns)   --->   "%add_ln272_18 = add i24 %select_ln272_17, i24 %val_24" [top.cpp:272]   --->   Operation 265 'add' 'add_ln272_18' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (1.10ns)   --->   "%add_ln272_19 = add i25 %sext_ln272_18, i25 %sext_ln272_19" [top.cpp:272]   --->   Operation 266 'add' 'add_ln272_19' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_19, i32 24" [top.cpp:272]   --->   Operation 267 'bitselect' 'tmp_162' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_18, i32 23" [top.cpp:272]   --->   Operation 268 'bitselect' 'tmp_163' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_19)   --->   "%xor_ln272_18 = xor i1 %tmp_162, i1 1" [top.cpp:272]   --->   Operation 269 'xor' 'xor_ln272_18' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_19)   --->   "%and_ln272_9 = and i1 %tmp_163, i1 %xor_ln272_18" [top.cpp:272]   --->   Operation 270 'and' 'and_ln272_9' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_19)   --->   "%xor_ln272_19 = xor i1 %tmp_162, i1 %tmp_163" [top.cpp:272]   --->   Operation 271 'xor' 'xor_ln272_19' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_19)   --->   "%select_ln272_18 = select i1 %and_ln272_9, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 272 'select' 'select_ln272_18' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_19 = select i1 %xor_ln272_19, i24 %select_ln272_18, i24 %add_ln272_18" [top.cpp:272]   --->   Operation 273 'select' 'select_ln272_19' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%val_25 = trunc i32 %A_addr_read_10" [top.cpp:270]   --->   Operation 274 'trunc' 'val_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_25, i24 %row_buffer_21" [top.cpp:261]   --->   Operation 275 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_25, i24 %row_buffer_37" [top.cpp:261]   --->   Operation 276 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_25, i24 %row_buffer_53" [top.cpp:261]   --->   Operation 277 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_25, i24 %row_buffer_5" [top.cpp:261]   --->   Operation 278 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 279 [1/1] (7.30ns)   --->   "%A_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 279 'read' 'A_addr_read_11' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln272_20 = sext i24 %select_ln272_19" [top.cpp:272]   --->   Operation 280 'sext' 'sext_ln272_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln272_21 = sext i24 %val_25" [top.cpp:272]   --->   Operation 281 'sext' 'sext_ln272_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (1.10ns)   --->   "%add_ln272_20 = add i24 %select_ln272_19, i24 %val_25" [top.cpp:272]   --->   Operation 282 'add' 'add_ln272_20' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [1/1] (1.10ns)   --->   "%add_ln272_21 = add i25 %sext_ln272_20, i25 %sext_ln272_21" [top.cpp:272]   --->   Operation 283 'add' 'add_ln272_21' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_21, i32 24" [top.cpp:272]   --->   Operation 284 'bitselect' 'tmp_164' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_20, i32 23" [top.cpp:272]   --->   Operation 285 'bitselect' 'tmp_165' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_21)   --->   "%xor_ln272_20 = xor i1 %tmp_164, i1 1" [top.cpp:272]   --->   Operation 286 'xor' 'xor_ln272_20' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_21)   --->   "%and_ln272_10 = and i1 %tmp_165, i1 %xor_ln272_20" [top.cpp:272]   --->   Operation 287 'and' 'and_ln272_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_21)   --->   "%xor_ln272_21 = xor i1 %tmp_164, i1 %tmp_165" [top.cpp:272]   --->   Operation 288 'xor' 'xor_ln272_21' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_21)   --->   "%select_ln272_20 = select i1 %and_ln272_10, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 289 'select' 'select_ln272_20' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 290 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_21 = select i1 %xor_ln272_21, i24 %select_ln272_20, i24 %add_ln272_20" [top.cpp:272]   --->   Operation 290 'select' 'select_ln272_21' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%val_26 = trunc i32 %A_addr_read_11" [top.cpp:270]   --->   Operation 291 'trunc' 'val_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_26, i24 %row_buffer_20" [top.cpp:261]   --->   Operation 292 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_26, i24 %row_buffer_36" [top.cpp:261]   --->   Operation 293 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_26, i24 %row_buffer_52" [top.cpp:261]   --->   Operation 294 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_26, i24 %row_buffer_4" [top.cpp:261]   --->   Operation 295 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 296 [1/1] (7.30ns)   --->   "%A_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 296 'read' 'A_addr_read_12' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln272_22 = sext i24 %select_ln272_21" [top.cpp:272]   --->   Operation 297 'sext' 'sext_ln272_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln272_23 = sext i24 %val_26" [top.cpp:272]   --->   Operation 298 'sext' 'sext_ln272_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (1.10ns)   --->   "%add_ln272_22 = add i24 %select_ln272_21, i24 %val_26" [top.cpp:272]   --->   Operation 299 'add' 'add_ln272_22' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (1.10ns)   --->   "%add_ln272_23 = add i25 %sext_ln272_22, i25 %sext_ln272_23" [top.cpp:272]   --->   Operation 300 'add' 'add_ln272_23' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_23, i32 24" [top.cpp:272]   --->   Operation 301 'bitselect' 'tmp_166' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_22, i32 23" [top.cpp:272]   --->   Operation 302 'bitselect' 'tmp_167' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_23)   --->   "%xor_ln272_22 = xor i1 %tmp_166, i1 1" [top.cpp:272]   --->   Operation 303 'xor' 'xor_ln272_22' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_23)   --->   "%and_ln272_11 = and i1 %tmp_167, i1 %xor_ln272_22" [top.cpp:272]   --->   Operation 304 'and' 'and_ln272_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_23)   --->   "%xor_ln272_23 = xor i1 %tmp_166, i1 %tmp_167" [top.cpp:272]   --->   Operation 305 'xor' 'xor_ln272_23' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_23)   --->   "%select_ln272_22 = select i1 %and_ln272_11, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 306 'select' 'select_ln272_22' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 307 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_23 = select i1 %xor_ln272_23, i24 %select_ln272_22, i24 %add_ln272_22" [top.cpp:272]   --->   Operation 307 'select' 'select_ln272_23' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%val_27 = trunc i32 %A_addr_read_12" [top.cpp:270]   --->   Operation 308 'trunc' 'val_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_27, i24 %row_buffer_19" [top.cpp:261]   --->   Operation 309 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_27, i24 %row_buffer_35" [top.cpp:261]   --->   Operation 310 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_27, i24 %row_buffer_51" [top.cpp:261]   --->   Operation 311 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_27, i24 %row_buffer_3" [top.cpp:261]   --->   Operation 312 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 313 [1/1] (7.30ns)   --->   "%A_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 313 'read' 'A_addr_read_13' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln272_24 = sext i24 %select_ln272_23" [top.cpp:272]   --->   Operation 314 'sext' 'sext_ln272_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln272_25 = sext i24 %val_27" [top.cpp:272]   --->   Operation 315 'sext' 'sext_ln272_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (1.10ns)   --->   "%add_ln272_24 = add i24 %select_ln272_23, i24 %val_27" [top.cpp:272]   --->   Operation 316 'add' 'add_ln272_24' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [1/1] (1.10ns)   --->   "%add_ln272_25 = add i25 %sext_ln272_24, i25 %sext_ln272_25" [top.cpp:272]   --->   Operation 317 'add' 'add_ln272_25' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_25, i32 24" [top.cpp:272]   --->   Operation 318 'bitselect' 'tmp_168' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_24, i32 23" [top.cpp:272]   --->   Operation 319 'bitselect' 'tmp_169' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_25)   --->   "%xor_ln272_24 = xor i1 %tmp_168, i1 1" [top.cpp:272]   --->   Operation 320 'xor' 'xor_ln272_24' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_25)   --->   "%and_ln272_12 = and i1 %tmp_169, i1 %xor_ln272_24" [top.cpp:272]   --->   Operation 321 'and' 'and_ln272_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_25)   --->   "%xor_ln272_25 = xor i1 %tmp_168, i1 %tmp_169" [top.cpp:272]   --->   Operation 322 'xor' 'xor_ln272_25' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_25)   --->   "%select_ln272_24 = select i1 %and_ln272_12, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 323 'select' 'select_ln272_24' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 324 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_25 = select i1 %xor_ln272_25, i24 %select_ln272_24, i24 %add_ln272_24" [top.cpp:272]   --->   Operation 324 'select' 'select_ln272_25' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%val_28 = trunc i32 %A_addr_read_13" [top.cpp:270]   --->   Operation 325 'trunc' 'val_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_28, i24 %row_buffer_18" [top.cpp:261]   --->   Operation 326 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_28, i24 %row_buffer_34" [top.cpp:261]   --->   Operation 327 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_28, i24 %row_buffer_50" [top.cpp:261]   --->   Operation 328 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_28, i24 %row_buffer_2" [top.cpp:261]   --->   Operation 329 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 330 [1/1] (7.30ns)   --->   "%A_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 330 'read' 'A_addr_read_14' <Predicate = (!tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln272_26 = sext i24 %select_ln272_25" [top.cpp:272]   --->   Operation 331 'sext' 'sext_ln272_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln272_27 = sext i24 %val_28" [top.cpp:272]   --->   Operation 332 'sext' 'sext_ln272_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (1.10ns)   --->   "%add_ln272_26 = add i24 %select_ln272_25, i24 %val_28" [top.cpp:272]   --->   Operation 333 'add' 'add_ln272_26' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/1] (1.10ns)   --->   "%add_ln272_27 = add i25 %sext_ln272_26, i25 %sext_ln272_27" [top.cpp:272]   --->   Operation 334 'add' 'add_ln272_27' <Predicate = (!tmp)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_27, i32 24" [top.cpp:272]   --->   Operation 335 'bitselect' 'tmp_170' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_26, i32 23" [top.cpp:272]   --->   Operation 336 'bitselect' 'tmp_171' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_27)   --->   "%xor_ln272_26 = xor i1 %tmp_170, i1 1" [top.cpp:272]   --->   Operation 337 'xor' 'xor_ln272_26' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_27)   --->   "%and_ln272_13 = and i1 %tmp_171, i1 %xor_ln272_26" [top.cpp:272]   --->   Operation 338 'and' 'and_ln272_13' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_27)   --->   "%xor_ln272_27 = xor i1 %tmp_170, i1 %tmp_171" [top.cpp:272]   --->   Operation 339 'xor' 'xor_ln272_27' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_27)   --->   "%select_ln272_26 = select i1 %and_ln272_13, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 340 'select' 'select_ln272_26' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 341 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_27 = select i1 %xor_ln272_27, i24 %select_ln272_26, i24 %add_ln272_26" [top.cpp:272]   --->   Operation 341 'select' 'select_ln272_27' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "%val_29 = trunc i32 %A_addr_read_14" [top.cpp:270]   --->   Operation 342 'trunc' 'val_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_29, i24 %row_buffer_17" [top.cpp:261]   --->   Operation 343 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 32)> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_29, i24 %row_buffer_33" [top.cpp:261]   --->   Operation 344 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 16)> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_29, i24 %row_buffer_49" [top.cpp:261]   --->   Operation 345 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 == 0)> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_29, i24 %row_buffer_1" [top.cpp:261]   --->   Operation 346 'store' 'store_ln261' <Predicate = (!tmp & trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 347 [1/1] (0.00ns)   --->   "%specpipeline_ln268 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [top.cpp:268]   --->   Operation 347 'specpipeline' 'specpipeline_ln268' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [top.cpp:261]   --->   Operation 348 'speclooptripcount' 'speclooptripcount_ln261' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [top.cpp:267]   --->   Operation 349 'specloopname' 'specloopname_ln267' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 350 [1/1] (7.30ns)   --->   "%A_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:270]   --->   Operation 350 'read' 'A_addr_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln272_28 = sext i24 %select_ln272_27" [top.cpp:272]   --->   Operation 351 'sext' 'sext_ln272_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln272_29 = sext i24 %val_29" [top.cpp:272]   --->   Operation 352 'sext' 'sext_ln272_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (1.10ns)   --->   "%add_ln272_28 = add i24 %select_ln272_27, i24 %val_29" [top.cpp:272]   --->   Operation 353 'add' 'add_ln272_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (1.10ns)   --->   "%add_ln272_29 = add i25 %sext_ln272_28, i25 %sext_ln272_29" [top.cpp:272]   --->   Operation 354 'add' 'add_ln272_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_29, i32 24" [top.cpp:272]   --->   Operation 355 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_28, i32 23" [top.cpp:272]   --->   Operation 356 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_29)   --->   "%xor_ln272_28 = xor i1 %tmp_172, i1 1" [top.cpp:272]   --->   Operation 357 'xor' 'xor_ln272_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_29)   --->   "%and_ln272_14 = and i1 %tmp_173, i1 %xor_ln272_28" [top.cpp:272]   --->   Operation 358 'and' 'and_ln272_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_29)   --->   "%xor_ln272_29 = xor i1 %tmp_172, i1 %tmp_173" [top.cpp:272]   --->   Operation 359 'xor' 'xor_ln272_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_29)   --->   "%select_ln272_28 = select i1 %and_ln272_14, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 360 'select' 'select_ln272_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 361 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_29 = select i1 %xor_ln272_29, i24 %select_ln272_28, i24 %add_ln272_28" [top.cpp:272]   --->   Operation 361 'select' 'select_ln272_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%val_30 = trunc i32 %A_addr_read_15" [top.cpp:270]   --->   Operation 362 'trunc' 'val_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_30, i24 %row_buffer_16" [top.cpp:261]   --->   Operation 363 'store' 'store_ln261' <Predicate = (trunc_ln267 == 32)> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln271 = br void %arrayidx15.15.exit" [top.cpp:271]   --->   Operation 364 'br' 'br_ln271' <Predicate = (trunc_ln267 == 32)> <Delay = 0.00>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_30, i24 %row_buffer_32" [top.cpp:261]   --->   Operation 365 'store' 'store_ln261' <Predicate = (trunc_ln267 == 16)> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln271 = br void %arrayidx15.15.exit" [top.cpp:271]   --->   Operation 366 'br' 'br_ln271' <Predicate = (trunc_ln267 == 16)> <Delay = 0.00>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_30, i24 %row_buffer_48" [top.cpp:261]   --->   Operation 367 'store' 'store_ln261' <Predicate = (trunc_ln267 == 0)> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln271 = br void %arrayidx15.15.exit" [top.cpp:271]   --->   Operation 368 'br' 'br_ln271' <Predicate = (trunc_ln267 == 0)> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln261 = store i24 %val_30, i24 %row_buffer" [top.cpp:261]   --->   Operation 369 'store' 'store_ln261' <Predicate = (trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln271 = br void %arrayidx15.15.exit" [top.cpp:271]   --->   Operation 370 'br' 'br_ln271' <Predicate = (trunc_ln267 != 0 & trunc_ln267 != 16 & trunc_ln267 != 32)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.03>
ST_18 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln272_30 = sext i24 %select_ln272_29" [top.cpp:272]   --->   Operation 371 'sext' 'sext_ln272_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln272_31 = sext i24 %val_30" [top.cpp:272]   --->   Operation 372 'sext' 'sext_ln272_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 373 [1/1] (1.10ns)   --->   "%add_ln272_30 = add i24 %select_ln272_29, i24 %val_30" [top.cpp:272]   --->   Operation 373 'add' 'add_ln272_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 374 [1/1] (1.10ns)   --->   "%add_ln272_31 = add i25 %sext_ln272_30, i25 %sext_ln272_31" [top.cpp:272]   --->   Operation 374 'add' 'add_ln272_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln272_31, i32 24" [top.cpp:272]   --->   Operation 375 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln272_30, i32 23" [top.cpp:272]   --->   Operation 376 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_31)   --->   "%xor_ln272_30 = xor i1 %tmp_174, i1 1" [top.cpp:272]   --->   Operation 377 'xor' 'xor_ln272_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_31)   --->   "%and_ln272_15 = and i1 %tmp_175, i1 %xor_ln272_30" [top.cpp:272]   --->   Operation 378 'and' 'and_ln272_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_31)   --->   "%xor_ln272_31 = xor i1 %tmp_174, i1 %tmp_175" [top.cpp:272]   --->   Operation 379 'xor' 'xor_ln272_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln272_31)   --->   "%select_ln272_30 = select i1 %and_ln272_15, i24 8388607, i24 8388608" [top.cpp:272]   --->   Operation 380 'select' 'select_ln272_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 381 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln272_31 = select i1 %xor_ln272_31, i24 %select_ln272_30, i24 %add_ln272_30" [top.cpp:272]   --->   Operation 381 'select' 'select_ln272_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 382 [1/1] (0.48ns)   --->   "%store_ln272 = store i24 %select_ln272_31, i24 %empty" [top.cpp:272]   --->   Operation 382 'store' 'store_ln272' <Predicate = true> <Delay = 0.48>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.body9" [top.cpp:267]   --->   Operation 383 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln267', top.cpp:267) of constant 0 on local variable 'j', top.cpp:267 [137]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:267) on local variable 'j', top.cpp:267 [141]  (0.000 ns)
	'add' operation 7 bit ('add_ln267', top.cpp:267) [434]  (0.897 ns)
	'store' operation 0 bit ('store_ln267', top.cpp:267) of variable 'add_ln267', top.cpp:267 on local variable 'j', top.cpp:267 [435]  (0.489 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read', top.cpp:270) on port 'A' (top.cpp:270) [152]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_1', top.cpp:270) on port 'A' (top.cpp:270) [153]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_2', top.cpp:270) on port 'A' (top.cpp:270) [154]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [389]  (0.000 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_3', top.cpp:270) on port 'A' (top.cpp:270) [155]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [354]  (0.000 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_4', top.cpp:270) on port 'A' (top.cpp:270) [156]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [373]  (0.000 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_5', top.cpp:270) on port 'A' (top.cpp:270) [157]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [356]  (0.000 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_6', top.cpp:270) on port 'A' (top.cpp:270) [158]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [357]  (0.000 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_7', top.cpp:270) on port 'A' (top.cpp:270) [159]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [358]  (0.000 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_8', top.cpp:270) on port 'A' (top.cpp:270) [160]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [359]  (0.000 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_9', top.cpp:270) on port 'A' (top.cpp:270) [161]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [360]  (0.000 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_10', top.cpp:270) on port 'A' (top.cpp:270) [162]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [361]  (0.000 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_11', top.cpp:270) on port 'A' (top.cpp:270) [163]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [362]  (0.000 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_12', top.cpp:270) on port 'A' (top.cpp:270) [164]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [363]  (0.000 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_13', top.cpp:270) on port 'A' (top.cpp:270) [165]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [364]  (0.000 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_14', top.cpp:270) on port 'A' (top.cpp:270) [166]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [365]  (0.000 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_15', top.cpp:270) on port 'A' (top.cpp:270) [167]  (7.300 ns)
	'store' operation 0 bit ('store_ln261', top.cpp:261) of variable 'val', top.cpp:270 on local variable 'row_buffer', top.cpp:261 [366]  (0.000 ns)

 <State 18>: 2.034ns
The critical path consists of the following:
	'add' operation 25 bit ('add_ln272_31', top.cpp:272) [426]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln272_31', top.cpp:272) [431]  (0.000 ns)
	'select' operation 24 bit ('select_ln272_31', top.cpp:272) [433]  (0.435 ns)
	'store' operation 0 bit ('store_ln272', top.cpp:272) of variable 'select_ln272_31', top.cpp:272 on local variable 'empty' [436]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
