{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 21:21:31 2019 " "Info: Processing started: Sun Mar 10 21:21:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "alarm_clk " "Info: Assuming node \"alarm_clk\" is an undefined clock" {  } { { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 40 1192 1360 56 "alarm_clk" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alarm_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 152 248 416 168 "clk" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "alarm_clk register change:inst2\|mode_t register change:inst2\|hr_low_setting_o\[3\] 142.39 MHz 7.023 ns Internal " "Info: Clock \"alarm_clk\" has Internal fmax of 142.39 MHz between source register \"change:inst2\|mode_t\" and destination register \"change:inst2\|hr_low_setting_o\[3\]\" (period= 7.023 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.703 ns + Longest register register " "Info: + Longest register to register delay is 6.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns change:inst2\|mode_t 1 REG LC_X26_Y10_N6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y10_N6; Fanout = 11; REG Node = 'change:inst2\|mode_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change:inst2|mode_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(0.114 ns) 2.405 ns change:inst2\|always1~0 2 COMB LC_X41_Y10_N4 12 " "Info: 2: + IC(2.291 ns) + CELL(0.114 ns) = 2.405 ns; Loc. = LC_X41_Y10_N4; Fanout = 12; COMB Node = 'change:inst2\|always1~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.405 ns" { change:inst2|mode_t change:inst2|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.269 ns) + CELL(0.114 ns) 4.788 ns change:inst2\|hr_low_setting_o~34 3 COMB LC_X26_Y10_N7 1 " "Info: 3: + IC(2.269 ns) + CELL(0.114 ns) = 4.788 ns; Loc. = LC_X26_Y10_N7; Fanout = 1; COMB Node = 'change:inst2\|hr_low_setting_o~34'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.383 ns" { change:inst2|always1~0 change:inst2|hr_low_setting_o~34 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.309 ns) 6.703 ns change:inst2\|hr_low_setting_o\[3\] 4 REG LC_X29_Y9_N9 6 " "Info: 4: + IC(1.606 ns) + CELL(0.309 ns) = 6.703 ns; Loc. = LC_X29_Y9_N9; Fanout = 6; REG Node = 'change:inst2\|hr_low_setting_o\[3\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.915 ns" { change:inst2|hr_low_setting_o~34 change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.01 % ) " "Info: Total cell delay = 0.537 ns ( 8.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.166 ns ( 91.99 % ) " "Info: Total interconnect delay = 6.166 ns ( 91.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.703 ns" { change:inst2|mode_t change:inst2|always1~0 change:inst2|hr_low_setting_o~34 change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.703 ns" { change:inst2|mode_t {} change:inst2|always1~0 {} change:inst2|hr_low_setting_o~34 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 2.291ns 2.269ns 1.606ns } { 0.000ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.059 ns - Smallest " "Info: - Smallest clock skew is -0.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"alarm_clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_152 54 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 54; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 40 1192 1360 56 "alarm_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns change:inst2\|hr_low_setting_o\[3\] 2 REG LC_X29_Y9_N9 6 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X29_Y9_N9; Fanout = 6; REG Node = 'change:inst2\|hr_low_setting_o\[3\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.642 ns" { alarm_clk change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { alarm_clk change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.170 ns - Longest register " "Info: - Longest clock path from clock \"alarm_clk\" to source register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_152 54 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 54; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 40 1192 1360 56 "alarm_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.711 ns) 3.170 ns change:inst2\|mode_t 2 REG LC_X26_Y10_N6 11 " "Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X26_Y10_N6; Fanout = 11; REG Node = 'change:inst2\|mode_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.701 ns" { alarm_clk change:inst2|mode_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.77 % ) " "Info: Total cell delay = 2.180 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.990 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { alarm_clk change:inst2|mode_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|mode_t {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { alarm_clk change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { alarm_clk change:inst2|mode_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|mode_t {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.703 ns" { change:inst2|mode_t change:inst2|always1~0 change:inst2|hr_low_setting_o~34 change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.703 ns" { change:inst2|mode_t {} change:inst2|always1~0 {} change:inst2|hr_low_setting_o~34 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 2.291ns 2.269ns 1.606ns } { 0.000ns 0.114ns 0.114ns 0.309ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { alarm_clk change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { alarm_clk change:inst2|mode_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|mode_t {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timing:inst\|sec_high_timing_o\[0\] register timing:inst\|alarm 112.16 MHz 8.916 ns Internal " "Info: Clock \"clk\" has Internal fmax of 112.16 MHz between source register \"timing:inst\|sec_high_timing_o\[0\]\" and destination register \"timing:inst\|alarm\" (period= 8.916 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.197 ns + Longest register register " "Info: + Longest register to register delay is 4.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timing:inst\|sec_high_timing_o\[0\] 1 REG LC_X43_Y9_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X43_Y9_N2; Fanout = 6; REG Node = 'timing:inst\|sec_high_timing_o\[0\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timing:inst|sec_high_timing_o[0] } "NODE_NAME" } } { "timing.v" "" { Text "D:/HDL/clock/timing.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.590 ns) 1.133 ns timing:inst\|Equal0~0 2 COMB LC_X43_Y9_N7 5 " "Info: 2: + IC(0.543 ns) + CELL(0.590 ns) = 1.133 ns; Loc. = LC_X43_Y9_N7; Fanout = 5; COMB Node = 'timing:inst\|Equal0~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.133 ns" { timing:inst|sec_high_timing_o[0] timing:inst|Equal0~0 } "NODE_NAME" } } { "timing.v" "" { Text "D:/HDL/clock/timing.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 2.158 ns timing:inst\|always6~26 3 COMB LC_X43_Y9_N9 1 " "Info: 3: + IC(0.435 ns) + CELL(0.590 ns) = 2.158 ns; Loc. = LC_X43_Y9_N9; Fanout = 1; COMB Node = 'timing:inst\|always6~26'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.025 ns" { timing:inst|Equal0~0 timing:inst|always6~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.478 ns) 4.197 ns timing:inst\|alarm 4 REG LC_X39_Y10_N2 1 " "Info: 4: + IC(1.561 ns) + CELL(0.478 ns) = 4.197 ns; Loc. = LC_X39_Y10_N2; Fanout = 1; REG Node = 'timing:inst\|alarm'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.039 ns" { timing:inst|always6~26 timing:inst|alarm } "NODE_NAME" } } { "timing.v" "" { Text "D:/HDL/clock/timing.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 39.50 % ) " "Info: Total cell delay = 1.658 ns ( 39.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.539 ns ( 60.50 % ) " "Info: Total interconnect delay = 2.539 ns ( 60.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.197 ns" { timing:inst|sec_high_timing_o[0] timing:inst|Equal0~0 timing:inst|always6~26 timing:inst|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.197 ns" { timing:inst|sec_high_timing_o[0] {} timing:inst|Equal0~0 {} timing:inst|always6~26 {} timing:inst|alarm {} } { 0.000ns 0.543ns 0.435ns 1.561ns } { 0.000ns 0.590ns 0.590ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 152 248 416 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns timing:inst\|alarm 2 REG LC_X39_Y10_N2 1 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X39_Y10_N2; Fanout = 1; REG Node = 'timing:inst\|alarm'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.642 ns" { clk timing:inst|alarm } "NODE_NAME" } } { "timing.v" "" { Text "D:/HDL/clock/timing.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { clk timing:inst|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} timing:inst|alarm {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 152 248 416 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns timing:inst\|sec_high_timing_o\[0\] 2 REG LC_X43_Y9_N2 6 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X43_Y9_N2; Fanout = 6; REG Node = 'timing:inst\|sec_high_timing_o\[0\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.642 ns" { clk timing:inst|sec_high_timing_o[0] } "NODE_NAME" } } { "timing.v" "" { Text "D:/HDL/clock/timing.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { clk timing:inst|sec_high_timing_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} timing:inst|sec_high_timing_o[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { clk timing:inst|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} timing:inst|alarm {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { clk timing:inst|sec_high_timing_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} timing:inst|sec_high_timing_o[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 31 -1 0 } } { "timing.v" "" { Text "D:/HDL/clock/timing.v" 3 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.197 ns" { timing:inst|sec_high_timing_o[0] timing:inst|Equal0~0 timing:inst|always6~26 timing:inst|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.197 ns" { timing:inst|sec_high_timing_o[0] {} timing:inst|Equal0~0 {} timing:inst|always6~26 {} timing:inst|alarm {} } { 0.000ns 0.543ns 0.435ns 1.561ns } { 0.000ns 0.590ns 0.590ns 0.478ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { clk timing:inst|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} timing:inst|alarm {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { clk timing:inst|sec_high_timing_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} timing:inst|sec_high_timing_o[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "change:inst2\|hr_low_setting_o\[3\] mode alarm_clk 14.212 ns register " "Info: tsu for register \"change:inst2\|hr_low_setting_o\[3\]\" (data pin = \"mode\", clock pin = \"alarm_clk\") is 14.212 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.286 ns + Longest pin register " "Info: + Longest pin to register delay is 17.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns mode 1 PIN PIN_233 47 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_233; Fanout = 47; PIN Node = 'mode'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 24 248 416 40 "mode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.923 ns) + CELL(0.590 ns) 12.988 ns change:inst2\|always1~0 2 COMB LC_X41_Y10_N4 12 " "Info: 2: + IC(10.923 ns) + CELL(0.590 ns) = 12.988 ns; Loc. = LC_X41_Y10_N4; Fanout = 12; COMB Node = 'change:inst2\|always1~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.513 ns" { mode change:inst2|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.269 ns) + CELL(0.114 ns) 15.371 ns change:inst2\|hr_low_setting_o~34 3 COMB LC_X26_Y10_N7 1 " "Info: 3: + IC(2.269 ns) + CELL(0.114 ns) = 15.371 ns; Loc. = LC_X26_Y10_N7; Fanout = 1; COMB Node = 'change:inst2\|hr_low_setting_o~34'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.383 ns" { change:inst2|always1~0 change:inst2|hr_low_setting_o~34 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.309 ns) 17.286 ns change:inst2\|hr_low_setting_o\[3\] 4 REG LC_X29_Y9_N9 6 " "Info: 4: + IC(1.606 ns) + CELL(0.309 ns) = 17.286 ns; Loc. = LC_X29_Y9_N9; Fanout = 6; REG Node = 'change:inst2\|hr_low_setting_o\[3\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.915 ns" { change:inst2|hr_low_setting_o~34 change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.488 ns ( 14.39 % ) " "Info: Total cell delay = 2.488 ns ( 14.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.798 ns ( 85.61 % ) " "Info: Total interconnect delay = 14.798 ns ( 85.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "17.286 ns" { mode change:inst2|always1~0 change:inst2|hr_low_setting_o~34 change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "17.286 ns" { mode {} mode~out0 {} change:inst2|always1~0 {} change:inst2|hr_low_setting_o~34 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 0.000ns 10.923ns 2.269ns 1.606ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.111 ns - Shortest register " "Info: - Shortest clock path from clock \"alarm_clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_152 54 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 54; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 40 1192 1360 56 "alarm_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns change:inst2\|hr_low_setting_o\[3\] 2 REG LC_X29_Y9_N9 6 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X29_Y9_N9; Fanout = 6; REG Node = 'change:inst2\|hr_low_setting_o\[3\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.642 ns" { alarm_clk change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { alarm_clk change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "17.286 ns" { mode change:inst2|always1~0 change:inst2|hr_low_setting_o~34 change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "17.286 ns" { mode {} mode~out0 {} change:inst2|always1~0 {} change:inst2|hr_low_setting_o~34 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 0.000ns 10.923ns 2.269ns 1.606ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.309ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { alarm_clk change:inst2|hr_low_setting_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|hr_low_setting_o[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "alarm_clk sec_low\[2\] display:inst4\|sec_low\[2\] 11.776 ns register " "Info: tco from clock \"alarm_clk\" to destination pin \"sec_low\[2\]\" through register \"display:inst4\|sec_low\[2\]\" is 11.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"alarm_clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_152 54 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 54; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 40 1192 1360 56 "alarm_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns display:inst4\|sec_low\[2\] 2 REG LC_X39_Y9_N6 1 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X39_Y9_N6; Fanout = 1; REG Node = 'display:inst4\|sec_low\[2\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.642 ns" { alarm_clk display:inst4|sec_low[2] } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/clock/display.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { alarm_clk display:inst4|sec_low[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { alarm_clk {} alarm_clk~out0 {} display:inst4|sec_low[2] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "display.v" "" { Text "D:/HDL/clock/display.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.441 ns + Longest register pin " "Info: + Longest register to pin delay is 8.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst4\|sec_low\[2\] 1 REG LC_X39_Y9_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y9_N6; Fanout = 1; REG Node = 'display:inst4\|sec_low\[2\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display:inst4|sec_low[2] } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/clock/display.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.317 ns) + CELL(2.124 ns) 8.441 ns sec_low\[2\] 2 PIN PIN_15 0 " "Info: 2: + IC(6.317 ns) + CELL(2.124 ns) = 8.441 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'sec_low\[2\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.441 ns" { display:inst4|sec_low[2] sec_low[2] } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 264 1520 1696 280 "sec_low\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 25.16 % ) " "Info: Total cell delay = 2.124 ns ( 25.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.317 ns ( 74.84 % ) " "Info: Total interconnect delay = 6.317 ns ( 74.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.441 ns" { display:inst4|sec_low[2] sec_low[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.441 ns" { display:inst4|sec_low[2] {} sec_low[2] {} } { 0.000ns 6.317ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.111 ns" { alarm_clk display:inst4|sec_low[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.111 ns" { alarm_clk {} alarm_clk~out0 {} display:inst4|sec_low[2] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.441 ns" { display:inst4|sec_low[2] sec_low[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.441 ns" { display:inst4|sec_low[2] {} sec_low[2] {} } { 0.000ns 6.317ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mode LED_hr 19.225 ns Longest " "Info: Longest tpd from source pin \"mode\" to destination pin \"LED_hr\" is 19.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns mode 1 PIN PIN_233 47 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_233; Fanout = 47; PIN Node = 'mode'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 24 248 416 40 "mode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.594 ns) + CELL(0.442 ns) 11.511 ns inst19~0 2 COMB LC_X27_Y9_N8 1 " "Info: 2: + IC(9.594 ns) + CELL(0.442 ns) = 11.511 ns; Loc. = LC_X27_Y9_N8; Fanout = 1; COMB Node = 'inst19~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "10.036 ns" { mode inst19~0 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 632 336 400 680 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.590 ns) + CELL(2.124 ns) 19.225 ns LED_hr 3 PIN PIN_2 0 " "Info: 3: + IC(5.590 ns) + CELL(2.124 ns) = 19.225 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'LED_hr'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.714 ns" { inst19~0 LED_hr } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 752 344 520 768 "LED_hr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.041 ns ( 21.02 % ) " "Info: Total cell delay = 4.041 ns ( 21.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.184 ns ( 78.98 % ) " "Info: Total interconnect delay = 15.184 ns ( 78.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "19.225 ns" { mode inst19~0 LED_hr } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "19.225 ns" { mode {} mode~out0 {} inst19~0 {} LED_hr {} } { 0.000ns 0.000ns 9.594ns 5.590ns } { 0.000ns 1.475ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "change:inst2\|clk_t clk alarm_clk 0.001 ns register " "Info: th for register \"change:inst2\|clk_t\" (data pin = \"clk\", clock pin = \"alarm_clk\") is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.172 ns + Longest register " "Info: + Longest clock path from clock \"alarm_clk\" to destination register is 3.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_152 54 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 54; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 40 1192 1360 56 "alarm_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.711 ns) 3.172 ns change:inst2\|clk_t 2 REG LC_X25_Y11_N2 1 " "Info: 2: + IC(0.992 ns) + CELL(0.711 ns) = 3.172 ns; Loc. = LC_X25_Y11_N2; Fanout = 1; REG Node = 'change:inst2\|clk_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { alarm_clk change:inst2|clk_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.73 % ) " "Info: Total cell delay = 2.180 ns ( 68.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 31.27 % ) " "Info: Total interconnect delay = 0.992 ns ( 31.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.172 ns" { alarm_clk change:inst2|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.172 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|clk_t {} } { 0.000ns 0.000ns 0.992ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.186 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { { 152 248 416 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.115 ns) 3.186 ns change:inst2\|clk_t 2 REG LC_X25_Y11_N2 1 " "Info: 2: + IC(1.602 ns) + CELL(0.115 ns) = 3.186 ns; Loc. = LC_X25_Y11_N2; Fanout = 1; REG Node = 'change:inst2\|clk_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.717 ns" { clk change:inst2|clk_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/clock/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 49.72 % ) " "Info: Total cell delay = 1.584 ns ( 49.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 50.28 % ) " "Info: Total interconnect delay = 1.602 ns ( 50.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { clk change:inst2|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { clk {} clk~out0 {} change:inst2|clk_t {} } { 0.000ns 0.000ns 1.602ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.172 ns" { alarm_clk change:inst2|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.172 ns" { alarm_clk {} alarm_clk~out0 {} change:inst2|clk_t {} } { 0.000ns 0.000ns 0.992ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { clk change:inst2|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { clk {} clk~out0 {} change:inst2|clk_t {} } { 0.000ns 0.000ns 1.602ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 21:21:32 2019 " "Info: Processing ended: Sun Mar 10 21:21:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
