Developed transistor-level schematic in Cadence Virtuoso using 180 nm CMOS technology file for Master-Slave based Negative Edge-triggered Flip-flop.
