Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat May 14 15:00:10 2016
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_block_design_wrapper_control_sets_placed.rpt
| Design       : base_block_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    56 |
| Unused register locations in slices containing registers |   228 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             753 |          157 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             330 |          132 |
| Yes          | No                    | No                     |             455 |          103 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             378 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                              Enable Signal                                                                              |                                                                          Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                    |                1 |              2 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                3 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                3 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                     | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                     | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                2 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                2 |              5 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                      | base_block_design_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |              6 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                    |                4 |             12 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                                    |                3 |             12 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                                    |                3 |             12 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                    |                5 |             12 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             13 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                    |                4 |             13 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                    |                3 |             14 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                    |                3 |             14 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                7 |             19 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                    |                9 |             20 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                                    |                5 |             20 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                    |                7 |             20 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                      | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                9 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                7 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[7]                                         |               10 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[24]_i_1_n_0                                                                          | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                4 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                7 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                                    |                8 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                8 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                             | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                5 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                6 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |               12 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                      | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                7 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                7 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                             | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |               14 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                9 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |                8 |             25 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                                    |                7 |             28 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                    |               10 |             34 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |               12 |             36 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |               15 |             36 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                            |               19 |             36 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                    |                8 |             47 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                    |                8 |             47 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                                    |                9 |             48 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                    |                9 |             48 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                    |                9 |             48 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                    |                8 |             48 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                        |               21 |             50 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                        |               20 |             50 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | base_block_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               17 |             59 |
|  base_block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         |                                                                                                                                                                    |              158 |            754 |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


