{"vcs1":{"timestamp_begin":1680809932.466646587, "rt":0.69, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1680809933.192081879, "rt":0.91, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1680809934.122279021, "rt":0.52, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680809932.188133577}
{"VCS_COMP_START_TIME": 1680809932.188133577}
{"VCS_COMP_END_TIME": 1680809935.250078849}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339676}}
{"stitch_vcselab": {"peak_mem": 222664}}
