// Seed: 2841387454
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  wire id_3 = id_3[1 : 1];
endmodule
