
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c880.ckt: 0.0s 0.0s
T'111101111111101010101101101111110100100001110011110101100101 0'
T'010101010101010101101100101001111111010110010111010110100010 1'
T'111011011011001101101111111110010000111000110011010010101100 0'
T'111110101111101101101101001010010011111000110011101011001010 0'
T'101010101100001011101100001111010001001000110011010110011000 1'
T'111000110100000100101111001111110101111010110011001111101011 1'
T'101010001011101010101101001110111000011111111101101011100001 0'
T'111111011101011010101111111110010000000001010011111011101110 0'
T'110111001010010110100010001010100011000111000110010011001000 0'
T'111111101011010110101101101010110010001010110011101101111111 0'
T'010101110101011101101101011011011000001011010011100111111010 1'
T'101110001010011010101100111100010101101111101011000011000010 0'
T'111100111111101010101111011100110110101001110011110010100100 0'
T'110101101101011010101111011111110001001011110011110111111001 1'
T'101111011000001101100100101011010001110000110011100001100101 0'
T'111010110101000101101101001110110101001111110011100110110011 1'
T'101111001001011101100011111111010010000000010011100101100100 1'

#number of aborted faults = 32

#number of redundant faults = 1836

#number of calling podem1 = 1888

#total number of backtracks = 78002
#atpg: cputime for test pattern generation ./sample_circuits/c880.ckt: 1.8s 1.8s
