// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1592[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<259>;
	.reg .b16 	%rs<81>;
	.reg .b32 	%r<1216>;
	.reg .f32 	%f<927>;
	.reg .b64 	%rd<158>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r155, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r156, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r156, 69887;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	ld.param.u64 	%rd47, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd31, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r157, %r2, %r3;
	or.b32  	%r158, %r157, %r5;
	mul.wide.u32 	%rd53, %r158, 4;
	add.s64 	%rd4, %rd47, %rd53;
	mov.u32 	%r159, 1;
	st.global.u32 	[%rd4], %r159;
	ld.global.u32 	%r6, [%rd31];
	setp.lt.s32 	%p2, %r6, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L204
	ld.param.u64 	%rd35, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r7, [%rd35];
	setp.lt.s32 	%p3, %r7, %r6;
	setp.gt.s32 	%p4, %r7, 16384;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L214
	ld.param.u64 	%rd39, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r8, [%rd39];
	sub.s32 	%r160, %r7, %r6;
	and.b32  	%r161, %r160, 255;
	setp.ne.s32 	%p6, %r161, 0;
	setp.lt.s32 	%p7, %r8, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L220
	ld.param.u64 	%rd43, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r9, [%rd43];
	setp.lt.s32 	%p9, %r9, %r8;
	setp.gt.s32 	%p10, %r9, 1024;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L230
	sub.s32 	%r162, %r9, %r8;
	add.s32 	%r163, %r162, 3;
	and.b32  	%r164, %r163, 15;
	setp.eq.s32 	%p12, %r164, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %pass152
	shl.b32 	%r106, %r3, 1;
	and.b32  	%r170, %r106, 6;
	bfe.u32 	%r115, %r3, 2, 1;
	or.b32  	%r116, %r115, %r170;
	or.b32  	%r117, %r116, 8;
	mov.f32 	%f184, 0f40000000;
	mov.f32 	%f185, 0f427C0000;
	div.approx.f32 	%f160, %f185, %f184;
	cvt.rn.f32.s32 	%f186, %r116;
	sub.f32 	%f187, %f186, %f160;
	mov.f32 	%f216, 0f41800000;
	div.approx.f32 	%f162, %f187, %f216;
	setp.ne.f32 	%p18, %f162, 0f00000000;
	mov.f32 	%f894, 0f3F800000;
	mov.f32 	%f887, %f894;
	@%p18 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_10;
$L__BB0_9:                              // %L527
	sin.approx.f32 	%f217, %f162;
	div.approx.f32 	%f887, %f217, %f162;
$L__BB0_10:                             // %L530
	cvt.rn.f32.s32 	%f220, %r117;
	sub.f32 	%f221, %f220, %f160;
	div.approx.f32 	%f5, %f221, %f216;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	mov.f32 	%f888, %f894;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L547
	sin.approx.f32 	%f251, %f5;
	div.approx.f32 	%f888, %f251, %f5;
$L__BB0_12:                             // %L550
	or.b32  	%r188, %r116, 16;
	or.b32  	%r11, %r116, 24;
	cvt.rn.f32.s32 	%f255, %r188;
	sub.f32 	%f256, %f255, %f160;
	div.approx.f32 	%f9, %f256, %f216;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f889, %f894;
	@%p30 bra 	$L__BB0_14;
// %bb.13:                              // %L629
	sin.approx.f32 	%f286, %f9;
	div.approx.f32 	%f889, %f286, %f9;
$L__BB0_14:                             // %L632
	cvt.rn.f32.s32 	%f289, %r11;
	sub.f32 	%f290, %f289, %f160;
	div.approx.f32 	%f14, %f290, %f216;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f890, %f894;
	@%p36 bra 	$L__BB0_16;
// %bb.15:                              // %L649
	sin.approx.f32 	%f320, %f14;
	div.approx.f32 	%f890, %f320, %f14;
$L__BB0_16:                             // %L652
	or.b32  	%r206, %r116, 32;
	or.b32  	%r13, %r116, 40;
	cvt.rn.f32.s32 	%f324, %r206;
	sub.f32 	%f325, %f324, %f160;
	div.approx.f32 	%f18, %f325, %f216;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f891, %f894;
	@%p42 bra 	$L__BB0_18;
// %bb.17:                              // %L731
	sin.approx.f32 	%f355, %f18;
	div.approx.f32 	%f891, %f355, %f18;
$L__BB0_18:                             // %L734
	cvt.rn.f32.s32 	%f358, %r13;
	sub.f32 	%f359, %f358, %f160;
	div.approx.f32 	%f23, %f359, %f216;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f892, %f894;
	@%p48 bra 	$L__BB0_20;
// %bb.19:                              // %L751
	sin.approx.f32 	%f389, %f23;
	div.approx.f32 	%f892, %f389, %f23;
$L__BB0_20:                             // %L754
	or.b32  	%r224, %r116, 48;
	or.b32  	%r15, %r116, 56;
	cvt.rn.f32.s32 	%f393, %r224;
	sub.f32 	%f394, %f393, %f160;
	div.approx.f32 	%f27, %f394, %f216;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	mov.f32 	%f893, %f894;
	@%p54 bra 	$L__BB0_22;
// %bb.21:                              // %L833
	sin.approx.f32 	%f424, %f27;
	div.approx.f32 	%f893, %f424, %f27;
$L__BB0_22:                             // %L836
	cvt.rn.f32.s32 	%f427, %r15;
	sub.f32 	%f428, %f427, %f160;
	div.approx.f32 	%f32, %f428, %f216;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	@%p60 bra 	$L__BB0_24;
// %bb.23:                              // %L853
	sin.approx.f32 	%f458, %f32;
	div.approx.f32 	%f894, %f458, %f32;
$L__BB0_24:                             // %L856
	mul.lo.s32 	%r17, %r116, 15;
	cvt.rn.f32.s32 	%f461, %r17;
	div.approx.f32 	%f35, %f461, %f216;
	abs.f32 	%f897, %f35;
	setp.lt.f32 	%p61, %f897, 0f40000000;
	@%p61 bra 	$L__BB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f897, 0f4B800000;
	@%p62 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_26;
$L__BB0_32:
	mov.b32 	%r19, %f897;
	and.b32  	%r242, %r19, 8388607;
	or.b32  	%r1191, %r242, 1065353216;
	mov.b32 	%f896, %r1191;
	add.s32 	%r243, %r19, -1073741824;
	and.b32  	%r1192, %r243, -8388608;
	setp.eq.s32 	%p68, %r1192, 0;
	@%p68 bra 	$L__BB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f472, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f471,%f472;
	// end inline asm
$L__BB0_34:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r244, %r1192, 192937984;
	add.s32 	%r245, %r1191, %r244;
	mov.b32 	%f473, %r245;
	mul.f32 	%f474, %f471, %f473;
	sub.f32 	%f475, %f473, %f474;
	fma.rn.f32 	%f476, %f475, %f471, %f474;
	sub.f32 	%f477, %f473, %f476;
	fma.rz.f32 	%f478, %f477, %f471, %f476;
	cvt.rzi.f32.f32 	%f479, %f478;
	sub.f32 	%f896, %f473, %f479;
	sub.s32 	%r1192, %r1192, %r244;
	mov.b32 	%r1191, %f896;
	setp.ne.s32 	%p69, %r1192, 0;
	setp.ne.s32 	%p70, %r1191, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_34;
$L__BB0_35:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r19, 2139095039;
	selp.f32 	%f480, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f481, %f896, 0f34000000;
	mul.f32 	%f897, %f480, %f481;
	bra.uni 	$L__BB0_36;
$L__BB0_26:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f464, %f897, %f184;
	cvt.rzi.f32.f32 	%f895, %f464;
	fma.rn.f32 	%f38, %f895, 0fC0000000, %f897;
	mov.b32 	%r18, %f38;
	setp.lt.u32 	%p63, %r18, 1073741824;
	@%p63 bra 	$L__BB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r18, -2147483647;
	@%p64 bra 	$L__BB0_29;
// %bb.28:
	add.f32 	%f469, %f895, 0fBF800000;
	setp.lt.f32 	%p67, %f38, 0fC0000000;
	add.f32 	%f470, %f469, 0fBF800000;
	selp.f32 	%f895, %f470, %f469, %p67;
	bra.uni 	$L__BB0_31;
$L__BB0_29:
	add.f32 	%f895, %f895, 0f3F800000;
	setp.ltu.f32 	%p65, %f38, 0f40800000;
	@%p65 bra 	$L__BB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f465, %f895, 0f3F800000;
	fma.rn.f32 	%f467, %f184, 0fC0400000, %f38;
	setp.ge.f32 	%p66, %f467, 0f00000000;
	add.f32 	%f468, %f465, 0f3F800000;
	selp.f32 	%f895, %f468, %f465, %p66;
$L__BB0_31:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f897, %f895, 0fC0000000, %f897;
$L__BB0_36:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f482, %f897;
	setp.gtu.f32 	%p73, %f482, 0f7F800000;
	@%p73 bra 	$L__BB0_38;
// %bb.37:
	mov.b32 	%r246, %f35;
	and.b32  	%r247, %r246, -2147483648;
	mov.b32 	%r248, %f897;
	or.b32  	%r249, %r247, %r248;
	mov.b32 	%f897, %r249;
$L__BB0_38:                             // %__nv_fmodf.exit
	add.s32 	%r258, %r17, 120;
	cvt.rn.f32.s32 	%f513, %r258;
	div.approx.f32 	%f54, %f513, %f216;
	abs.f32 	%f901, %f54;
	setp.lt.f32 	%p81, %f901, 0f40000000;
	@%p81 bra 	$L__BB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f901, 0f4B800000;
	@%p82 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_40;
$L__BB0_46:
	mov.b32 	%r27, %f901;
	and.b32  	%r259, %r27, 8388607;
	or.b32  	%r1193, %r259, 1065353216;
	mov.b32 	%f900, %r1193;
	add.s32 	%r260, %r27, -1073741824;
	and.b32  	%r1194, %r260, -8388608;
	setp.eq.s32 	%p88, %r1194, 0;
	@%p88 bra 	$L__BB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i540.preheader
	mov.f32 	%f524, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f523,%f524;
	// end inline asm
$L__BB0_48:                             // %__nv_fmaf_rn.exit4.i.i.i540
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r261, %r1194, 192937984;
	add.s32 	%r262, %r1193, %r261;
	mov.b32 	%f525, %r262;
	mul.f32 	%f526, %f523, %f525;
	sub.f32 	%f527, %f525, %f526;
	fma.rn.f32 	%f528, %f527, %f523, %f526;
	sub.f32 	%f529, %f525, %f528;
	fma.rz.f32 	%f530, %f529, %f523, %f528;
	cvt.rzi.f32.f32 	%f531, %f530;
	sub.f32 	%f900, %f525, %f531;
	sub.s32 	%r1194, %r1194, %r261;
	mov.b32 	%r1193, %f900;
	setp.ne.s32 	%p89, %r1194, 0;
	setp.ne.s32 	%p90, %r1193, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB0_48;
$L__BB0_49:                             // %__internal_fmodf_slowpath_mod.exit.i.i542
	setp.gt.u32 	%p92, %r27, 2139095039;
	selp.f32 	%f532, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f533, %f900, 0f34000000;
	mul.f32 	%f901, %f532, %f533;
	bra.uni 	$L__BB0_50;
$L__BB0_40:                             // %__nv_fast_fdividef.exit.i.i.i519
	div.approx.f32 	%f516, %f901, %f184;
	cvt.rzi.f32.f32 	%f899, %f516;
	fma.rn.f32 	%f57, %f899, 0fC0000000, %f901;
	mov.b32 	%r26, %f57;
	setp.lt.u32 	%p83, %r26, 1073741824;
	@%p83 bra 	$L__BB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r26, -2147483647;
	@%p84 bra 	$L__BB0_43;
// %bb.42:
	add.f32 	%f521, %f899, 0fBF800000;
	setp.lt.f32 	%p87, %f57, 0fC0000000;
	add.f32 	%f522, %f521, 0fBF800000;
	selp.f32 	%f899, %f522, %f521, %p87;
	bra.uni 	$L__BB0_45;
$L__BB0_43:
	add.f32 	%f899, %f899, 0f3F800000;
	setp.ltu.f32 	%p85, %f57, 0f40800000;
	@%p85 bra 	$L__BB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i523
	add.f32 	%f517, %f899, 0f3F800000;
	fma.rn.f32 	%f519, %f184, 0fC0400000, %f57;
	setp.ge.f32 	%p86, %f519, 0f00000000;
	add.f32 	%f520, %f517, 0f3F800000;
	selp.f32 	%f899, %f520, %f517, %p86;
$L__BB0_45:                             // %__internal_fmodf_fastpath_quot.exit.i.i526
	fma.rn.f32 	%f901, %f899, 0fC0000000, %f901;
$L__BB0_50:                             // %__internal_fmodf_kernel.exit.i545
	shr.u32 	%r113, %r3, 1;
	abs.f32 	%f534, %f901;
	setp.gtu.f32 	%p93, %f534, 0f7F800000;
	@%p93 bra 	$L__BB0_52;
// %bb.51:
	mov.b32 	%r263, %f54;
	and.b32  	%r264, %r263, -2147483648;
	mov.b32 	%r265, %f901;
	or.b32  	%r266, %r264, %r265;
	mov.b32 	%f901, %r266;
$L__BB0_52:                             // %__nv_fmodf.exit546
	shr.u32 	%r36, %r3, 3;
	and.b32  	%r37, %r36, 2;
	or.b32  	%r281, %r115, %r37;
	and.b32  	%r38, %r113, 4;
	or.b32  	%r39, %r281, %r38;
	and.b32  	%r282, %r3, 3;
	mul.lo.s32 	%r283, %r282, %r39;
	shl.b32 	%r284, %r283, 1;
	neg.s32 	%r285, %r284;
	cvt.rn.f32.s32 	%f567, %r285;
	mov.f32 	%f568, 0f41000000;
	div.approx.f32 	%f71, %f567, %f568;
	abs.f32 	%f905, %f71;
	setp.lt.f32 	%p101, %f905, 0f40000000;
	@%p101 bra 	$L__BB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f905, 0f4B800000;
	@%p102 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_54;
$L__BB0_60:
	mov.b32 	%r41, %f905;
	and.b32  	%r286, %r41, 8388607;
	or.b32  	%r1195, %r286, 1065353216;
	mov.b32 	%f904, %r1195;
	add.s32 	%r287, %r41, -1073741824;
	and.b32  	%r1196, %r287, -8388608;
	setp.eq.s32 	%p108, %r1196, 0;
	@%p108 bra 	$L__BB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i571.preheader
	mov.f32 	%f578, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f577,%f578;
	// end inline asm
$L__BB0_62:                             // %__nv_fmaf_rn.exit4.i.i.i571
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r288, %r1196, 192937984;
	add.s32 	%r289, %r1195, %r288;
	mov.b32 	%f579, %r289;
	mul.f32 	%f580, %f577, %f579;
	sub.f32 	%f581, %f579, %f580;
	fma.rn.f32 	%f582, %f581, %f577, %f580;
	sub.f32 	%f583, %f579, %f582;
	fma.rz.f32 	%f584, %f583, %f577, %f582;
	cvt.rzi.f32.f32 	%f585, %f584;
	sub.f32 	%f904, %f579, %f585;
	sub.s32 	%r1196, %r1196, %r288;
	mov.b32 	%r1195, %f904;
	setp.ne.s32 	%p109, %r1196, 0;
	setp.ne.s32 	%p110, %r1195, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_62;
$L__BB0_63:                             // %__internal_fmodf_slowpath_mod.exit.i.i573
	setp.gt.u32 	%p112, %r41, 2139095039;
	selp.f32 	%f586, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f587, %f904, 0f34000000;
	mul.f32 	%f905, %f586, %f587;
	bra.uni 	$L__BB0_64;
$L__BB0_54:                             // %__nv_fast_fdividef.exit.i.i.i550
	div.approx.f32 	%f570, %f905, %f184;
	cvt.rzi.f32.f32 	%f903, %f570;
	fma.rn.f32 	%f74, %f903, 0fC0000000, %f905;
	mov.b32 	%r40, %f74;
	setp.lt.u32 	%p103, %r40, 1073741824;
	@%p103 bra 	$L__BB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r40, -2147483647;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	add.f32 	%f575, %f903, 0fBF800000;
	setp.lt.f32 	%p107, %f74, 0fC0000000;
	add.f32 	%f576, %f575, 0fBF800000;
	selp.f32 	%f903, %f576, %f575, %p107;
	bra.uni 	$L__BB0_59;
$L__BB0_57:
	add.f32 	%f903, %f903, 0f3F800000;
	setp.ltu.f32 	%p105, %f74, 0f40800000;
	@%p105 bra 	$L__BB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i554
	add.f32 	%f571, %f903, 0f3F800000;
	fma.rn.f32 	%f573, %f184, 0fC0400000, %f74;
	setp.ge.f32 	%p106, %f573, 0f00000000;
	add.f32 	%f574, %f571, 0f3F800000;
	selp.f32 	%f903, %f574, %f571, %p106;
$L__BB0_59:                             // %__internal_fmodf_fastpath_quot.exit.i.i557
	fma.rn.f32 	%f905, %f903, 0fC0000000, %f905;
$L__BB0_64:                             // %__internal_fmodf_kernel.exit.i576
	abs.f32 	%f588, %f905;
	setp.gtu.f32 	%p113, %f588, 0f7F800000;
	@%p113 bra 	$L__BB0_66;
// %bb.65:
	mov.b32 	%r290, %f71;
	and.b32  	%r291, %r290, -2147483648;
	mov.b32 	%r292, %f905;
	or.b32  	%r293, %r291, %r292;
	mov.b32 	%f905, %r293;
$L__BB0_66:                             // %__nv_fmodf.exit577
	mov.u32 	%r302, -8;
	sub.s32 	%r303, %r302, %r170;
	mul.lo.s32 	%r304, %r39, %r303;
	cvt.rn.f32.s32 	%f619, %r304;
	div.approx.f32 	%f90, %f619, %f568;
	abs.f32 	%f909, %f90;
	setp.lt.f32 	%p121, %f909, 0f40000000;
	@%p121 bra 	$L__BB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f909, 0f4B800000;
	@%p122 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_68;
$L__BB0_74:
	mov.b32 	%r50, %f909;
	and.b32  	%r305, %r50, 8388607;
	or.b32  	%r1197, %r305, 1065353216;
	mov.b32 	%f908, %r1197;
	add.s32 	%r306, %r50, -1073741824;
	and.b32  	%r1198, %r306, -8388608;
	setp.eq.s32 	%p128, %r1198, 0;
	@%p128 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i602.preheader
	mov.f32 	%f630, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i602
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r307, %r1198, 192937984;
	add.s32 	%r308, %r1197, %r307;
	mov.b32 	%f631, %r308;
	mul.f32 	%f632, %f629, %f631;
	sub.f32 	%f633, %f631, %f632;
	fma.rn.f32 	%f634, %f633, %f629, %f632;
	sub.f32 	%f635, %f631, %f634;
	fma.rz.f32 	%f636, %f635, %f629, %f634;
	cvt.rzi.f32.f32 	%f637, %f636;
	sub.f32 	%f908, %f631, %f637;
	sub.s32 	%r1198, %r1198, %r307;
	mov.b32 	%r1197, %f908;
	setp.ne.s32 	%p129, %r1198, 0;
	setp.ne.s32 	%p130, %r1197, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i604
	setp.gt.u32 	%p132, %r50, 2139095039;
	selp.f32 	%f638, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f639, %f908, 0f34000000;
	mul.f32 	%f909, %f638, %f639;
	bra.uni 	$L__BB0_78;
$L__BB0_68:                             // %__nv_fast_fdividef.exit.i.i.i581
	div.approx.f32 	%f622, %f909, %f184;
	cvt.rzi.f32.f32 	%f907, %f622;
	fma.rn.f32 	%f93, %f907, 0fC0000000, %f909;
	mov.b32 	%r49, %f93;
	setp.lt.u32 	%p123, %r49, 1073741824;
	@%p123 bra 	$L__BB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r49, -2147483647;
	@%p124 bra 	$L__BB0_71;
// %bb.70:
	add.f32 	%f627, %f907, 0fBF800000;
	setp.lt.f32 	%p127, %f93, 0fC0000000;
	add.f32 	%f628, %f627, 0fBF800000;
	selp.f32 	%f907, %f628, %f627, %p127;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f907, %f907, 0f3F800000;
	setp.ltu.f32 	%p125, %f93, 0f40800000;
	@%p125 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i585
	add.f32 	%f623, %f907, 0f3F800000;
	fma.rn.f32 	%f625, %f184, 0fC0400000, %f93;
	setp.ge.f32 	%p126, %f625, 0f00000000;
	add.f32 	%f626, %f623, 0f3F800000;
	selp.f32 	%f907, %f626, %f623, %p126;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i588
	fma.rn.f32 	%f909, %f907, 0fC0000000, %f909;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i607
	mov.f32 	%f213, 0f00000000;
	abs.f32 	%f640, %f909;
	setp.gtu.f32 	%p133, %f640, 0f7F800000;
	@%p133 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r309, %f90;
	and.b32  	%r310, %r309, -2147483648;
	mov.b32 	%r311, %f909;
	or.b32  	%r312, %r310, %r311;
	mov.b32 	%f909, %r312;
$L__BB0_80:                             // %__nv_fmodf.exit608
	bfe.s32 	%r333, %r3, 2, 1;
	or.b32  	%r334, %r37, %r38;
	div.approx.f32 	%f107, %f213, %f216;
	abs.f32 	%f913, %f107;
	setp.lt.f32 	%p141, %f913, 0f40000000;
	@%p141 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p142, %f913, 0f4B800000;
	@%p142 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r64, %f913;
	and.b32  	%r335, %r64, 8388607;
	or.b32  	%r1199, %r335, 1065353216;
	mov.b32 	%f912, %r1199;
	add.s32 	%r336, %r64, -1073741824;
	and.b32  	%r1200, %r336, -8388608;
	setp.eq.s32 	%p148, %r1200, 0;
	@%p148 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i633.preheader
	mov.f32 	%f683, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f682,%f683;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i633
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r337, %r1200, 192937984;
	add.s32 	%r338, %r1199, %r337;
	mov.b32 	%f684, %r338;
	mul.f32 	%f685, %f682, %f684;
	sub.f32 	%f686, %f684, %f685;
	fma.rn.f32 	%f687, %f686, %f682, %f685;
	sub.f32 	%f688, %f684, %f687;
	fma.rz.f32 	%f689, %f688, %f682, %f687;
	cvt.rzi.f32.f32 	%f690, %f689;
	sub.f32 	%f912, %f684, %f690;
	sub.s32 	%r1200, %r1200, %r337;
	mov.b32 	%r1199, %f912;
	setp.ne.s32 	%p149, %r1200, 0;
	setp.ne.s32 	%p150, %r1199, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i635
	setp.gt.u32 	%p152, %r64, 2139095039;
	selp.f32 	%f691, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f692, %f912, 0f34000000;
	mul.f32 	%f913, %f691, %f692;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i612
	div.approx.f32 	%f675, %f913, %f184;
	cvt.rzi.f32.f32 	%f911, %f675;
	fma.rn.f32 	%f110, %f911, 0fC0000000, %f913;
	mov.b32 	%r63, %f110;
	setp.lt.u32 	%p143, %r63, 1073741824;
	@%p143 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p144, %r63, -2147483647;
	@%p144 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f680, %f911, 0fBF800000;
	setp.lt.f32 	%p147, %f110, 0fC0000000;
	add.f32 	%f681, %f680, 0fBF800000;
	selp.f32 	%f911, %f681, %f680, %p147;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f911, %f911, 0f3F800000;
	setp.ltu.f32 	%p145, %f110, 0f40800000;
	@%p145 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i616
	add.f32 	%f676, %f911, 0f3F800000;
	fma.rn.f32 	%f678, %f184, 0fC0400000, %f110;
	setp.ge.f32 	%p146, %f678, 0f00000000;
	add.f32 	%f679, %f676, 0f3F800000;
	selp.f32 	%f911, %f679, %f676, %p146;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i619
	fma.rn.f32 	%f913, %f911, 0fC0000000, %f913;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i638
	sub.s32 	%r62, %r333, %r334;
	abs.f32 	%f693, %f913;
	setp.gtu.f32 	%p153, %f693, 0f7F800000;
	@%p153 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r339, %f107;
	and.b32  	%r340, %r339, -2147483648;
	mov.b32 	%r341, %f913;
	or.b32  	%r342, %r340, %r341;
	mov.b32 	%f913, %r342;
$L__BB0_94:                             // %__nv_fmodf.exit639
	shl.b32 	%r351, %r62, 1;
	cvt.rn.f32.s32 	%f724, %r351;
	div.approx.f32 	%f126, %f724, %f216;
	abs.f32 	%f917, %f126;
	setp.lt.f32 	%p161, %f917, 0f40000000;
	@%p161 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p162, %f917, 0f4B800000;
	@%p162 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r72, %f917;
	and.b32  	%r352, %r72, 8388607;
	or.b32  	%r1201, %r352, 1065353216;
	mov.b32 	%f916, %r1201;
	add.s32 	%r353, %r72, -1073741824;
	and.b32  	%r1202, %r353, -8388608;
	setp.eq.s32 	%p168, %r1202, 0;
	@%p168 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i664.preheader
	mov.f32 	%f735, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f734,%f735;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i664
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r354, %r1202, 192937984;
	add.s32 	%r355, %r1201, %r354;
	mov.b32 	%f736, %r355;
	mul.f32 	%f737, %f734, %f736;
	sub.f32 	%f738, %f736, %f737;
	fma.rn.f32 	%f739, %f738, %f734, %f737;
	sub.f32 	%f740, %f736, %f739;
	fma.rz.f32 	%f741, %f740, %f734, %f739;
	cvt.rzi.f32.f32 	%f742, %f741;
	sub.f32 	%f916, %f736, %f742;
	sub.s32 	%r1202, %r1202, %r354;
	mov.b32 	%r1201, %f916;
	setp.ne.s32 	%p169, %r1202, 0;
	setp.ne.s32 	%p170, %r1201, 0;
	and.pred  	%p171, %p169, %p170;
	@%p171 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i666
	setp.gt.u32 	%p172, %r72, 2139095039;
	selp.f32 	%f743, 0f7FFFFFFF, 0f4B800000, %p172;
	mul.f32 	%f744, %f916, 0f34000000;
	mul.f32 	%f917, %f743, %f744;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i643
	div.approx.f32 	%f727, %f917, %f184;
	cvt.rzi.f32.f32 	%f915, %f727;
	fma.rn.f32 	%f129, %f915, 0fC0000000, %f917;
	mov.b32 	%r71, %f129;
	setp.lt.u32 	%p163, %r71, 1073741824;
	@%p163 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p164, %r71, -2147483647;
	@%p164 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f732, %f915, 0fBF800000;
	setp.lt.f32 	%p167, %f129, 0fC0000000;
	add.f32 	%f733, %f732, 0fBF800000;
	selp.f32 	%f915, %f733, %f732, %p167;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f915, %f915, 0f3F800000;
	setp.ltu.f32 	%p165, %f129, 0f40800000;
	@%p165 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i647
	add.f32 	%f728, %f915, 0f3F800000;
	fma.rn.f32 	%f730, %f184, 0fC0400000, %f129;
	setp.ge.f32 	%p166, %f730, 0f00000000;
	add.f32 	%f731, %f728, 0f3F800000;
	selp.f32 	%f915, %f731, %f728, %p166;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i650
	fma.rn.f32 	%f917, %f915, 0fC0000000, %f917;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i669
	abs.f32 	%f745, %f917;
	setp.gtu.f32 	%p173, %f745, 0f7F800000;
	@%p173 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r356, %f126;
	and.b32  	%r357, %r356, -2147483648;
	mov.b32 	%r358, %f917;
	or.b32  	%r359, %r357, %r358;
	mov.b32 	%f917, %r359;
$L__BB0_108:                            // %__nv_fmodf.exit670
	div.approx.f32 	%f143, %f213, %f184;
	abs.f32 	%f925, %f143;
	setp.lt.f32 	%p181, %f925, 0f40000000;
	@%p181 bra 	$L__BB0_139;
// %bb.109:
	setp.gtu.f32 	%p182, %f925, 0f4B800000;
	@%p182 bra 	$L__BB0_135;
	bra.uni 	$L__BB0_110;
$L__BB0_135:
	mov.b32 	%r119, %f925;
	and.b32  	%r375, %r119, 8388607;
	or.b32  	%r1209, %r375, 1065353216;
	mov.b32 	%f924, %r1209;
	add.s32 	%r376, %r119, -1073741824;
	and.b32  	%r1210, %r376, -8388608;
	setp.eq.s32 	%p188, %r1210, 0;
	@%p188 bra 	$L__BB0_138;
// %bb.136:                             // %__nv_fmaf_rn.exit4.i.i.i726.preheader
	mov.f32 	%f788, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f787,%f788;
	// end inline asm
$L__BB0_137:                            // %__nv_fmaf_rn.exit4.i.i.i726
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r377, %r1210, 192937984;
	add.s32 	%r378, %r1209, %r377;
	mov.b32 	%f789, %r378;
	mul.f32 	%f790, %f787, %f789;
	sub.f32 	%f791, %f789, %f790;
	fma.rn.f32 	%f792, %f791, %f787, %f790;
	sub.f32 	%f793, %f789, %f792;
	fma.rz.f32 	%f794, %f793, %f787, %f792;
	cvt.rzi.f32.f32 	%f795, %f794;
	sub.f32 	%f924, %f789, %f795;
	sub.s32 	%r1210, %r1210, %r377;
	mov.b32 	%r1209, %f924;
	setp.ne.s32 	%p189, %r1210, 0;
	setp.ne.s32 	%p190, %r1209, 0;
	and.pred  	%p191, %p189, %p190;
	@%p191 bra 	$L__BB0_137;
$L__BB0_138:                            // %__internal_fmodf_slowpath_mod.exit.i.i728
	setp.gt.u32 	%p192, %r119, 2139095039;
	selp.f32 	%f796, 0f7FFFFFFF, 0f4B800000, %p192;
	mul.f32 	%f797, %f924, 0f34000000;
	mul.f32 	%f925, %f796, %f797;
	bra.uni 	$L__BB0_139;
$L__BB0_110:                            // %__nv_fast_fdividef.exit.i.i.i705
	div.approx.f32 	%f780, %f925, %f184;
	cvt.rzi.f32.f32 	%f923, %f780;
	fma.rn.f32 	%f164, %f923, 0fC0000000, %f925;
	mov.b32 	%r118, %f164;
	setp.lt.u32 	%p183, %r118, 1073741824;
	@%p183 bra 	$L__BB0_134;
// %bb.111:
	setp.lt.u32 	%p184, %r118, -2147483647;
	@%p184 bra 	$L__BB0_132;
// %bb.112:
	add.f32 	%f785, %f923, 0fBF800000;
	setp.lt.f32 	%p187, %f164, 0fC0000000;
	add.f32 	%f786, %f785, 0fBF800000;
	selp.f32 	%f923, %f786, %f785, %p187;
	bra.uni 	$L__BB0_134;
$L__BB0_132:
	add.f32 	%f923, %f923, 0f3F800000;
	setp.ltu.f32 	%p185, %f164, 0f40800000;
	@%p185 bra 	$L__BB0_134;
// %bb.133:                             // %__nv_fmaf_rn.exit.i.i.i709
	add.f32 	%f781, %f923, 0f3F800000;
	fma.rn.f32 	%f783, %f184, 0fC0400000, %f164;
	setp.ge.f32 	%p186, %f783, 0f00000000;
	add.f32 	%f784, %f781, 0f3F800000;
	selp.f32 	%f923, %f784, %f781, %p186;
$L__BB0_134:                            // %__internal_fmodf_fastpath_quot.exit.i.i712
	fma.rn.f32 	%f925, %f923, 0fC0000000, %f925;
$L__BB0_139:                            // %__internal_fmodf_kernel.exit.i731
	shl.b32 	%r61, %r3, 29;
	abs.f32 	%f798, %f925;
	setp.gtu.f32 	%p193, %f798, 0f7F800000;
	@%p193 bra 	$L__BB0_141;
// %bb.140:
	mov.b32 	%r379, %f143;
	and.b32  	%r380, %r379, -2147483648;
	mov.b32 	%r381, %f925;
	or.b32  	%r382, %r380, %r381;
	mov.b32 	%f925, %r382;
$L__BB0_141:                            // %__nv_fmodf.exit732
	shr.s32 	%r391, %r61, 30;
	and.b32  	%r392, %r391, -2;
	cvt.rn.f32.s32 	%f831, %r392;
	div.approx.f32 	%f181, %f831, %f184;
	abs.f32 	%f921, %f181;
	setp.lt.f32 	%p202, %f921, 0f40000000;
	@%p202 bra 	$L__BB0_124;
// %bb.113:
	setp.gtu.f32 	%p203, %f921, 0f4B800000;
	@%p203 bra 	$L__BB0_120;
	bra.uni 	$L__BB0_114;
$L__BB0_120:
	mov.b32 	%r85, %f921;
	and.b32  	%r393, %r85, 8388607;
	or.b32  	%r1203, %r393, 1065353216;
	mov.b32 	%f920, %r1203;
	add.s32 	%r394, %r85, -1073741824;
	and.b32  	%r1204, %r394, -8388608;
	setp.eq.s32 	%p209, %r1204, 0;
	@%p209 bra 	$L__BB0_123;
// %bb.121:                             // %__nv_fmaf_rn.exit4.i.i.i695.preheader
	mov.f32 	%f842, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f841,%f842;
	// end inline asm
$L__BB0_122:                            // %__nv_fmaf_rn.exit4.i.i.i695
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r395, %r1204, 192937984;
	add.s32 	%r396, %r1203, %r395;
	mov.b32 	%f843, %r396;
	mul.f32 	%f844, %f841, %f843;
	sub.f32 	%f845, %f843, %f844;
	fma.rn.f32 	%f846, %f845, %f841, %f844;
	sub.f32 	%f847, %f843, %f846;
	fma.rz.f32 	%f848, %f847, %f841, %f846;
	cvt.rzi.f32.f32 	%f849, %f848;
	sub.f32 	%f920, %f843, %f849;
	sub.s32 	%r1204, %r1204, %r395;
	mov.b32 	%r1203, %f920;
	setp.ne.s32 	%p210, %r1204, 0;
	setp.ne.s32 	%p211, %r1203, 0;
	and.pred  	%p212, %p210, %p211;
	@%p212 bra 	$L__BB0_122;
$L__BB0_123:                            // %__internal_fmodf_slowpath_mod.exit.i.i697
	setp.gt.u32 	%p213, %r85, 2139095039;
	selp.f32 	%f850, 0f7FFFFFFF, 0f4B800000, %p213;
	mul.f32 	%f851, %f920, 0f34000000;
	mul.f32 	%f921, %f850, %f851;
	bra.uni 	$L__BB0_124;
$L__BB0_114:                            // %__nv_fast_fdividef.exit.i.i.i674
	div.approx.f32 	%f834, %f921, %f184;
	cvt.rzi.f32.f32 	%f919, %f834;
	fma.rn.f32 	%f146, %f919, 0fC0000000, %f921;
	mov.b32 	%r84, %f146;
	setp.lt.u32 	%p204, %r84, 1073741824;
	@%p204 bra 	$L__BB0_119;
// %bb.115:
	setp.lt.u32 	%p205, %r84, -2147483647;
	@%p205 bra 	$L__BB0_117;
// %bb.116:
	add.f32 	%f839, %f919, 0fBF800000;
	setp.lt.f32 	%p208, %f146, 0fC0000000;
	add.f32 	%f840, %f839, 0fBF800000;
	selp.f32 	%f919, %f840, %f839, %p208;
	bra.uni 	$L__BB0_119;
$L__BB0_117:
	add.f32 	%f919, %f919, 0f3F800000;
	setp.ltu.f32 	%p206, %f146, 0f40800000;
	@%p206 bra 	$L__BB0_119;
// %bb.118:                             // %__nv_fmaf_rn.exit.i.i.i678
	add.f32 	%f835, %f919, 0f3F800000;
	fma.rn.f32 	%f837, %f184, 0fC0400000, %f146;
	setp.ge.f32 	%p207, %f837, 0f00000000;
	add.f32 	%f838, %f835, 0f3F800000;
	selp.f32 	%f919, %f838, %f835, %p207;
$L__BB0_119:                            // %__internal_fmodf_fastpath_quot.exit.i.i681
	fma.rn.f32 	%f921, %f919, 0fC0000000, %f921;
$L__BB0_124:                            // %__internal_fmodf_kernel.exit.i700
	abs.f32 	%f852, %f921;
	setp.gtu.f32 	%p214, %f852, 0f7F800000;
	@%p214 bra 	$L__BB0_126;
// %bb.125:
	mov.b32 	%r397, %f181;
	and.b32  	%r398, %r397, -2147483648;
	mov.b32 	%r399, %f921;
	or.b32  	%r400, %r398, %r399;
	mov.b32 	%f921, %r400;
$L__BB0_126:                            // %__nv_fmodf.exit701
	setp.le.s32 	%p222, %r7, %r6;
	mov.u32 	%r1189, 0;
	@%p222 bra 	$L__BB0_146;
// %bb.127:                             // %L1482.lr.ph
	mov.f32 	%f188, 0f42820000;
	div.approx.f32 	%f189, %f187, %f188;
	div.approx.f32 	%f223, %f221, %f188;
	div.approx.f32 	%f258, %f256, %f188;
	div.approx.f32 	%f292, %f290, %f188;
	div.approx.f32 	%f327, %f325, %f188;
	div.approx.f32 	%f361, %f359, %f188;
	div.approx.f32 	%f396, %f394, %f188;
	div.approx.f32 	%f430, %f428, %f188;
	abs.f32 	%f190, %f189;
	abs.f32 	%f224, %f223;
	abs.f32 	%f259, %f258;
	abs.f32 	%f293, %f292;
	abs.f32 	%f328, %f327;
	abs.f32 	%f362, %f361;
	abs.f32 	%f397, %f396;
	abs.f32 	%f431, %f430;
	setp.gt.f32 	%p13, %f190, 0f4B800000;
	mul.f32 	%f191, %f189, 0f00000000;
	setp.gt.f32 	%p19, %f224, 0f4B800000;
	mul.f32 	%f225, %f223, 0f00000000;
	setp.gt.f32 	%p25, %f259, 0f4B800000;
	mul.f32 	%f260, %f258, 0f00000000;
	setp.gt.f32 	%p31, %f293, 0f4B800000;
	mul.f32 	%f294, %f292, 0f00000000;
	setp.gt.f32 	%p37, %f328, 0f4B800000;
	mul.f32 	%f329, %f327, 0f00000000;
	setp.gt.f32 	%p43, %f362, 0f4B800000;
	mul.f32 	%f363, %f361, 0f00000000;
	setp.gt.f32 	%p49, %f397, 0f4B800000;
	mul.f32 	%f398, %f396, 0f00000000;
	setp.gt.f32 	%p55, %f431, 0f4B800000;
	mul.f32 	%f432, %f430, 0f00000000;
	selp.f32 	%f192, %f191, %f189, %p13;
	selp.f32 	%f226, %f225, %f223, %p19;
	selp.f32 	%f261, %f260, %f258, %p25;
	selp.f32 	%f295, %f294, %f292, %p31;
	selp.f32 	%f330, %f329, %f327, %p37;
	selp.f32 	%f364, %f363, %f361, %p43;
	selp.f32 	%f399, %f398, %f396, %p49;
	selp.f32 	%f433, %f432, %f430, %p55;
	add.f32 	%f589, %f905, %f905;
	add.f32 	%f641, %f909, %f909;
	add.f32 	%f193, %f192, %f192;
	add.f32 	%f227, %f226, %f226;
	add.f32 	%f262, %f261, %f261;
	add.f32 	%f296, %f295, %f295;
	add.f32 	%f331, %f330, %f330;
	add.f32 	%f365, %f364, %f364;
	add.f32 	%f400, %f399, %f399;
	add.f32 	%f434, %f433, %f433;
	add.f32 	%f483, %f897, %f897;
	add.f32 	%f535, %f901, %f901;
	mov.b32 	%r294, %f589;
	mov.b32 	%r325, %f641;
	add.f32 	%f694, %f913, %f913;
	add.f32 	%f746, %f917, %f917;
	mov.b32 	%r171, %f193;
	mov.b32 	%r178, %f227;
	mov.b32 	%r189, %f262;
	mov.b32 	%r196, %f296;
	mov.b32 	%r207, %f331;
	mov.b32 	%r214, %f365;
	mov.b32 	%r225, %f400;
	mov.b32 	%r232, %f434;
	mov.b32 	%r250, %f483;
	mov.b32 	%r273, %f535;
	and.b32  	%r295, %r294, -2147483648;
	and.b32  	%r326, %r325, -2147483648;
	mov.b32 	%r343, %f694;
	mov.b32 	%r366, %f746;
	add.f32 	%f799, %f925, %f925;
	and.b32  	%r172, %r171, -2147483648;
	and.b32  	%r179, %r178, -2147483648;
	and.b32  	%r190, %r189, -2147483648;
	and.b32  	%r197, %r196, -2147483648;
	and.b32  	%r208, %r207, -2147483648;
	and.b32  	%r215, %r214, -2147483648;
	and.b32  	%r226, %r225, -2147483648;
	and.b32  	%r233, %r232, -2147483648;
	and.b32  	%r251, %r250, -2147483648;
	and.b32  	%r274, %r273, -2147483648;
	or.b32  	%r296, %r295, 1056964608;
	or.b32  	%r327, %r326, 1056964608;
	and.b32  	%r344, %r343, -2147483648;
	and.b32  	%r367, %r366, -2147483648;
	mov.b32 	%r383, %f799;
	or.b32  	%r173, %r172, 1056964608;
	or.b32  	%r180, %r179, 1056964608;
	or.b32  	%r191, %r190, 1056964608;
	or.b32  	%r198, %r197, 1056964608;
	or.b32  	%r209, %r208, 1056964608;
	or.b32  	%r216, %r215, 1056964608;
	or.b32  	%r227, %r226, 1056964608;
	or.b32  	%r234, %r233, 1056964608;
	or.b32  	%r252, %r251, 1056964608;
	or.b32  	%r275, %r274, 1056964608;
	mov.b32 	%f590, %r296;
	mov.b32 	%f642, %r327;
	or.b32  	%r345, %r344, 1056964608;
	or.b32  	%r368, %r367, 1056964608;
	and.b32  	%r384, %r383, -2147483648;
	mov.b32 	%f194, %r173;
	mov.b32 	%f228, %r180;
	mov.b32 	%f263, %r191;
	mov.b32 	%f297, %r198;
	mov.b32 	%f332, %r209;
	mov.b32 	%f366, %r216;
	mov.b32 	%f401, %r227;
	mov.b32 	%f435, %r234;
	mov.b32 	%f484, %r252;
	mov.b32 	%f536, %r275;
	add.f32 	%f591, %f589, %f590;
	abs.f32 	%f593, %f589;
	add.f32 	%f643, %f641, %f642;
	abs.f32 	%f645, %f641;
	mov.b32 	%f695, %r345;
	mov.b32 	%f747, %r368;
	or.b32  	%r385, %r384, 1056964608;
	add.f32 	%f195, %f193, %f194;
	abs.f32 	%f197, %f193;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	add.f32 	%f264, %f262, %f263;
	abs.f32 	%f266, %f262;
	add.f32 	%f298, %f296, %f297;
	abs.f32 	%f300, %f296;
	add.f32 	%f333, %f331, %f332;
	abs.f32 	%f335, %f331;
	add.f32 	%f367, %f365, %f366;
	abs.f32 	%f369, %f365;
	add.f32 	%f402, %f400, %f401;
	abs.f32 	%f404, %f400;
	add.f32 	%f436, %f434, %f435;
	abs.f32 	%f438, %f434;
	add.f32 	%f485, %f483, %f484;
	abs.f32 	%f487, %f483;
	add.f32 	%f537, %f535, %f536;
	abs.f32 	%f539, %f535;
	cvt.rzi.f32.f32 	%f592, %f591;
	setp.gt.f32 	%p114, %f593, 0f4B000000;
	cvt.rzi.f32.f32 	%f644, %f643;
	setp.gt.f32 	%p134, %f645, 0f4B000000;
	add.f32 	%f696, %f694, %f695;
	abs.f32 	%f698, %f694;
	add.f32 	%f748, %f746, %f747;
	abs.f32 	%f750, %f746;
	mov.b32 	%f800, %r385;
	cvt.rzi.f32.f32 	%f196, %f195;
	setp.gt.f32 	%p14, %f197, 0f4B000000;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p20, %f231, 0f4B000000;
	cvt.rzi.f32.f32 	%f265, %f264;
	setp.gt.f32 	%p26, %f266, 0f4B000000;
	cvt.rzi.f32.f32 	%f299, %f298;
	setp.gt.f32 	%p32, %f300, 0f4B000000;
	cvt.rzi.f32.f32 	%f334, %f333;
	setp.gt.f32 	%p38, %f335, 0f4B000000;
	cvt.rzi.f32.f32 	%f368, %f367;
	setp.gt.f32 	%p44, %f369, 0f4B000000;
	cvt.rzi.f32.f32 	%f403, %f402;
	setp.gt.f32 	%p50, %f404, 0f4B000000;
	cvt.rzi.f32.f32 	%f437, %f436;
	setp.gt.f32 	%p56, %f438, 0f4B000000;
	cvt.rzi.f32.f32 	%f486, %f485;
	setp.gt.f32 	%p74, %f487, 0f4B000000;
	cvt.rzi.f32.f32 	%f538, %f537;
	setp.gt.f32 	%p94, %f539, 0f4B000000;
	selp.f32 	%f594, %f589, %f592, %p114;
	cvt.rzi.f32.f32 	%f595, %f589;
	setp.lt.f32 	%p115, %f593, 0f3F000000;
	selp.f32 	%f646, %f641, %f644, %p134;
	cvt.rzi.f32.f32 	%f647, %f641;
	setp.lt.f32 	%p135, %f645, 0f3F000000;
	cvt.rzi.f32.f32 	%f697, %f696;
	setp.gt.f32 	%p154, %f698, 0f4B000000;
	cvt.rzi.f32.f32 	%f749, %f748;
	setp.gt.f32 	%p174, %f750, 0f4B000000;
	add.f32 	%f801, %f799, %f800;
	abs.f32 	%f803, %f799;
	selp.f32 	%f198, %f193, %f196, %p14;
	cvt.rzi.f32.f32 	%f199, %f193;
	setp.lt.f32 	%p15, %f197, 0f3F000000;
	selp.f32 	%f232, %f227, %f230, %p20;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p21, %f231, 0f3F000000;
	selp.f32 	%f267, %f262, %f265, %p26;
	cvt.rzi.f32.f32 	%f268, %f262;
	setp.lt.f32 	%p27, %f266, 0f3F000000;
	selp.f32 	%f301, %f296, %f299, %p32;
	cvt.rzi.f32.f32 	%f302, %f296;
	setp.lt.f32 	%p33, %f300, 0f3F000000;
	selp.f32 	%f336, %f331, %f334, %p38;
	cvt.rzi.f32.f32 	%f337, %f331;
	setp.lt.f32 	%p39, %f335, 0f3F000000;
	selp.f32 	%f370, %f365, %f368, %p44;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p45, %f369, 0f3F000000;
	selp.f32 	%f405, %f400, %f403, %p50;
	cvt.rzi.f32.f32 	%f406, %f400;
	setp.lt.f32 	%p51, %f404, 0f3F000000;
	selp.f32 	%f439, %f434, %f437, %p56;
	cvt.rzi.f32.f32 	%f440, %f434;
	setp.lt.f32 	%p57, %f438, 0f3F000000;
	selp.f32 	%f488, %f483, %f486, %p74;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p75, %f487, 0f3F000000;
	selp.f32 	%f540, %f535, %f538, %p94;
	cvt.rzi.f32.f32 	%f541, %f535;
	setp.lt.f32 	%p95, %f539, 0f3F000000;
	selp.f32 	%f596, %f595, %f594, %p115;
	selp.f32 	%f648, %f647, %f646, %p135;
	selp.f32 	%f699, %f694, %f697, %p154;
	cvt.rzi.f32.f32 	%f700, %f694;
	setp.lt.f32 	%p155, %f698, 0f3F000000;
	selp.f32 	%f751, %f746, %f749, %p174;
	cvt.rzi.f32.f32 	%f752, %f746;
	setp.lt.f32 	%p175, %f750, 0f3F000000;
	cvt.rzi.f32.f32 	%f802, %f801;
	setp.gt.f32 	%p195, %f803, 0f4B000000;
	selp.f32 	%f200, %f199, %f198, %p15;
	selp.f32 	%f234, %f233, %f232, %p21;
	selp.f32 	%f269, %f268, %f267, %p27;
	selp.f32 	%f303, %f302, %f301, %p33;
	selp.f32 	%f338, %f337, %f336, %p39;
	selp.f32 	%f372, %f371, %f370, %p45;
	selp.f32 	%f407, %f406, %f405, %p51;
	selp.f32 	%f441, %f440, %f439, %p57;
	selp.f32 	%f490, %f489, %f488, %p75;
	selp.f32 	%f542, %f541, %f540, %p95;
	fma.rn.f32 	%f597, %f596, 0fBF000000, %f905;
	fma.rn.f32 	%f649, %f648, 0fBF000000, %f909;
	selp.f32 	%f701, %f700, %f699, %p155;
	selp.f32 	%f753, %f752, %f751, %p175;
	selp.f32 	%f804, %f799, %f802, %p195;
	cvt.rzi.f32.f32 	%f805, %f799;
	setp.lt.f32 	%p196, %f803, 0f3F000000;
	fma.rn.f32 	%f201, %f200, 0fBF000000, %f192;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f226;
	fma.rn.f32 	%f270, %f269, 0fBF000000, %f261;
	fma.rn.f32 	%f304, %f303, 0fBF000000, %f295;
	fma.rn.f32 	%f339, %f338, 0fBF000000, %f330;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f364;
	fma.rn.f32 	%f408, %f407, 0fBF000000, %f399;
	fma.rn.f32 	%f442, %f441, 0fBF000000, %f433;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f897;
	fma.rn.f32 	%f543, %f542, 0fBF000000, %f901;
	mul.f32 	%f598, %f597, %f597;
	mul.f32 	%f650, %f649, %f649;
	fma.rn.f32 	%f702, %f701, 0fBF000000, %f913;
	fma.rn.f32 	%f754, %f753, 0fBF000000, %f917;
	selp.f32 	%f806, %f805, %f804, %p196;
	mul.f32 	%f202, %f201, %f201;
	mul.f32 	%f236, %f235, %f235;
	mul.f32 	%f271, %f270, %f270;
	mul.f32 	%f305, %f304, %f304;
	mul.f32 	%f340, %f339, %f339;
	mul.f32 	%f374, %f373, %f373;
	mul.f32 	%f409, %f408, %f408;
	mul.f32 	%f443, %f442, %f442;
	mul.f32 	%f492, %f491, %f491;
	mul.f32 	%f544, %f543, %f543;
	fma.rn.f32 	%f599, %f598, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f600, %f598, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f651, %f650, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f652, %f650, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f703, %f702, %f702;
	mul.f32 	%f755, %f754, %f754;
	fma.rn.f32 	%f807, %f806, 0fBF000000, %f925;
	cvt.rzi.s32.f32 	%r174, %f200;
	fma.rn.f32 	%f203, %f202, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f204, %f202, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r181, %f234;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r192, %f269;
	fma.rn.f32 	%f272, %f271, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f273, %f271, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r199, %f303;
	fma.rn.f32 	%f306, %f305, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f307, %f305, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r210, %f338;
	fma.rn.f32 	%f341, %f340, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f342, %f340, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r217, %f372;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r228, %f407;
	fma.rn.f32 	%f410, %f409, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f411, %f409, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r235, %f441;
	fma.rn.f32 	%f444, %f443, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f445, %f443, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f545, %f544, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f546, %f544, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r297, %f596;
	fma.rn.f32 	%f601, %f599, %f598, 0fC0A55DF6;
	fma.rn.f32 	%f602, %f600, %f598, 0f4081E0CF;
	fma.rn.f32 	%f603, %f598, %f597, 0f00000000;
	cvt.rzi.s32.f32 	%r328, %f648;
	fma.rn.f32 	%f653, %f651, %f650, 0fC0A55DF6;
	fma.rn.f32 	%f654, %f652, %f650, 0f4081E0CF;
	fma.rn.f32 	%f655, %f650, %f649, 0f00000000;
	fma.rn.f32 	%f704, %f703, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f705, %f703, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f756, %f755, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f757, %f755, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f808, %f807, %f807;
	add.s32 	%r175, %r174, 1;
	fma.rn.f32 	%f205, %f203, %f202, 0fC0A55DF6;
	fma.rn.f32 	%f206, %f204, %f202, 0f4081E0CF;
	fma.rn.f32 	%f207, %f202, %f201, 0f00000000;
	add.s32 	%r182, %r181, 1;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	add.s32 	%r193, %r192, 1;
	fma.rn.f32 	%f274, %f272, %f271, 0fC0A55DF6;
	fma.rn.f32 	%f275, %f273, %f271, 0f4081E0CF;
	fma.rn.f32 	%f276, %f271, %f270, 0f00000000;
	add.s32 	%r200, %r199, 1;
	fma.rn.f32 	%f308, %f306, %f305, 0fC0A55DF6;
	fma.rn.f32 	%f309, %f307, %f305, 0f4081E0CF;
	fma.rn.f32 	%f310, %f305, %f304, 0f00000000;
	add.s32 	%r211, %r210, 1;
	fma.rn.f32 	%f343, %f341, %f340, 0fC0A55DF6;
	fma.rn.f32 	%f344, %f342, %f340, 0f4081E0CF;
	fma.rn.f32 	%f345, %f340, %f339, 0f00000000;
	add.s32 	%r218, %r217, 1;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	add.s32 	%r229, %r228, 1;
	fma.rn.f32 	%f412, %f410, %f409, 0fC0A55DF6;
	fma.rn.f32 	%f413, %f411, %f409, 0f4081E0CF;
	fma.rn.f32 	%f414, %f409, %f408, 0f00000000;
	add.s32 	%r236, %r235, 1;
	fma.rn.f32 	%f446, %f444, %f443, 0fC0A55DF6;
	fma.rn.f32 	%f447, %f445, %f443, 0f4081E0CF;
	fma.rn.f32 	%f448, %f443, %f442, 0f00000000;
	cvt.rzi.s32.f32 	%r253, %f490;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	cvt.rzi.s32.f32 	%r276, %f542;
	fma.rn.f32 	%f547, %f545, %f544, 0fC0A55DF6;
	fma.rn.f32 	%f548, %f546, %f544, 0f4081E0CF;
	fma.rn.f32 	%f549, %f544, %f543, 0f00000000;
	fma.rn.f32 	%f604, %f602, %f598, 0fC09DE9E6;
	fma.rn.f32 	%f605, %f601, %f603, 0f00000000;
	and.b32  	%r298, %r297, 1;
	fma.rn.f32 	%f656, %f654, %f650, 0fC09DE9E6;
	fma.rn.f32 	%f657, %f653, %f655, 0f00000000;
	and.b32  	%r329, %r328, 1;
	cvt.rzi.s32.f32 	%r346, %f701;
	fma.rn.f32 	%f706, %f704, %f703, 0fC0A55DF6;
	fma.rn.f32 	%f707, %f705, %f703, 0f4081E0CF;
	fma.rn.f32 	%f708, %f703, %f702, 0f00000000;
	cvt.rzi.s32.f32 	%r369, %f753;
	fma.rn.f32 	%f758, %f756, %f755, 0fC0A55DF6;
	fma.rn.f32 	%f759, %f757, %f755, 0f4081E0CF;
	fma.rn.f32 	%f760, %f755, %f754, 0f00000000;
	fma.rn.f32 	%f809, %f808, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f810, %f808, 0f3E684E12, 0fBFAAD2E0;
	shl.b32 	%r165, %r1, 2;
	fma.rn.f32 	%f208, %f206, %f202, 0fC09DE9E6;
	fma.rn.f32 	%f209, %f205, %f207, 0f00000000;
	and.b32  	%r176, %r175, 1;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r183, %r182, 1;
	fma.rn.f32 	%f277, %f275, %f271, 0fC09DE9E6;
	fma.rn.f32 	%f278, %f274, %f276, 0f00000000;
	and.b32  	%r194, %r193, 1;
	fma.rn.f32 	%f311, %f309, %f305, 0fC09DE9E6;
	fma.rn.f32 	%f312, %f308, %f310, 0f00000000;
	and.b32  	%r201, %r200, 1;
	fma.rn.f32 	%f346, %f344, %f340, 0fC09DE9E6;
	fma.rn.f32 	%f347, %f343, %f345, 0f00000000;
	and.b32  	%r212, %r211, 1;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	and.b32  	%r219, %r218, 1;
	fma.rn.f32 	%f415, %f413, %f409, 0fC09DE9E6;
	fma.rn.f32 	%f416, %f412, %f414, 0f00000000;
	and.b32  	%r230, %r229, 1;
	fma.rn.f32 	%f449, %f447, %f443, 0fC09DE9E6;
	fma.rn.f32 	%f450, %f446, %f448, 0f00000000;
	and.b32  	%r237, %r236, 1;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	and.b32  	%r254, %r253, 1;
	fma.rn.f32 	%f550, %f548, %f544, 0fC09DE9E6;
	fma.rn.f32 	%f551, %f547, %f549, 0f00000000;
	and.b32  	%r277, %r276, 1;
	fma.rn.f32 	%f606, %f604, %f598, 0f3F800000;
	fma.rn.f32 	%f607, %f597, 0f40490FDB, %f605;
	setp.eq.b32 	%p116, %r298, 1;
	fma.rn.f32 	%f658, %f656, %f650, 0f3F800000;
	fma.rn.f32 	%f659, %f649, 0f40490FDB, %f657;
	setp.eq.b32 	%p136, %r329, 1;
	fma.rn.f32 	%f709, %f707, %f703, 0fC09DE9E6;
	fma.rn.f32 	%f710, %f706, %f708, 0f00000000;
	and.b32  	%r347, %r346, 1;
	fma.rn.f32 	%f761, %f759, %f755, 0fC09DE9E6;
	fma.rn.f32 	%f762, %f758, %f760, 0f00000000;
	and.b32  	%r370, %r369, 1;
	cvt.rzi.s32.f32 	%r386, %f806;
	fma.rn.f32 	%f811, %f809, %f808, 0fC0A55DF6;
	fma.rn.f32 	%f812, %f810, %f808, 0f4081E0CF;
	fma.rn.f32 	%f813, %f808, %f807, 0f00000000;
	and.b32  	%r108, %r165, 1008;
	and.b32  	%r111, %r3, 2;
	fma.rn.f32 	%f210, %f208, %f202, 0f3F800000;
	fma.rn.f32 	%f211, %f201, 0f40490FDB, %f209;
	setp.eq.b32 	%p16, %r176, 1;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p22, %r183, 1;
	fma.rn.f32 	%f279, %f277, %f271, 0f3F800000;
	fma.rn.f32 	%f280, %f270, 0f40490FDB, %f278;
	setp.eq.b32 	%p28, %r194, 1;
	fma.rn.f32 	%f313, %f311, %f305, 0f3F800000;
	fma.rn.f32 	%f314, %f304, 0f40490FDB, %f312;
	setp.eq.b32 	%p34, %r201, 1;
	fma.rn.f32 	%f348, %f346, %f340, 0f3F800000;
	fma.rn.f32 	%f349, %f339, 0f40490FDB, %f347;
	setp.eq.b32 	%p40, %r212, 1;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	setp.eq.b32 	%p46, %r219, 1;
	fma.rn.f32 	%f417, %f415, %f409, 0f3F800000;
	fma.rn.f32 	%f418, %f408, 0f40490FDB, %f416;
	setp.eq.b32 	%p52, %r230, 1;
	fma.rn.f32 	%f451, %f449, %f443, 0f3F800000;
	fma.rn.f32 	%f452, %f442, 0f40490FDB, %f450;
	setp.eq.b32 	%p58, %r237, 1;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	setp.eq.b32 	%p76, %r254, 1;
	fma.rn.f32 	%f552, %f550, %f544, 0f3F800000;
	fma.rn.f32 	%f553, %f543, 0f40490FDB, %f551;
	setp.eq.b32 	%p96, %r277, 1;
	selp.f32 	%f608, %f606, %f607, %p116;
	and.b32  	%r299, %r297, 2;
	selp.f32 	%f660, %f658, %f659, %p136;
	and.b32  	%r330, %r328, 2;
	fma.rn.f32 	%f711, %f709, %f703, 0f3F800000;
	fma.rn.f32 	%f712, %f702, 0f40490FDB, %f710;
	setp.eq.b32 	%p156, %r347, 1;
	fma.rn.f32 	%f763, %f761, %f755, 0f3F800000;
	fma.rn.f32 	%f764, %f754, 0f40490FDB, %f762;
	setp.eq.b32 	%p176, %r370, 1;
	cvt.u16.u32 	%rs1, %r3;
	fma.rn.f32 	%f814, %f812, %f808, 0fC09DE9E6;
	fma.rn.f32 	%f815, %f811, %f813, 0f00000000;
	and.b32  	%r387, %r386, 1;
	and.b32  	%r107, %r106, 8;
	shl.b32 	%r109, %r3, 2;
	or.b32  	%r166, %r108, %r111;
	selp.f32 	%f212, %f210, %f211, %p16;
	and.b32  	%r177, %r175, 2;
	selp.f32 	%f246, %f244, %f245, %p22;
	and.b32  	%r184, %r182, 2;
	selp.f32 	%f281, %f279, %f280, %p28;
	and.b32  	%r195, %r193, 2;
	selp.f32 	%f315, %f313, %f314, %p34;
	and.b32  	%r202, %r200, 2;
	selp.f32 	%f350, %f348, %f349, %p40;
	and.b32  	%r213, %r211, 2;
	selp.f32 	%f384, %f382, %f383, %p46;
	and.b32  	%r220, %r218, 2;
	selp.f32 	%f419, %f417, %f418, %p52;
	and.b32  	%r231, %r229, 2;
	selp.f32 	%f453, %f451, %f452, %p58;
	and.b32  	%r238, %r236, 2;
	selp.f32 	%f502, %f500, %f501, %p76;
	and.b32  	%r255, %r253, 2;
	selp.f32 	%f554, %f552, %f553, %p96;
	and.b32  	%r278, %r276, 2;
	setp.eq.s32 	%p117, %r299, 0;
	neg.f32 	%f610, %f608;
	add.s32 	%r300, %r297, 1;
	cvt.rzi.f32.f32 	%f615, %f905;
	setp.eq.s32 	%p137, %r330, 0;
	neg.f32 	%f662, %f660;
	add.s32 	%r331, %r328, 1;
	cvt.rzi.f32.f32 	%f667, %f909;
	selp.f32 	%f713, %f711, %f712, %p156;
	and.b32  	%r348, %r346, 2;
	selp.f32 	%f765, %f763, %f764, %p176;
	and.b32  	%r371, %r369, 2;
	and.b16  	%rs2, %rs1, 2;
	fma.rn.f32 	%f816, %f814, %f808, 0f3F800000;
	fma.rn.f32 	%f817, %f807, 0f40490FDB, %f815;
	setp.eq.b32 	%p197, %r387, 1;
	and.b32  	%r110, %r109, 4;
	or.b32  	%r167, %r166, %r107;
	setp.eq.s32 	%p17, %r177, 0;
	sub.f32 	%f214, %f213, %f212;
	setp.eq.s32 	%p23, %r184, 0;
	sub.f32 	%f248, %f213, %f246;
	setp.eq.s32 	%p29, %r195, 0;
	sub.f32 	%f283, %f213, %f281;
	setp.eq.s32 	%p35, %r202, 0;
	sub.f32 	%f317, %f213, %f315;
	setp.eq.s32 	%p41, %r213, 0;
	sub.f32 	%f352, %f213, %f350;
	setp.eq.s32 	%p47, %r220, 0;
	sub.f32 	%f386, %f213, %f384;
	setp.eq.s32 	%p53, %r231, 0;
	sub.f32 	%f421, %f213, %f419;
	setp.eq.s32 	%p59, %r238, 0;
	sub.f32 	%f455, %f213, %f453;
	setp.eq.s32 	%p77, %r255, 0;
	neg.f32 	%f504, %f502;
	add.s32 	%r256, %r253, 1;
	cvt.rzi.f32.f32 	%f509, %f897;
	setp.eq.s32 	%p97, %r278, 0;
	neg.f32 	%f556, %f554;
	add.s32 	%r279, %r276, 1;
	cvt.rzi.f32.f32 	%f561, %f901;
	selp.f32 	%f609, %f607, %f606, %p116;
	selp.f32 	%f611, %f608, %f610, %p117;
	and.b32  	%r301, %r300, 2;
	setp.eq.f32 	%p119, %f615, %f905;
	mul.f32 	%f616, %f905, 0f00000000;
	selp.f32 	%f661, %f659, %f658, %p136;
	selp.f32 	%f663, %f660, %f662, %p137;
	and.b32  	%r332, %r331, 2;
	setp.eq.f32 	%p139, %f667, %f909;
	mul.f32 	%f668, %f909, 0f00000000;
	setp.eq.s32 	%p157, %r348, 0;
	neg.f32 	%f715, %f713;
	add.s32 	%r349, %r346, 1;
	cvt.rzi.f32.f32 	%f720, %f913;
	setp.eq.s32 	%p177, %r371, 0;
	neg.f32 	%f767, %f765;
	add.s32 	%r372, %r369, 1;
	cvt.rzi.f32.f32 	%f772, %f917;
	shl.b16 	%rs3, %rs1, 1;
	shr.u16 	%rs4, %rs2, 1;
	selp.f32 	%f818, %f816, %f817, %p197;
	and.b32  	%r388, %r386, 2;
	or.b32  	%r168, %r167, %r110;
	selp.f32 	%f215, %f212, %f214, %p17;
	selp.f32 	%f249, %f246, %f248, %p23;
	selp.f32 	%f284, %f281, %f283, %p29;
	selp.f32 	%f318, %f315, %f317, %p35;
	selp.f32 	%f353, %f350, %f352, %p41;
	selp.f32 	%f387, %f384, %f386, %p47;
	selp.f32 	%f422, %f419, %f421, %p53;
	selp.f32 	%f456, %f453, %f455, %p59;
	selp.f32 	%f503, %f501, %f500, %p76;
	selp.f32 	%f505, %f502, %f504, %p77;
	and.b32  	%r257, %r256, 2;
	setp.eq.f32 	%p79, %f509, %f897;
	mul.f32 	%f510, %f897, 0f00000000;
	selp.f32 	%f555, %f553, %f552, %p96;
	selp.f32 	%f557, %f554, %f556, %p97;
	and.b32  	%r280, %r279, 2;
	setp.eq.f32 	%p99, %f561, %f901;
	mul.f32 	%f562, %f901, 0f00000000;
	setp.eq.s32 	%p118, %r301, 0;
	sub.f32 	%f613, %f213, %f609;
	selp.f32 	%f88, %f616, %f611, %p119;
	abs.f32 	%f617, %f905;
	setp.eq.s32 	%p138, %r332, 0;
	sub.f32 	%f665, %f213, %f661;
	selp.f32 	%f669, %f668, %f663, %p139;
	abs.f32 	%f670, %f909;
	selp.f32 	%f714, %f712, %f711, %p156;
	selp.f32 	%f716, %f713, %f715, %p157;
	and.b32  	%r350, %r349, 2;
	setp.eq.f32 	%p159, %f720, %f913;
	mul.f32 	%f721, %f913, 0f00000000;
	shr.u32 	%r114, %r3, 2;
	selp.f32 	%f766, %f764, %f763, %p176;
	selp.f32 	%f768, %f765, %f767, %p177;
	and.b32  	%r373, %r372, 2;
	setp.eq.f32 	%p179, %f772, %f917;
	mul.f32 	%f773, %f917, 0f00000000;
	or.b16  	%rs5, %rs3, %rs4;
	setp.eq.s32 	%p198, %r388, 0;
	neg.f32 	%f820, %f818;
	add.s32 	%r389, %r386, 1;
	cvt.rzi.f32.f32 	%f825, %f925;
	shr.u32 	%r169, %r168, 1;
	mul.f32 	%f161, %f215, %f215;
	mul.f32 	%f4, %f249, %f249;
	mul.f32 	%f8, %f284, %f284;
	mul.f32 	%f13, %f318, %f318;
	mul.f32 	%f17, %f353, %f353;
	mul.f32 	%f22, %f387, %f387;
	mul.f32 	%f26, %f422, %f422;
	mul.f32 	%f31, %f456, %f456;
	setp.eq.s32 	%p78, %r257, 0;
	sub.f32 	%f507, %f213, %f503;
	selp.f32 	%f52, %f510, %f505, %p79;
	abs.f32 	%f511, %f897;
	setp.eq.s32 	%p98, %r280, 0;
	sub.f32 	%f559, %f213, %f555;
	selp.f32 	%f563, %f562, %f557, %p99;
	abs.f32 	%f564, %f901;
	selp.f32 	%f614, %f609, %f613, %p118;
	setp.gt.f32 	%p120, %f617, 0f4B800000;
	add.f32 	%f618, %f88, 0f3F800000;
	selp.f32 	%f666, %f661, %f665, %p138;
	setp.gt.f32 	%p140, %f670, 0f4B800000;
	add.f32 	%f671, %f669, 0f3F800000;
	setp.eq.s32 	%p158, %r350, 0;
	sub.f32 	%f718, %f213, %f714;
	selp.f32 	%f124, %f721, %f716, %p159;
	abs.f32 	%f722, %f913;
	setp.eq.s32 	%p178, %r373, 0;
	sub.f32 	%f770, %f213, %f766;
	selp.f32 	%f774, %f773, %f768, %p179;
	abs.f32 	%f775, %f917;
	shr.u32 	%r81, %r3, 4;
	and.b16  	%rs6, %rs5, 3;
	and.b32  	%r374, %r114, 2;
	selp.f32 	%f819, %f817, %f816, %p197;
	selp.f32 	%f821, %f818, %f820, %p198;
	and.b32  	%r390, %r389, 2;
	setp.eq.f32 	%p200, %f825, %f925;
	mul.f32 	%f826, %f925, 0f00000000;
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd54, %r169, 4;
	mul.f32 	%f219, %f161, 0f3D09A17B;
	mul.f32 	%f253, %f4, 0f3D09A17B;
	mul.f32 	%f288, %f8, 0f3D09A17B;
	mul.f32 	%f322, %f13, 0f3D09A17B;
	mul.f32 	%f357, %f17, 0f3D09A17B;
	mul.f32 	%f391, %f22, 0f3D09A17B;
	mul.f32 	%f426, %f26, 0f3D09A17B;
	mul.f32 	%f459, %f31, 0f3D09A17B;
	selp.f32 	%f508, %f503, %f507, %p78;
	setp.gt.f32 	%p80, %f511, 0f4B800000;
	add.f32 	%f512, %f52, 0f3F800000;
	selp.f32 	%f560, %f555, %f559, %p98;
	setp.gt.f32 	%p100, %f564, 0f4B800000;
	add.f32 	%f565, %f563, 0f3F800000;
	selp.f32 	%f89, %f618, %f614, %p120;
	selp.f32 	%f672, %f671, %f666, %p140;
	selp.f32 	%f719, %f714, %f718, %p158;
	setp.gt.f32 	%p160, %f722, 0f4B800000;
	add.f32 	%f723, %f124, 0f3F800000;
	selp.f32 	%f771, %f766, %f770, %p178;
	setp.gt.f32 	%p180, %f775, 0f4B800000;
	add.f32 	%f776, %f774, 0f3F800000;
	cvt.u32.u16 	%r82, %rs6;
	or.b32  	%r83, %r374, %r81;
	setp.eq.s32 	%p199, %r390, 0;
	sub.f32 	%f823, %f213, %f819;
	selp.f32 	%f827, %f826, %f821, %p200;
	abs.f32 	%f828, %f925;
	add.s64 	%rd55, %rd1, %rd54;
	mul.f32 	%f3, %f219, %f887;
	mul.f32 	%f254, %f253, %f888;
	mul.f32 	%f12, %f288, %f889;
	mul.f32 	%f323, %f322, %f890;
	mul.f32 	%f21, %f357, %f891;
	mul.f32 	%f392, %f391, %f892;
	mul.f32 	%f30, %f426, %f893;
	mul.f32 	%f460, %f459, %f894;
	selp.f32 	%f53, %f512, %f508, %p80;
	selp.f32 	%f566, %f565, %f560, %p100;
	mov.b32 	%r315, %f672;
	mov.b32 	%r314, %f89;
	mov.b32 	%r321, %f669;
	mov.b32 	%r320, %f88;
	selp.f32 	%f125, %f723, %f719, %p160;
	selp.f32 	%f777, %f776, %f771, %p180;
	setp.eq.s32 	%p194, %r83, %r82;
	selp.f32 	%f824, %f819, %f823, %p199;
	setp.gt.f32 	%p201, %f828, 0f4B800000;
	add.f32 	%f829, %f827, 0f3F800000;
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	ld.global.u32 	%r112, [%rd55];
	mov.b32 	%r187, %f254;
	mov.b32 	%r186, %f3;
	mov.b32 	%r205, %f323;
	mov.b32 	%r204, %f12;
	mov.b32 	%r223, %f392;
	mov.b32 	%r222, %f21;
	mov.b32 	%r241, %f460;
	mov.b32 	%r240, %f30;
	mov.b32 	%r269, %f566;
	mov.b32 	%r268, %f53;
	mov.b32 	%r272, %f563;
	mov.b32 	%r271, %f52;
	xor.b32  	%r318, %r321, -2147483648;
	xor.b32  	%r317, %r320, -2147483648;
	mov.b32 	%r362, %f777;
	mov.b32 	%r361, %f125;
	mov.b32 	%r365, %f774;
	mov.b32 	%r364, %f124;
	selp.f32 	%f830, %f829, %f824, %p201;
	selp.f32 	%f178, 0f3F800000, 0f00000000, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r185, %r187, %r186;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r203, %r205, %r204;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r221, %r223, %r222;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r239, %r241, %r240;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r267, %r269, %r268;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r270, %r272, %r271;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r313, %r315, %r314;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r316, %r318, %r317;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r319, %r321, %r320;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r322, %r315, %r314;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r360, %r362, %r361;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r363, %r365, %r364;
	// end inline asm
	mul.f32 	%f179, %f830, %f178;
	mul.f32 	%f180, %f827, %f178;
	add.f32 	%f853, %f921, %f921;
	mov.b32 	%r413, %f853;
	and.b32  	%r414, %r413, -2147483648;
	or.b32  	%r415, %r414, 1056964608;
	mov.b32 	%f854, %r415;
	add.f32 	%f855, %f853, %f854;
	cvt.rzi.f32.f32 	%f856, %f855;
	abs.f32 	%f857, %f853;
	setp.gt.f32 	%p215, %f857, 0f4B000000;
	selp.f32 	%f858, %f853, %f856, %p215;
	cvt.rzi.f32.f32 	%f859, %f853;
	setp.lt.f32 	%p216, %f857, 0f3F000000;
	selp.f32 	%f860, %f859, %f858, %p216;
	cvt.rzi.s32.f32 	%r416, %f860;
	fma.rn.f32 	%f861, %f860, 0fBF000000, %f921;
	mul.f32 	%f862, %f861, %f861;
	fma.rn.f32 	%f863, %f862, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f864, %f862, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f865, %f863, %f862, 0fC0A55DF6;
	fma.rn.f32 	%f866, %f864, %f862, 0f4081E0CF;
	fma.rn.f32 	%f867, %f862, %f861, 0f00000000;
	fma.rn.f32 	%f868, %f866, %f862, 0fC09DE9E6;
	fma.rn.f32 	%f869, %f865, %f867, 0f00000000;
	fma.rn.f32 	%f870, %f868, %f862, 0f3F800000;
	fma.rn.f32 	%f871, %f861, 0f40490FDB, %f869;
	and.b32  	%r417, %r416, 1;
	setp.eq.b32 	%p217, %r417, 1;
	selp.f32 	%f872, %f870, %f871, %p217;
	selp.f32 	%f873, %f871, %f870, %p217;
	and.b32  	%r418, %r416, 2;
	setp.eq.s32 	%p218, %r418, 0;
	neg.f32 	%f874, %f872;
	selp.f32 	%f875, %f872, %f874, %p218;
	add.s32 	%r419, %r416, 1;
	and.b32  	%r420, %r419, 2;
	setp.eq.s32 	%p219, %r420, 0;
	sub.f32 	%f877, %f213, %f873;
	selp.f32 	%f878, %f873, %f877, %p219;
	cvt.rzi.f32.f32 	%f879, %f921;
	setp.eq.f32 	%p220, %f879, %f921;
	mul.f32 	%f880, %f921, 0f00000000;
	selp.f32 	%f881, %f880, %f875, %p220;
	abs.f32 	%f882, %f921;
	setp.gt.f32 	%p221, %f882, 0f4B800000;
	add.f32 	%f883, %f881, 0f3F800000;
	selp.f32 	%f884, %f883, %f878, %p221;
	mul.f32 	%f885, %f884, %f178;
	mul.f32 	%f886, %f881, %f178;
	mov.b32 	%r403, %f885;
	mov.b32 	%r402, %f179;
	// begin inline asm
	cvt.rn.f16x2.f32 %r401, %r403, %r402;
	// end inline asm
	mov.b32 	%r409, %f886;
	xor.b32  	%r406, %r409, -2147483648;
	mov.b32 	%r408, %f180;
	xor.b32  	%r405, %r408, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r404, %r406, %r405;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r407, %r409, %r408;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r410, %r403, %r402;
	// end inline asm
	shl.b32 	%r422, %r6, 13;
	and.b32  	%r423, %r109, 28;
	shl.b32 	%r424, %r1, 5;
	and.b32  	%r425, %r424, 32;
	or.b32  	%r426, %r423, %r425;
	and.b32  	%r427, %r4, 3;
	and.b32  	%r428, %r114, 4;
	or.b32  	%r96, %r427, %r428;
	shl.b32 	%r429, %r4, 2;
	and.b32  	%r97, %r429, 48;
	and.b32  	%r98, %r3, 8;
	and.b32  	%r430, %r2, 6144;
	and.b32  	%r431, %r424, 64;
	or.b32  	%r432, %r431, %r430;
	or.b32  	%r433, %r432, %r426;
	or.b32  	%r99, %r433, %r422;
	shl.b32 	%r434, %r3, 4;
	or.b32  	%r435, %r98, %r434;
	shr.u32 	%r436, %r435, 2;
	and.b32  	%r437, %r436, 30;
	and.b32  	%r438, %r5, 32;
	shl.b32 	%r439, %r4, 1;
	shl.b32 	%r440, %r3, 3;
	and.b32  	%r441, %r440, 64;
	or.b32  	%r442, %r441, %r439;
	and.b32  	%r443, %r106, 32;
	or.b32  	%r444, %r442, %r443;
	shr.u32 	%r445, %r444, 2;
	or.b32  	%r446, %r445, %r438;
	or.b32  	%r447, %r107, %r111;
	or.b32  	%r448, %r447, %r110;
	shr.u32 	%r449, %r448, 1;
	mad.lo.s32 	%r450, %r449, 65, %r446;
	and.b32  	%r100, %r4, 12;
	shl.b32 	%r451, %r8, 17;
	add.s32 	%r452, %r451, -393216;
	and.b32  	%r453, %r429, 12;
	or.b32  	%r454, %r453, %r36;
	or.b32  	%r455, %r454, %r108;
	shl.b32 	%r456, %r455, 7;
	or.b32  	%r457, %r426, %r431;
	or.b32  	%r101, %r457, %r456;
	cvt.s64.s32 	%rd5, %r452;
	shr.u32 	%r458, %r170, 2;
	setp.gt.u32 	%p223, %r3, 15;
	shr.u32 	%r459, %r4, 2;
	or.b32  	%r460, %r459, 4;
	or.b32  	%r461, %r459, 8;
	or.b32  	%r462, %r459, 12;
	bfe.s32 	%r463, %r4, 1, 1;
	and.b32  	%r464, %r4, 2;
	setp.eq.s32 	%p224, %r464, 0;
	and.b32  	%r465, %r463, 130;
	selp.b32 	%r466, 65, 0, %p223;
	and.b32  	%r467, %r4, 1;
	neg.s32 	%r468, %r467;
	setp.eq.b32 	%p225, %r467, 1;
	and.b32  	%r469, %r468, 260;
	mul.lo.s32 	%r470, %r459, 545;
	add.s32 	%r471, %r469, %r437;
	add.s32 	%r472, %r471, %r465;
	add.s32 	%r473, %r472, %r466;
	add.s32 	%r474, %r473, %r470;
	mul.wide.u32 	%rd56, %r474, 4;
	mov.u64 	%rd57, shmem;
	add.s64 	%rd6, %rd57, %rd56;
	cvt.u64.u32 	%rd58, %r470;
	selp.b64 	%rd59, 65, 0, %p223;
	selp.b64 	%rd60, 0, 130, %p224;
	selp.b64 	%rd61, 260, 0, %p225;
	cvt.u64.u32 	%rd62, %r437;
	add.s64 	%rd63, %rd62, %rd61;
	add.s64 	%rd64, %rd63, %rd60;
	add.s64 	%rd65, %rd64, %rd59;
	add.s64 	%rd66, %rd65, %rd58;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd7, %rd57, %rd67;
	mul.lo.s32 	%r475, %r81, 65;
	mul.lo.s32 	%r476, %r460, 545;
	add.s32 	%r477, %r472, %r475;
	add.s32 	%r478, %r477, %r476;
	mul.wide.u32 	%rd68, %r478, 4;
	add.s64 	%rd8, %rd57, %rd68;
	cvt.u64.u32 	%rd69, %r476;
	cvt.u64.u32 	%rd70, %r475;
	add.s64 	%rd71, %rd64, %rd70;
	add.s64 	%rd72, %rd71, %rd69;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd9, %rd57, %rd73;
	mul.lo.s32 	%r479, %r461, 545;
	add.s32 	%r480, %r477, %r479;
	mul.wide.u32 	%rd74, %r480, 4;
	add.s64 	%rd10, %rd57, %rd74;
	cvt.u64.u32 	%rd75, %r479;
	add.s64 	%rd76, %rd71, %rd75;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd11, %rd57, %rd77;
	mul.lo.s32 	%r481, %r462, 545;
	add.s32 	%r482, %r477, %r481;
	mul.wide.u32 	%rd78, %r482, 4;
	add.s64 	%rd12, %rd57, %rd78;
	cvt.u64.u32 	%rd79, %r481;
	add.s64 	%rd80, %rd71, %rd79;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd13, %rd57, %rd81;
	and.b32  	%r483, %r3, 1;
	neg.s32 	%r484, %r483;
	and.b32  	%r485, %r484, 130;
	and.b32  	%r487, %r333, 260;
	and.b32  	%r488, %r439, 6;
	or.b32  	%r489, %r488, %r81;
	mul.lo.s32 	%r490, %r489, 65;
	add.s32 	%r491, %r437, %r490;
	add.s32 	%r492, %r491, %r470;
	mul.wide.u32 	%rd82, %r492, 4;
	add.s64 	%rd14, %rd57, %rd82;
	cvt.u64.u32 	%rd83, %r490;
	add.s64 	%rd84, %rd62, %rd83;
	add.s64 	%rd85, %rd84, %rd58;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd15, %rd57, %rd86;
	add.s32 	%r493, %r491, %r476;
	mul.wide.u32 	%rd87, %r493, 4;
	add.s64 	%rd16, %rd57, %rd87;
	add.s64 	%rd88, %rd84, %rd69;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd17, %rd57, %rd89;
	add.s32 	%r494, %r491, %r479;
	mul.wide.u32 	%rd90, %r494, 4;
	add.s64 	%rd18, %rd57, %rd90;
	add.s64 	%rd91, %rd84, %rd75;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd19, %rd57, %rd92;
	add.s32 	%r495, %r491, %r481;
	mul.wide.u32 	%rd93, %r495, 4;
	add.s64 	%rd20, %rd57, %rd93;
	add.s64 	%rd94, %rd84, %rd79;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd21, %rd57, %rd95;
	mul.wide.u32 	%rd96, %r450, 4;
	add.s64 	%rd22, %rd57, %rd96;
	or.b32  	%r496, %r487, %r485;
	add.s32 	%r497, %r496, %r446;
	mad.lo.s32 	%r498, %r458, 65, %r497;
	mul.wide.u32 	%rd97, %r498, 4;
	add.s64 	%rd23, %rd57, %rd97;
	setp.eq.s32 	%p226, %r98, 0;
	mov.u16 	%rs72, 25600;
	mov.u16 	%rs46, 21504;
	mov.u16 	%rs80, 18432;
	mov.u16 	%rs68, -14592;
	setp.eq.s32 	%p240, %r100, 12;
	mov.u32 	%r1205, %r1189;
	mov.u32 	%r1213, %r1189;
	mov.u32 	%r1212, %r1189;
	mov.u32 	%r105, %r1189;
	bra.uni 	$L__BB0_128;
$L__BB0_145:                            // %pass7894
                                        //   in Loop: Header=BB0_128 Depth=1
	or.b32  	%r1185, %r1180, 1572864;
	cvt.s64.s32 	%rd142, %r1185;
	add.s64 	%rd143, %rd142, %rd5;
	shr.u64 	%rd144, %rd143, 38;
	add.s64 	%rd145, %rd143, %rd144;
	shr.s64 	%rd146, %rd145, 26;
	setp.lt.s64 	%p253, %rd143, 0;
	and.b64  	%rd147, %rd145, -67108864;
	setp.ne.s64 	%p254, %rd147, %rd143;
	and.pred  	%p255, %p253, %p254;
	selp.u64 	%rd148, 1, 0, %p255;
	sub.s64 	%rd149, %rd148, %rd146;
	shl.b64 	%rd150, %rd149, 26;
	add.s64 	%rd151, %rd150, %rd143;
	shl.b64 	%rd152, %rd151, 2;
	add.s64 	%rd153, %rd3, %rd152;
	st.global.v4.u32 	[%rd153], {%r150, %r152, %r151, %r153};
	setp.ne.s32 	%p256, %r105, 7936;
	add.s32 	%r105, %r105, 256;
	add.s32 	%r1186, %r105, %r6;
	setp.gt.s32 	%p257, %r7, %r1186;
	and.pred  	%p258, %p256, %p257;
	@%p258 bra 	$L__BB0_128;
	bra.uni 	$L__BB0_146;
$L__BB0_128:                            // %L1482
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_129 Depth 2
	or.b32  	%r564, %r105, %r96;
	or.b32  	%r565, %r564, %r97;
	or.b32  	%r566, %r565, %r98;
	shl.b32 	%r567, %r566, 13;
	add.s32 	%r568, %r99, %r567;
	shr.s32 	%r569, %r568, 31;
	shr.u32 	%r570, %r569, 6;
	add.s32 	%r571, %r568, %r570;
	shr.s32 	%r572, %r571, 26;
	setp.lt.s32 	%p227, %r568, 0;
	and.b32  	%r573, %r571, -67108864;
	setp.ne.s32 	%p228, %r573, %r568;
	and.pred  	%p229, %p227, %p228;
	selp.u32 	%r574, 1, 0, %p229;
	sub.s32 	%r575, %r574, %r572;
	shl.b32 	%r576, %r575, 26;
	or.b32  	%r577, %r568, 1;
	add.s32 	%r578, %r577, %r576;
	mul.wide.s32 	%rd98, %r578, 4;
	add.s64 	%rd99, %rd2, %rd98;
	ld.global.v4.u32 	{%r579, %r580, %r581, %r582}, [%rd99+-4];
	or.b32  	%r583, %r567, 524288;
	add.s32 	%r584, %r99, %r583;
	shr.s32 	%r585, %r584, 31;
	shr.u32 	%r586, %r585, 6;
	add.s32 	%r587, %r584, %r586;
	shr.s32 	%r588, %r587, 26;
	setp.lt.s32 	%p230, %r584, 0;
	and.b32  	%r589, %r587, -67108864;
	setp.ne.s32 	%p231, %r589, %r584;
	and.pred  	%p232, %p230, %p231;
	selp.u32 	%r590, 1, 0, %p232;
	sub.s32 	%r591, %r590, %r588;
	shl.b32 	%r592, %r591, 26;
	or.b32  	%r593, %r584, 1;
	add.s32 	%r594, %r593, %r592;
	mul.wide.s32 	%rd100, %r594, 4;
	add.s64 	%rd101, %rd2, %rd100;
	ld.global.v4.u32 	{%r595, %r596, %r597, %r598}, [%rd101+-4];
	or.b32  	%r599, %r567, 1048576;
	add.s32 	%r600, %r99, %r599;
	shr.s32 	%r601, %r600, 31;
	shr.u32 	%r602, %r601, 6;
	add.s32 	%r603, %r600, %r602;
	shr.s32 	%r604, %r603, 26;
	setp.lt.s32 	%p233, %r600, 0;
	and.b32  	%r605, %r603, -67108864;
	setp.ne.s32 	%p234, %r605, %r600;
	and.pred  	%p235, %p233, %p234;
	selp.u32 	%r606, 1, 0, %p235;
	sub.s32 	%r607, %r606, %r604;
	shl.b32 	%r608, %r607, 26;
	or.b32  	%r609, %r600, 1;
	add.s32 	%r610, %r609, %r608;
	mul.wide.s32 	%rd102, %r610, 4;
	add.s64 	%rd103, %rd2, %rd102;
	ld.global.v4.u32 	{%r611, %r612, %r613, %r614}, [%rd103+-4];
	or.b32  	%r615, %r567, 1572864;
	add.s32 	%r616, %r99, %r615;
	shr.s32 	%r617, %r616, 31;
	shr.u32 	%r618, %r617, 6;
	add.s32 	%r619, %r616, %r618;
	shr.s32 	%r620, %r619, 26;
	setp.lt.s32 	%p236, %r616, 0;
	and.b32  	%r621, %r619, -67108864;
	setp.ne.s32 	%p237, %r621, %r616;
	and.pred  	%p238, %p236, %p237;
	selp.u32 	%r622, 1, 0, %p238;
	sub.s32 	%r623, %r622, %r620;
	shl.b32 	%r624, %r623, 26;
	or.b32  	%r625, %r616, 1;
	add.s32 	%r626, %r625, %r624;
	mul.wide.s32 	%rd104, %r626, 4;
	add.s64 	%rd105, %rd2, %rd104;
	ld.global.v4.u32 	{%r627, %r628, %r629, %r630}, [%rd105+-4];
	selp.b32 	%r631, %r581, %r579, %p226;
	shfl.sync.bfly.b32	%r632, %r631, 8, 31, -1;
	selp.b32 	%r500, %r579, %r632, %p226;
	selp.b32 	%r501, %r632, %r581, %p226;
	selp.b32 	%r633, %r582, %r580, %p226;
	shfl.sync.bfly.b32	%r634, %r633, 8, 31, -1;
	selp.b32 	%r508, %r580, %r634, %p226;
	selp.b32 	%r509, %r634, %r582, %p226;
	selp.b32 	%r635, %r597, %r595, %p226;
	shfl.sync.bfly.b32	%r636, %r635, 8, 31, -1;
	selp.b32 	%r516, %r595, %r636, %p226;
	selp.b32 	%r517, %r636, %r597, %p226;
	selp.b32 	%r637, %r598, %r596, %p226;
	shfl.sync.bfly.b32	%r638, %r637, 8, 31, -1;
	selp.b32 	%r524, %r596, %r638, %p226;
	selp.b32 	%r525, %r638, %r598, %p226;
	selp.b32 	%r639, %r613, %r611, %p226;
	shfl.sync.bfly.b32	%r640, %r639, 8, 31, -1;
	selp.b32 	%r532, %r611, %r640, %p226;
	selp.b32 	%r533, %r640, %r613, %p226;
	selp.b32 	%r641, %r614, %r612, %p226;
	shfl.sync.bfly.b32	%r642, %r641, 8, 31, -1;
	selp.b32 	%r540, %r612, %r642, %p226;
	selp.b32 	%r541, %r642, %r614, %p226;
	selp.b32 	%r643, %r629, %r627, %p226;
	shfl.sync.bfly.b32	%r644, %r643, 8, 31, -1;
	selp.b32 	%r548, %r627, %r644, %p226;
	selp.b32 	%r549, %r644, %r629, %p226;
	selp.b32 	%r645, %r630, %r628, %p226;
	shfl.sync.bfly.b32	%r646, %r645, 8, 31, -1;
	selp.b32 	%r556, %r628, %r646, %p226;
	selp.b32 	%r557, %r646, %r630, %p226;
	mov.u32 	%r558, 21520;
	// begin inline asm
	prmt.b32 %r499, %r500, %r501, %r558;
	// end inline asm
	mov.u32 	%r562, 30258;
	// begin inline asm
	prmt.b32 %r503, %r500, %r501, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r507, %r508, %r509, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r511, %r508, %r509, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r515, %r516, %r517, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r519, %r516, %r517, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r523, %r524, %r525, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r527, %r524, %r525, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r531, %r532, %r533, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r535, %r532, %r533, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r539, %r540, %r541, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r543, %r540, %r541, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r547, %r548, %r549, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r551, %r548, %r549, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r555, %r556, %r557, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r559, %r556, %r557, %r562;
	// end inline asm
	st.shared.u32 	[%rd6], %r499;
	st.shared.u32 	[%rd7+128], %r503;
	st.shared.u32 	[%rd7+4], %r507;
	st.shared.u32 	[%rd7+132], %r511;
	st.shared.u32 	[%rd8], %r515;
	st.shared.u32 	[%rd9+128], %r519;
	st.shared.u32 	[%rd9+4], %r523;
	st.shared.u32 	[%rd9+132], %r527;
	st.shared.u32 	[%rd10], %r531;
	st.shared.u32 	[%rd11+128], %r535;
	st.shared.u32 	[%rd11+4], %r539;
	st.shared.u32 	[%rd11+132], %r543;
	st.shared.u32 	[%rd12], %r547;
	st.shared.u32 	[%rd13+128], %r551;
	st.shared.u32 	[%rd13+4], %r555;
	st.shared.u32 	[%rd13+132], %r559;
	bar.sync 	0;
	mov.u32 	%r1211, 256;
	mov.u64 	%rd156, %rd23;
	mov.u64 	%rd157, %rd22;
	mov.u32 	%r1214, %r1205;
$L__BB0_129:                            // %pass4946
                                        //   Parent Loop BB0_128 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1205, %r1213;
	mov.u32 	%r1213, %r1212;
	ld.shared.u32 	%r1212, [%rd156];
	// begin inline asm
	mov.b32 %r652, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r663, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r651, %r1212, -2004318072;
	mov.u32 	%r650, 983055;
	// begin inline asm
	lop3.b32 %r649, %r650, %r651, %r652, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r653, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r654, %r652, %r653;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r657, %r649, %r654;
	// end inline asm
	mov.u32 	%r661, 15728880;
	// begin inline asm
	lop3.b32 %r660, %r661, %r651, %r663, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r664, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r665, %r663, %r664;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r668, %r660, %r665;
	// end inline asm
	shr.u32 	%r673, %r651, 8;
	// begin inline asm
	lop3.b32 %r671, %r650, %r673, %r652, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r675, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r676, %r652, %r675;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r679, %r671, %r676;
	// end inline asm
	// begin inline asm
	lop3.b32 %r682, %r661, %r673, %r663, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r686, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r687, %r663, %r686;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r690, %r682, %r687;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r693, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r695, %r693, %r657;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r698, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r700, %r698, %r668;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r703, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r705, %r703, %r679;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r708, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r710, %r708, %r690;
	// end inline asm
	// begin inline asm
	mov.b32 %r718, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r729, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r717, %r1214, -2004318072;
	// begin inline asm
	lop3.b32 %r715, %r650, %r717, %r718, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r719, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r720, %r718, %r719;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r723, %r715, %r720;
	// end inline asm
	// begin inline asm
	lop3.b32 %r726, %r661, %r717, %r729, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r730, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r731, %r729, %r730;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r734, %r726, %r731;
	// end inline asm
	shr.u32 	%r739, %r717, 8;
	// begin inline asm
	lop3.b32 %r737, %r650, %r739, %r718, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r741, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r742, %r718, %r741;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r745, %r737, %r742;
	// end inline asm
	// begin inline asm
	lop3.b32 %r748, %r661, %r739, %r729, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r752, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r753, %r729, %r752;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r756, %r748, %r753;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r759, %r185, %r723, %r695;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r763, %r185, %r734, %r700;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r767, %r185, %r745, %r705;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r771, %r185, %r756, %r710;
	// end inline asm
	// begin inline asm
	mov.b32 %r780, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r791, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r779, %r1205, -2004318072;
	// begin inline asm
	lop3.b32 %r777, %r650, %r779, %r780, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r781, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r782, %r780, %r781;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r785, %r777, %r782;
	// end inline asm
	// begin inline asm
	lop3.b32 %r788, %r661, %r779, %r791, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r792, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r793, %r791, %r792;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r796, %r788, %r793;
	// end inline asm
	shr.u32 	%r801, %r779, 8;
	// begin inline asm
	lop3.b32 %r799, %r650, %r801, %r780, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r803, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r804, %r780, %r803;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r807, %r799, %r804;
	// end inline asm
	// begin inline asm
	lop3.b32 %r810, %r661, %r801, %r791, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r814, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r815, %r791, %r814;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r818, %r810, %r815;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r821, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r823, %r821, %r785, %r759;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r827, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r829, %r827, %r796, %r763;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r833, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r835, %r833, %r807, %r767;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r839, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r841, %r839, %r818, %r771;
	// end inline asm
	// begin inline asm
	mov.b32 %r850, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r861, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r849, %r1213, -2004318072;
	// begin inline asm
	lop3.b32 %r847, %r650, %r849, %r850, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r851, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r852, %r850, %r851;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r855, %r847, %r852;
	// end inline asm
	// begin inline asm
	lop3.b32 %r858, %r661, %r849, %r861, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r862, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r863, %r861, %r862;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r866, %r858, %r863;
	// end inline asm
	shr.u32 	%r871, %r849, 8;
	// begin inline asm
	lop3.b32 %r869, %r650, %r871, %r850, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r873, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r874, %r850, %r873;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r877, %r869, %r874;
	// end inline asm
	// begin inline asm
	lop3.b32 %r880, %r661, %r871, %r861, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r884, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r885, %r861, %r884;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r888, %r880, %r885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r914, %r221, %r855, %r823;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r911, %r221, %r866, %r829;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r923, %r221, %r877, %r835;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r920, %r221, %r888, %r841;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r907, %r270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r909, %r907, %r911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r912, %r267, %r914, %r909;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r916, %r270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r918, %r916, %r920;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r921, %r267, %r923, %r918;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r925, %r270, %r914;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r928, %r267, %r911, %r925;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r932, %r270, %r923;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r935, %r267, %r920, %r932;
	// end inline asm
	mov.u32 	%r947, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r966, %r963}, {%r313, %r319, %r316, %r322}, {%r912, %r928}, {%r947, %r947};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r975, %r972}, {%r313, %r319, %r316, %r322}, {%r921, %r935}, {%r947, %r947};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r959, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r961, %r959, %r963;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r964, %r360, %r966, %r961;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r968, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r970, %r968, %r972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r973, %r360, %r975, %r970;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r977, %r363, %r966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r980, %r360, %r963, %r977;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r984, %r363, %r975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r987, %r360, %r972, %r984;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r991, %r992}, {%r401, %r407, %r404, %r410}, {%r964, %r980}, {%r947, %r947};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1001, %r1002}, {%r401, %r407, %r404, %r410}, {%r973, %r987}, {%r947, %r947};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1011, %r112, %r991;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1014, %r112, %r992;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1017, %r112, %r1001;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1020, %r112, %r1002;
	// end inline asm
	// begin inline asm
	mov.b32 %r1023, {%rs68, %rs68};
	// end inline asm
	mov.u16 	%rs57, 18176;
	// begin inline asm
	mov.b32 %r1024, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1025, %r1011, %r1023;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1028, %r1025, %r1024;
	// end inline asm
	// begin inline asm
	mov.b32 %r1031, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1032, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1033, %r1014, %r1031;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1036, %r1033, %r1032;
	// end inline asm
	// begin inline asm
	mov.b32 %r1039, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1040, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1041, %r1017, %r1039;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1044, %r1041, %r1040;
	// end inline asm
	// begin inline asm
	mov.b32 %r1047, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1048, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1049, %r1020, %r1047;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1052, %r1049, %r1048;
	// end inline asm
	// begin inline asm
	mov.b32 %r1058, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r1056, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1057, %r1058, %r1056;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1060, %r1028, %r1057;
	// end inline asm
	// begin inline asm
	mov.b32 %r1063, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1064, %r1058, %r1063;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1067, %r1036, %r1064;
	// end inline asm
	// begin inline asm
	mov.b32 %r1070, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1071, %r1058, %r1070;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1074, %r1044, %r1071;
	// end inline asm
	// begin inline asm
	mov.b32 %r1077, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1078, %r1058, %r1077;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1081, %r1052, %r1078;
	// end inline asm
	mov.u32 	%r1087, 25152;
	// begin inline asm
	prmt.b32 %r1084, %r1060, %r1074, %r1087;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1088, %r1067, %r1081, %r1087;
	// end inline asm
	shl.b32 	%r1095, %r1088, 4;
	mov.u32 	%r1093, 252645135;
	// begin inline asm
	lop3.b32 %r1092, %r1093, %r1084, %r1095, 202;
	// end inline asm
	xor.b32  	%r1096, %r1092, -2004318072;
	st.shared.u32 	[%rd157], %r1096;
	add.s32 	%r1211, %r1211, -16;
	add.s64 	%rd157, %rd157, 2180;
	add.s64 	%rd156, %rd156, 2180;
	setp.eq.s32 	%p239, %r1211, 0;
	mov.u32 	%r1214, %r1205;
	@%p239 bra 	$L__BB0_130;
	bra.uni 	$L__BB0_129;
$L__BB0_130:                            // %guard_exit8049
                                        //   in Loop: Header=BB0_128 Depth=1
	bar.sync 	0;
	or.b32  	%r135, %r105, %r97;
	ld.shared.u32 	%r1102, [%rd14];
	ld.shared.u32 	%r1103, [%rd15+128];
	ld.shared.u32 	%r1110, [%rd15+4];
	ld.shared.u32 	%r1111, [%rd15+132];
	ld.shared.u32 	%r1118, [%rd16];
	ld.shared.u32 	%r1119, [%rd17+128];
	ld.shared.u32 	%r1126, [%rd17+4];
	ld.shared.u32 	%r1127, [%rd17+132];
	ld.shared.u32 	%r1134, [%rd18];
	ld.shared.u32 	%r1135, [%rd19+128];
	ld.shared.u32 	%r1142, [%rd19+4];
	ld.shared.u32 	%r1143, [%rd19+132];
	ld.shared.u32 	%r1150, [%rd20];
	ld.shared.u32 	%r1151, [%rd21+128];
	ld.shared.u32 	%r1158, [%rd21+4];
	ld.shared.u32 	%r1159, [%rd21+132];
	// begin inline asm
	prmt.b32 %r1097, %r1102, %r1103, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1101, %r1102, %r1103, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1105, %r1110, %r1111, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1109, %r1110, %r1111, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1113, %r1118, %r1119, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1117, %r1118, %r1119, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1121, %r1126, %r1127, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1125, %r1126, %r1127, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1129, %r1134, %r1135, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1133, %r1134, %r1135, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1137, %r1142, %r1143, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1141, %r1142, %r1143, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1145, %r1150, %r1151, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1149, %r1150, %r1151, %r562;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1153, %r1158, %r1159, %r558;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1157, %r1158, %r1159, %r562;
	// end inline asm
	selp.b32 	%r1161, %r1101, %r1097, %p226;
	shfl.sync.bfly.b32	%r140, %r1161, 8, 31, -1;
	selp.b32 	%r1162, %r1109, %r1105, %p226;
	shfl.sync.bfly.b32	%r141, %r1162, 8, 31, -1;
	selp.b32 	%r1163, %r1117, %r1113, %p226;
	shfl.sync.bfly.b32	%r1164, %r1163, 8, 31, -1;
	selp.b32 	%r142, %r1113, %r1164, %p226;
	selp.b32 	%r143, %r1164, %r1117, %p226;
	selp.b32 	%r1165, %r1125, %r1121, %p226;
	shfl.sync.bfly.b32	%r1166, %r1165, 8, 31, -1;
	selp.b32 	%r144, %r1121, %r1166, %p226;
	selp.b32 	%r145, %r1166, %r1125, %p226;
	selp.b32 	%r1167, %r1133, %r1129, %p226;
	shfl.sync.bfly.b32	%r1168, %r1167, 8, 31, -1;
	selp.b32 	%r1169, %r1141, %r1137, %p226;
	shfl.sync.bfly.b32	%r1170, %r1169, 8, 31, -1;
	selp.b32 	%r1171, %r1149, %r1145, %p226;
	shfl.sync.bfly.b32	%r1172, %r1171, 8, 31, -1;
	selp.b32 	%r1173, %r1157, %r1153, %p226;
	shfl.sync.bfly.b32	%r1174, %r1173, 8, 31, -1;
	@%p240 bra 	$L__BB0_142;
	bra.uni 	$L__BB0_131;
$L__BB0_142:                            // %pass7537
                                        //   in Loop: Header=BB0_128 Depth=1
	selp.b32 	%r1175, %r141, %r1109, %p226;
	selp.b32 	%r1176, %r1105, %r141, %p226;
	selp.b32 	%r1177, %r140, %r1101, %p226;
	selp.b32 	%r1178, %r1097, %r140, %p226;
	shl.b32 	%r1215, %r135, 13;
	or.b32  	%r1179, %r101, %r1215;
	cvt.u64.u32 	%rd106, %r1179;
	add.s64 	%rd107, %rd106, %rd5;
	shr.u64 	%rd108, %rd107, 38;
	add.s64 	%rd109, %rd107, %rd108;
	shr.s64 	%rd110, %rd109, 26;
	setp.lt.s64 	%p243, %rd107, 0;
	and.b64  	%rd111, %rd109, -67108864;
	setp.ne.s64 	%p244, %rd111, %rd107;
	and.pred  	%p245, %p243, %p244;
	selp.u64 	%rd112, 1, 0, %p245;
	sub.s64 	%rd113, %rd112, %rd110;
	shl.b64 	%rd114, %rd113, 26;
	add.s64 	%rd115, %rd114, %rd107;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd3, %rd116;
	st.global.v4.u32 	[%rd117], {%r1178, %r1176, %r1177, %r1175};
	bra.uni 	$L__BB0_143;
$L__BB0_131:                            // %guard_exit8049.pass7656_crit_edge
                                        //   in Loop: Header=BB0_128 Depth=1
	shl.b32 	%r1215, %r135, 13;
$L__BB0_143:                            // %pass7656
                                        //   in Loop: Header=BB0_128 Depth=1
	selp.b32 	%r150, %r1145, %r1172, %p226;
	selp.b32 	%r151, %r1172, %r1149, %p226;
	selp.b32 	%r152, %r1153, %r1174, %p226;
	selp.b32 	%r153, %r1174, %r1157, %p226;
	setp.ne.s32 	%p246, %r100, 12;
	or.b32  	%r1180, %r1215, %r101;
	or.b32  	%r1181, %r1180, 524288;
	cvt.s64.s32 	%rd118, %r1181;
	add.s64 	%rd119, %rd118, %rd5;
	shr.u64 	%rd120, %rd119, 38;
	add.s64 	%rd121, %rd119, %rd120;
	shr.s64 	%rd122, %rd121, 26;
	setp.lt.s64 	%p247, %rd119, 0;
	and.b64  	%rd123, %rd121, -67108864;
	setp.ne.s64 	%p248, %rd123, %rd119;
	and.pred  	%p249, %p247, %p248;
	selp.u64 	%rd124, 1, 0, %p249;
	sub.s64 	%rd125, %rd124, %rd122;
	shl.b64 	%rd126, %rd125, 26;
	add.s64 	%rd127, %rd126, %rd119;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd129, %rd3, %rd128;
	st.global.v4.u32 	[%rd129], {%r142, %r144, %r143, %r145};
	@%p246 bra 	$L__BB0_145;
// %bb.144:                             // %pass7775
                                        //   in Loop: Header=BB0_128 Depth=1
	selp.b32 	%r146, %r1129, %r1168, %p226;
	selp.b32 	%r147, %r1168, %r1133, %p226;
	selp.b32 	%r148, %r1137, %r1170, %p226;
	selp.b32 	%r149, %r1170, %r1141, %p226;
	or.b32  	%r1183, %r1180, 1048576;
	cvt.s64.s32 	%rd130, %r1183;
	add.s64 	%rd131, %rd130, %rd5;
	shr.u64 	%rd132, %rd131, 38;
	add.s64 	%rd133, %rd131, %rd132;
	shr.s64 	%rd134, %rd133, 26;
	setp.lt.s64 	%p250, %rd131, 0;
	and.b64  	%rd135, %rd133, -67108864;
	setp.ne.s64 	%p251, %rd135, %rd131;
	and.pred  	%p252, %p250, %p251;
	selp.u64 	%rd136, 1, 0, %p252;
	sub.s64 	%rd137, %rd136, %rd134;
	shl.b64 	%rd138, %rd137, 26;
	add.s64 	%rd139, %rd138, %rd131;
	shl.b64 	%rd140, %rd139, 2;
	add.s64 	%rd141, %rd3, %rd140;
	st.global.v4.u32 	[%rd141], {%r146, %r148, %r147, %r149};
	bra.uni 	$L__BB0_145;
$L__BB0_146:                            // %L17981
	st.global.u32 	[%rd4], %r1189;
	ret;
$L__BB0_7:                              // %L246
	mov.u32 	%r1188, 2;
	st.global.u32 	[%rd4], %r1188;
	mov.u64 	%rd154, exception1592;
	cvta.global.u64 	%rd155, %rd154;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd155;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r155;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r155;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
