This contains a bunch of odds and ends for Verilog that I want to re-use in different projects.

Make sure to clone with
```
git clone --recurse-submodules
```
