{"vcs1":{"timestamp_begin":1731527525.710047006, "rt":1.71, "ut":0.66, "st":0.24}}
{"vcselab":{"timestamp_begin":1731527527.495204081, "rt":0.87, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1731527528.445155138, "rt":0.34, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731527525.008746381}
{"VCS_COMP_START_TIME": 1731527525.008746381}
{"VCS_COMP_END_TIME": 1731527529.950642978}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331564}}
{"stitch_vcselab": {"peak_mem": 231552}}
