# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do decodificador_BCD_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/diseno\ con\ logica\ programable/decodificador_BCD {C:/diseno con logica programable/decodificador_BCD/decoder_7_seg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:17:42 on Feb 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/diseno con logica programable/decodificador_BCD" C:/diseno con logica programable/decodificador_BCD/decoder_7_seg.v 
# -- Compiling module decoder_7_seg
# 
# Top level modules:
# 	decoder_7_seg
# End time: 09:17:42 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/diseno\ con\ logica\ programable/decodificador_BCD {C:/diseno con logica programable/decodificador_BCD/BCD.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:17:42 on Feb 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/diseno con logica programable/decodificador_BCD" C:/diseno con logica programable/decodificador_BCD/BCD.v 
# -- Compiling module BCD
# 
# Top level modules:
# 	BCD
# End time: 09:17:42 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/diseno\ con\ logica\ programable/decodificador_BCD {C:/diseno con logica programable/decodificador_BCD/BCD_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:17:42 on Feb 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/diseno con logica programable/decodificador_BCD" C:/diseno con logica programable/decodificador_BCD/BCD_tb.sv 
# -- Compiling module BCD_tb
# 
# Top level modules:
# 	BCD_tb
# End time: 09:17:43 on Feb 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  BCD_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" BCD_tb 
# Start time: 09:17:43 on Feb 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.BCD_tb(fast)
# Loading work.BCD(fast)
# Loading work.decoder_7_seg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (10) for port 'decoder_in'. The port definition is at: C:/diseno con logica programable/decodificador_BCD/decoder_7_seg.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /BCD_tb/DUT/display_u File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (10) for port 'decoder_in'. The port definition is at: C:/diseno con logica programable/decodificador_BCD/decoder_7_seg.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /BCD_tb/DUT/display_d File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (10) for port 'decoder_in'. The port definition is at: C:/diseno con logica programable/decodificador_BCD/decoder_7_seg.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /BCD_tb/DUT/display_c File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (10) for port 'decoder_in'. The port definition is at: C:/diseno con logica programable/decodificador_BCD/decoder_7_seg.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /BCD_tb/DUT/display_m File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 37
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# valor a probar =  547
# valor a probar =  562
# valor a probar =  522
# valor a probar =  797
# valor a probar =  440
# valor a probar =  730
# valor a probar =  704
# valor a probar =  172
# valor a probar =  306
# valor a probar =   28
add wave -position insertpoint  \
sim:/BCD_tb/DUT/uni
add wave -position insertpoint  \
sim:/BCD_tb/DUT/dec
add wave -position insertpoint  \
sim:/BCD_tb/DUT/cen
add wave -position insertpoint  \
sim:/BCD_tb/DUT/mil
# End time: 10:16:20 on Feb 18,2025, Elapsed time: 0:58:37
# Errors: 0, Warnings: 5
