ARM GAS  /tmp/ccZ6RLJV.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_Base_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_TIM_Base_MspInit:
  27              	.LVL0:
  28              	.LFB318:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** #include "main.h"
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
ARM GAS  /tmp/ccZ6RLJV.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 79;
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim2.Init.Period = 9999;
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  80:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c **** }
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  85:Core/Src/tim.c **** {
  30              		.loc 1 85 1 view -0
ARM GAS  /tmp/ccZ6RLJV.s 			page 3


  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
  34              		.loc 1 87 3 view .LVU1
  35              		.loc 1 87 20 is_stmt 0 view .LVU2
  36 0000 0368     		ldr	r3, [r0]
  37              		.loc 1 87 5 view .LVU3
  38 0002 B3F1804F 		cmp	r3, #1073741824
  39 0006 00D0     		beq	.L7
  40 0008 7047     		bx	lr
  41              	.L7:
  85:Core/Src/tim.c **** 
  42              		.loc 1 85 1 view .LVU4
  43 000a 00B5     		push	{lr}
  44              	.LCFI0:
  45              		.cfi_def_cfa_offset 4
  46              		.cfi_offset 14, -4
  47 000c 83B0     		sub	sp, sp, #12
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 16
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  92:Core/Src/tim.c ****     /* TIM2 clock enable */
  93:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  50              		.loc 1 93 5 is_stmt 1 view .LVU5
  51              	.LBB2:
  52              		.loc 1 93 5 view .LVU6
  53              		.loc 1 93 5 view .LVU7
  54 000e 03F50433 		add	r3, r3, #135168
  55 0012 9A6D     		ldr	r2, [r3, #88]
  56 0014 42F00102 		orr	r2, r2, #1
  57 0018 9A65     		str	r2, [r3, #88]
  58              		.loc 1 93 5 view .LVU8
  59 001a 9B6D     		ldr	r3, [r3, #88]
  60 001c 03F00103 		and	r3, r3, #1
  61 0020 0193     		str	r3, [sp, #4]
  62              		.loc 1 93 5 view .LVU9
  63 0022 019B     		ldr	r3, [sp, #4]
  64              	.LBE2:
  65              		.loc 1 93 5 view .LVU10
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****     /* TIM2 interrupt Init */
  96:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
  66              		.loc 1 96 5 view .LVU11
  67 0024 0022     		movs	r2, #0
  68 0026 1146     		mov	r1, r2
  69 0028 1C20     		movs	r0, #28
  70              	.LVL1:
  71              		.loc 1 96 5 is_stmt 0 view .LVU12
  72 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  73              	.LVL2:
  97:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
  74              		.loc 1 97 5 is_stmt 1 view .LVU13
ARM GAS  /tmp/ccZ6RLJV.s 			page 4


  75 002e 1C20     		movs	r0, #28
  76 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  77              	.LVL3:
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c **** }
  78              		.loc 1 102 1 is_stmt 0 view .LVU14
  79 0034 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0036 5DF804FB 		ldr	pc, [sp], #4
  84              		.cfi_endproc
  85              	.LFE318:
  87              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_TIM_MspPostInit
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	HAL_TIM_MspPostInit:
  96              	.LVL4:
  97              	.LFB319:
 103:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 104:Core/Src/tim.c **** {
  98              		.loc 1 104 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 24
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 104 1 is_stmt 0 view .LVU16
 103 0000 00B5     		push	{lr}
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 4
 106              		.cfi_offset 14, -4
 107 0002 87B0     		sub	sp, sp, #28
 108              	.LCFI4:
 109              		.cfi_def_cfa_offset 32
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 106 3 is_stmt 1 view .LVU17
 111              		.loc 1 106 20 is_stmt 0 view .LVU18
 112 0004 0023     		movs	r3, #0
 113 0006 0193     		str	r3, [sp, #4]
 114 0008 0293     		str	r3, [sp, #8]
 115 000a 0393     		str	r3, [sp, #12]
 116 000c 0493     		str	r3, [sp, #16]
 117 000e 0593     		str	r3, [sp, #20]
 107:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 118              		.loc 1 107 3 is_stmt 1 view .LVU19
 119              		.loc 1 107 15 is_stmt 0 view .LVU20
 120 0010 0368     		ldr	r3, [r0]
 121              		.loc 1 107 5 view .LVU21
 122 0012 B3F1804F 		cmp	r3, #1073741824
 123 0016 02D0     		beq	.L11
ARM GAS  /tmp/ccZ6RLJV.s 			page 5


 124              	.LVL5:
 125              	.L8:
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 115:Core/Src/tim.c ****     PA0     ------> TIM2_CH1
 116:Core/Src/tim.c ****     */
 117:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 119:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 121:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 122:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c **** }
 126              		.loc 1 129 1 view .LVU22
 127 0018 07B0     		add	sp, sp, #28
 128              	.LCFI5:
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 4
 131              		@ sp needed
 132 001a 5DF804FB 		ldr	pc, [sp], #4
 133              	.LVL6:
 134              	.L11:
 135              	.LCFI6:
 136              		.cfi_restore_state
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 137              		.loc 1 113 5 is_stmt 1 view .LVU23
 138              	.LBB3:
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 139              		.loc 1 113 5 view .LVU24
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 140              		.loc 1 113 5 view .LVU25
 141 001e 03F50433 		add	r3, r3, #135168
 142 0022 DA6C     		ldr	r2, [r3, #76]
 143 0024 42F00102 		orr	r2, r2, #1
 144 0028 DA64     		str	r2, [r3, #76]
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 145              		.loc 1 113 5 view .LVU26
 146 002a DB6C     		ldr	r3, [r3, #76]
 147 002c 03F00103 		and	r3, r3, #1
 148 0030 0093     		str	r3, [sp]
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 149              		.loc 1 113 5 view .LVU27
 150 0032 009B     		ldr	r3, [sp]
 151              	.LBE3:
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 152              		.loc 1 113 5 view .LVU28
ARM GAS  /tmp/ccZ6RLJV.s 			page 6


 117:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 153              		.loc 1 117 5 view .LVU29
 117:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 154              		.loc 1 117 25 is_stmt 0 view .LVU30
 155 0034 0123     		movs	r3, #1
 156 0036 0193     		str	r3, [sp, #4]
 118:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 118 5 is_stmt 1 view .LVU31
 118:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 118 26 is_stmt 0 view .LVU32
 159 0038 0222     		movs	r2, #2
 160 003a 0292     		str	r2, [sp, #8]
 119:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 161              		.loc 1 119 5 is_stmt 1 view .LVU33
 120:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 162              		.loc 1 120 5 view .LVU34
 121:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 163              		.loc 1 121 5 view .LVU35
 121:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164              		.loc 1 121 31 is_stmt 0 view .LVU36
 165 003c 0593     		str	r3, [sp, #20]
 122:Core/Src/tim.c **** 
 166              		.loc 1 122 5 is_stmt 1 view .LVU37
 167 003e 01A9     		add	r1, sp, #4
 168 0040 4FF09040 		mov	r0, #1207959552
 169              	.LVL7:
 122:Core/Src/tim.c **** 
 170              		.loc 1 122 5 is_stmt 0 view .LVU38
 171 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 172              	.LVL8:
 173              		.loc 1 129 1 view .LVU39
 174 0048 E6E7     		b	.L8
 175              		.cfi_endproc
 176              	.LFE319:
 178              		.section	.text.MX_TIM2_Init,"ax",%progbits
 179              		.align	1
 180              		.global	MX_TIM2_Init
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu fpv4-sp-d16
 186              	MX_TIM2_Init:
 187              	.LFB317:
  31:Core/Src/tim.c **** 
 188              		.loc 1 31 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 56
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192 0000 00B5     		push	{lr}
 193              	.LCFI7:
 194              		.cfi_def_cfa_offset 4
 195              		.cfi_offset 14, -4
 196 0002 8FB0     		sub	sp, sp, #60
 197              	.LCFI8:
 198              		.cfi_def_cfa_offset 64
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 199              		.loc 1 37 3 view .LVU41
ARM GAS  /tmp/ccZ6RLJV.s 			page 7


  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 200              		.loc 1 37 26 is_stmt 0 view .LVU42
 201 0004 0023     		movs	r3, #0
 202 0006 0A93     		str	r3, [sp, #40]
 203 0008 0B93     		str	r3, [sp, #44]
 204 000a 0C93     		str	r3, [sp, #48]
 205 000c 0D93     		str	r3, [sp, #52]
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 206              		.loc 1 38 3 is_stmt 1 view .LVU43
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 207              		.loc 1 38 27 is_stmt 0 view .LVU44
 208 000e 0793     		str	r3, [sp, #28]
 209 0010 0893     		str	r3, [sp, #32]
 210 0012 0993     		str	r3, [sp, #36]
  39:Core/Src/tim.c **** 
 211              		.loc 1 39 3 is_stmt 1 view .LVU45
  39:Core/Src/tim.c **** 
 212              		.loc 1 39 22 is_stmt 0 view .LVU46
 213 0014 0093     		str	r3, [sp]
 214 0016 0193     		str	r3, [sp, #4]
 215 0018 0293     		str	r3, [sp, #8]
 216 001a 0393     		str	r3, [sp, #12]
 217 001c 0493     		str	r3, [sp, #16]
 218 001e 0593     		str	r3, [sp, #20]
 219 0020 0693     		str	r3, [sp, #24]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 79;
 220              		.loc 1 44 3 is_stmt 1 view .LVU47
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 79;
 221              		.loc 1 44 18 is_stmt 0 view .LVU48
 222 0022 2148     		ldr	r0, .L24
 223 0024 4FF08042 		mov	r2, #1073741824
 224 0028 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 225              		.loc 1 45 3 is_stmt 1 view .LVU49
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 226              		.loc 1 45 24 is_stmt 0 view .LVU50
 227 002a 4F22     		movs	r2, #79
 228 002c 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 229              		.loc 1 46 3 is_stmt 1 view .LVU51
  46:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 230              		.loc 1 46 26 is_stmt 0 view .LVU52
 231 002e 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 232              		.loc 1 47 3 is_stmt 1 view .LVU53
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 233              		.loc 1 47 21 is_stmt 0 view .LVU54
 234 0030 42F20F72 		movw	r2, #9999
 235 0034 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 236              		.loc 1 48 3 is_stmt 1 view .LVU55
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 237              		.loc 1 48 28 is_stmt 0 view .LVU56
 238 0036 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 239              		.loc 1 49 3 is_stmt 1 view .LVU57
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
ARM GAS  /tmp/ccZ6RLJV.s 			page 8


 240              		.loc 1 49 32 is_stmt 0 view .LVU58
 241 0038 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   {
 242              		.loc 1 50 3 is_stmt 1 view .LVU59
  50:Core/Src/tim.c ****   {
 243              		.loc 1 50 7 is_stmt 0 view .LVU60
 244 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 245              	.LVL9:
  50:Core/Src/tim.c ****   {
 246              		.loc 1 50 6 view .LVU61
 247 003e 20BB     		cbnz	r0, .L19
 248              	.L13:
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 249              		.loc 1 54 3 is_stmt 1 view .LVU62
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 250              		.loc 1 54 34 is_stmt 0 view .LVU63
 251 0040 4FF48053 		mov	r3, #4096
 252 0044 0A93     		str	r3, [sp, #40]
  55:Core/Src/tim.c ****   {
 253              		.loc 1 55 3 is_stmt 1 view .LVU64
  55:Core/Src/tim.c ****   {
 254              		.loc 1 55 7 is_stmt 0 view .LVU65
 255 0046 0AA9     		add	r1, sp, #40
 256 0048 1748     		ldr	r0, .L24
 257 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 258              	.LVL10:
  55:Core/Src/tim.c ****   {
 259              		.loc 1 55 6 view .LVU66
 260 004e F8B9     		cbnz	r0, .L20
 261              	.L14:
  59:Core/Src/tim.c ****   {
 262              		.loc 1 59 3 is_stmt 1 view .LVU67
  59:Core/Src/tim.c ****   {
 263              		.loc 1 59 7 is_stmt 0 view .LVU68
 264 0050 1548     		ldr	r0, .L24
 265 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 266              	.LVL11:
  59:Core/Src/tim.c ****   {
 267              		.loc 1 59 6 view .LVU69
 268 0056 F0B9     		cbnz	r0, .L21
 269              	.L15:
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 270              		.loc 1 63 3 is_stmt 1 view .LVU70
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 271              		.loc 1 63 37 is_stmt 0 view .LVU71
 272 0058 0023     		movs	r3, #0
 273 005a 0793     		str	r3, [sp, #28]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 274              		.loc 1 64 3 is_stmt 1 view .LVU72
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 275              		.loc 1 64 33 is_stmt 0 view .LVU73
 276 005c 0993     		str	r3, [sp, #36]
  65:Core/Src/tim.c ****   {
 277              		.loc 1 65 3 is_stmt 1 view .LVU74
  65:Core/Src/tim.c ****   {
 278              		.loc 1 65 7 is_stmt 0 view .LVU75
 279 005e 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccZ6RLJV.s 			page 9


 280 0060 1148     		ldr	r0, .L24
 281 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 282              	.LVL12:
  65:Core/Src/tim.c ****   {
 283              		.loc 1 65 6 view .LVU76
 284 0066 C8B9     		cbnz	r0, .L22
 285              	.L16:
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 286              		.loc 1 69 3 is_stmt 1 view .LVU77
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 287              		.loc 1 69 20 is_stmt 0 view .LVU78
 288 0068 6023     		movs	r3, #96
 289 006a 0093     		str	r3, [sp]
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 290              		.loc 1 70 3 is_stmt 1 view .LVU79
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 291              		.loc 1 70 19 is_stmt 0 view .LVU80
 292 006c 0022     		movs	r2, #0
 293 006e 0192     		str	r2, [sp, #4]
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 294              		.loc 1 71 3 is_stmt 1 view .LVU81
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 295              		.loc 1 71 24 is_stmt 0 view .LVU82
 296 0070 0292     		str	r2, [sp, #8]
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 297              		.loc 1 72 3 is_stmt 1 view .LVU83
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 298              		.loc 1 72 24 is_stmt 0 view .LVU84
 299 0072 0492     		str	r2, [sp, #16]
  73:Core/Src/tim.c ****   {
 300              		.loc 1 73 3 is_stmt 1 view .LVU85
  73:Core/Src/tim.c ****   {
 301              		.loc 1 73 7 is_stmt 0 view .LVU86
 302 0074 6946     		mov	r1, sp
 303 0076 0C48     		ldr	r0, .L24
 304 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 305              	.LVL13:
  73:Core/Src/tim.c ****   {
 306              		.loc 1 73 6 view .LVU87
 307 007c 88B9     		cbnz	r0, .L23
 308              	.L17:
  80:Core/Src/tim.c **** 
 309              		.loc 1 80 3 is_stmt 1 view .LVU88
 310 007e 0A48     		ldr	r0, .L24
 311 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 312              	.LVL14:
  82:Core/Src/tim.c **** 
 313              		.loc 1 82 1 is_stmt 0 view .LVU89
 314 0084 0FB0     		add	sp, sp, #60
 315              	.LCFI9:
 316              		.cfi_remember_state
 317              		.cfi_def_cfa_offset 4
 318              		@ sp needed
 319 0086 5DF804FB 		ldr	pc, [sp], #4
 320              	.L19:
 321              	.LCFI10:
 322              		.cfi_restore_state
ARM GAS  /tmp/ccZ6RLJV.s 			page 10


  52:Core/Src/tim.c ****   }
 323              		.loc 1 52 5 is_stmt 1 view .LVU90
 324 008a FFF7FEFF 		bl	Error_Handler
 325              	.LVL15:
 326 008e D7E7     		b	.L13
 327              	.L20:
  57:Core/Src/tim.c ****   }
 328              		.loc 1 57 5 view .LVU91
 329 0090 FFF7FEFF 		bl	Error_Handler
 330              	.LVL16:
 331 0094 DCE7     		b	.L14
 332              	.L21:
  61:Core/Src/tim.c ****   }
 333              		.loc 1 61 5 view .LVU92
 334 0096 FFF7FEFF 		bl	Error_Handler
 335              	.LVL17:
 336 009a DDE7     		b	.L15
 337              	.L22:
  67:Core/Src/tim.c ****   }
 338              		.loc 1 67 5 view .LVU93
 339 009c FFF7FEFF 		bl	Error_Handler
 340              	.LVL18:
 341 00a0 E2E7     		b	.L16
 342              	.L23:
  75:Core/Src/tim.c ****   }
 343              		.loc 1 75 5 view .LVU94
 344 00a2 FFF7FEFF 		bl	Error_Handler
 345              	.LVL19:
 346 00a6 EAE7     		b	.L17
 347              	.L25:
 348              		.align	2
 349              	.L24:
 350 00a8 00000000 		.word	.LANCHOR0
 351              		.cfi_endproc
 352              	.LFE317:
 354              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 355              		.align	1
 356              		.global	HAL_TIM_Base_MspDeInit
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 360              		.fpu fpv4-sp-d16
 362              	HAL_TIM_Base_MspDeInit:
 363              	.LVL20:
 364              	.LFB320:
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 132:Core/Src/tim.c **** {
 365              		.loc 1 132 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		.loc 1 132 1 is_stmt 0 view .LVU96
 370 0000 08B5     		push	{r3, lr}
 371              	.LCFI11:
 372              		.cfi_def_cfa_offset 8
 373              		.cfi_offset 3, -8
ARM GAS  /tmp/ccZ6RLJV.s 			page 11


 374              		.cfi_offset 14, -4
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 375              		.loc 1 134 3 is_stmt 1 view .LVU97
 376              		.loc 1 134 20 is_stmt 0 view .LVU98
 377 0002 0368     		ldr	r3, [r0]
 378              		.loc 1 134 5 view .LVU99
 379 0004 B3F1804F 		cmp	r3, #1073741824
 380 0008 00D0     		beq	.L29
 381              	.LVL21:
 382              	.L26:
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 139:Core/Src/tim.c ****     /* Peripheral clock disable */
 140:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 143:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c **** }
 383              		.loc 1 148 1 view .LVU100
 384 000a 08BD     		pop	{r3, pc}
 385              	.LVL22:
 386              	.L29:
 140:Core/Src/tim.c **** 
 387              		.loc 1 140 5 is_stmt 1 view .LVU101
 388 000c 044A     		ldr	r2, .L30
 389 000e 936D     		ldr	r3, [r2, #88]
 390 0010 23F00103 		bic	r3, r3, #1
 391 0014 9365     		str	r3, [r2, #88]
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 392              		.loc 1 143 5 view .LVU102
 393 0016 1C20     		movs	r0, #28
 394              	.LVL23:
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 395              		.loc 1 143 5 is_stmt 0 view .LVU103
 396 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 397              	.LVL24:
 398              		.loc 1 148 1 view .LVU104
 399 001c F5E7     		b	.L26
 400              	.L31:
 401 001e 00BF     		.align	2
 402              	.L30:
 403 0020 00100240 		.word	1073876992
 404              		.cfi_endproc
 405              	.LFE320:
 407              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 408              		.align	1
 409              		.global	HAL_TIM_PeriodElapsedCallback
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
ARM GAS  /tmp/ccZ6RLJV.s 			page 12


 413              		.fpu fpv4-sp-d16
 415              	HAL_TIM_PeriodElapsedCallback:
 416              	.LVL25:
 417              	.LFB321:
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c **** /* USER CODE BEGIN 1 */
 151:Core/Src/tim.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 152:Core/Src/tim.c **** {
 418              		.loc 1 152 1 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 0
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422              		@ link register save eliminated.
 153:Core/Src/tim.c ****   /*
 154:Core/Src/tim.c ****   static uint8_t bit = 1;
 155:Core/Src/tim.c ****   bit ^= 1;
 156:Core/Src/tim.c ****   */
 157:Core/Src/tim.c ****   static uint8_t tmp;
 423              		.loc 1 157 3 view .LVU106
 158:Core/Src/tim.c ****   tmp = tmp ? tmp : TESTDATA;
 424              		.loc 1 158 3 view .LVU107
 425              		.loc 1 158 13 is_stmt 0 view .LVU108
 426 0000 094B     		ldr	r3, .L36
 427 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 428              		.loc 1 158 7 view .LVU109
 429 0004 03B9     		cbnz	r3, .L33
 430 0006 5223     		movs	r3, #82
 431              	.L33:
 432              		.loc 1 158 7 discriminator 4 view .LVU110
 433 0008 074A     		ldr	r2, .L36
 434 000a 1370     		strb	r3, [r2]
 159:Core/Src/tim.c ****   uint8_t bit = tmp & 1;
 435              		.loc 1 159 3 is_stmt 1 discriminator 4 view .LVU111
 436              	.LVL26:
 160:Core/Src/tim.c ****   tmp >>= 1;
 437              		.loc 1 160 3 discriminator 4 view .LVU112
 438              		.loc 1 160 7 is_stmt 0 discriminator 4 view .LVU113
 439 000c 5908     		lsrs	r1, r3, #1
 440 000e 1170     		strb	r1, [r2]
 161:Core/Src/tim.c ****   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (bit ? LOWPULSE: HIGHPULSE));
 441              		.loc 1 161 3 is_stmt 1 discriminator 4 view .LVU114
 442 0010 13F0010F 		tst	r3, #1
 443 0014 05D0     		beq	.L35
 444              		.loc 1 161 3 is_stmt 0 view .LVU115
 445 0016 40F6C412 		movw	r2, #2500
 446              	.L34:
 447              		.loc 1 161 3 discriminator 4 view .LVU116
 448 001a 044B     		ldr	r3, .L36+4
 449              	.LVL27:
 450              		.loc 1 161 3 discriminator 4 view .LVU117
 451 001c 1B68     		ldr	r3, [r3]
 452 001e 5A63     		str	r2, [r3, #52]
 162:Core/Src/tim.c **** }
 453              		.loc 1 162 1 discriminator 4 view .LVU118
 454 0020 7047     		bx	lr
 455              	.LVL28:
 456              	.L35:
ARM GAS  /tmp/ccZ6RLJV.s 			page 13


 161:Core/Src/tim.c ****   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (bit ? LOWPULSE: HIGHPULSE));
 457              		.loc 1 161 3 view .LVU119
 458 0022 41F64C52 		movw	r2, #7500
 459 0026 F8E7     		b	.L34
 460              	.L37:
 461              		.align	2
 462              	.L36:
 463 0028 00000000 		.word	.LANCHOR1
 464 002c 00000000 		.word	.LANCHOR0
 465              		.cfi_endproc
 466              	.LFE321:
 468              		.global	htim2
 469              		.section	.bss.htim2,"aw",%nobits
 470              		.align	2
 471              		.set	.LANCHOR0,. + 0
 474              	htim2:
 475 0000 00000000 		.space	76
 475      00000000 
 475      00000000 
 475      00000000 
 475      00000000 
 476              		.section	.bss.tmp.0,"aw",%nobits
 477              		.set	.LANCHOR1,. + 0
 480              	tmp.0:
 481 0000 00       		.space	1
 482              		.text
 483              	.Letext0:
 484              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 485              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 486              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 487              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 488              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 489              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 490              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 491              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 492              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 493              		.file 11 "Core/Inc/tim.h"
 494              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccZ6RLJV.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccZ6RLJV.s:18     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccZ6RLJV.s:26     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccZ6RLJV.s:88     .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccZ6RLJV.s:95     .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccZ6RLJV.s:179    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccZ6RLJV.s:186    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccZ6RLJV.s:350    .text.MX_TIM2_Init:00000000000000a8 $d
     /tmp/ccZ6RLJV.s:355    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccZ6RLJV.s:362    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccZ6RLJV.s:403    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccZ6RLJV.s:408    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccZ6RLJV.s:415    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccZ6RLJV.s:463    .text.HAL_TIM_PeriodElapsedCallback:0000000000000028 $d
     /tmp/ccZ6RLJV.s:474    .bss.htim2:0000000000000000 htim2
     /tmp/ccZ6RLJV.s:470    .bss.htim2:0000000000000000 $d
     /tmp/ccZ6RLJV.s:480    .bss.tmp.0:0000000000000000 tmp.0
     /tmp/ccZ6RLJV.s:481    .bss.tmp.0:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
HAL_NVIC_DisableIRQ
