{
  "module_name": "emu10k1.h",
  "hash_id": "54aa3f944f6d199a9fb3fe8463ee275401c972e716db9c0a83c8f02deae75983",
  "original_prompt": "Ingested from linux-6.6.14/include/sound/emu10k1.h",
  "human_readable_source": " \n \n#ifndef __SOUND_EMU10K1_H\n#define __SOUND_EMU10K1_H\n\n\n#include <sound/pcm.h>\n#include <sound/rawmidi.h>\n#include <sound/hwdep.h>\n#include <sound/ac97_codec.h>\n#include <sound/util_mem.h>\n#include <sound/pcm-indirect.h>\n#include <sound/timer.h>\n#include <linux/interrupt.h>\n#include <linux/mutex.h>\n#include <linux/firmware.h>\n#include <linux/io.h>\n\n#include <uapi/sound/emu10k1.h>\n\n \n\n#define EMUPAGESIZE     4096\n#define MAXPAGES0       4096\t \n#define MAXPAGES1       8192\t \n#define NUM_G           64               \n#define NUM_EFX_PLAYBACK    16\n\n \n#define EMU10K1_DMA_MASK\t0x7fffffffUL\t \n#define AUDIGY_DMA_MASK\t\t0xffffffffUL\t \n\n#define TMEMSIZE        256*1024\n\n#define IP_TO_CP(ip) ((ip == 0) ? 0 : (((0x00001000uL | (ip & 0x00000FFFL)) << (((ip >> 12) & 0x000FL) + 4)) & 0xFFFF0000uL))\n\n\n\n\n\n\n#define SUB_REG_NC(reg, field, mask) \\\n\tenum { \\\n\t\tfield ## _MASK = mask, \\\n\t\tfield = reg | \\\n\t\t\t(__builtin_ctz(mask) << 16) | \\\n\t\t\t(__builtin_popcount(mask) << 24), \\\n\t};\n#define SUB_REG(reg, field, mask) SUB_REG_NC(reg, reg ## _ ## field, mask)\n\n\n\n\n\n\n#define REG_SHIFT(r) (((r) >> 16) & 0x1f)\n#define REG_SIZE(r) (((r) >> 24) & 0x1f)\n#define REG_MASK0(r) ((1U << REG_SIZE(r)) - 1U)\n#define REG_MASK(r) (REG_MASK0(r) << REG_SHIFT(r))\n#define REG_VAL_GET(r, v) ((v & REG_MASK(r)) >> REG_SHIFT(r))\n#define REG_VAL_PUT(r, v) ((v) << REG_SHIFT(r))\n\n\n#define REGLIST_END ~0\n\n\n\n \n \n \n\n#define PTR\t\t\t0x00\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define PTR_CHANNELNUM_MASK\t0x0000003f\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define PTR_ADDRESS_MASK\t0x07ff0000\t \n#define A_PTR_ADDRESS_MASK\t0x0fff0000\n\n#define DATA\t\t\t0x04\t\t \n\n#define IPR\t\t\t0x08\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define IPR_P16V\t\t0x80000000\t \n#define IPR_WATERMARK_REACHED\t0x40000000\n#define IPR_A_GPIO\t\t0x20000000\t \n\n \n#define IPR_A_MIDITRANSBUFEMPTY2 0x10000000\t \n#define IPR_A_MIDIRECVBUFEMPTY2\t0x08000000\t \n\n#define IPR_SPDIFBUFFULL\t0x04000000\t \n#define IPR_SPDIFBUFHALFFULL\t0x02000000\t \n\n#define IPR_SAMPLERATETRACKER\t0x01000000\t \n#define IPR_FXDSP\t\t0x00800000\t \n#define IPR_FORCEINT\t\t0x00400000\t \n#define IPR_PCIERROR\t\t0x00200000\t \n#define IPR_VOLINCR\t\t0x00100000\t \n#define IPR_VOLDECR\t\t0x00080000\t \n#define IPR_MUTE\t\t0x00040000\t \n#define IPR_MICBUFFULL\t\t0x00020000\t \n#define IPR_MICBUFHALFFULL\t0x00010000\t \n#define IPR_ADCBUFFULL\t\t0x00008000\t \n#define IPR_ADCBUFHALFFULL\t0x00004000\t \n#define IPR_EFXBUFFULL\t\t0x00002000\t \n#define IPR_EFXBUFHALFFULL\t0x00001000\t \n#define IPR_GPSPDIFSTATUSCHANGE\t0x00000800\t \n#define IPR_CDROMSTATUSCHANGE\t0x00000400\t \n#define IPR_INTERVALTIMER\t0x00000200\t \n#define IPR_MIDITRANSBUFEMPTY\t0x00000100\t \n#define IPR_MIDIRECVBUFEMPTY\t0x00000080\t \n#define IPR_CHANNELLOOP\t\t0x00000040\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define IPR_CHANNELNUMBERMASK\t0x0000003f\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define INTE\t\t\t0x0c\t\t \n#define INTE_VIRTUALSB_MASK\t0xc0000000\t \n#define INTE_VIRTUALSB_220\t0x00000000\t \n#define INTE_VIRTUALSB_240\t0x40000000\t \n#define INTE_VIRTUALSB_260\t0x80000000\t \n#define INTE_VIRTUALSB_280\t0xc0000000\t \n#define INTE_VIRTUALMPU_MASK\t0x30000000\t \n#define INTE_VIRTUALMPU_300\t0x00000000\t \n#define INTE_VIRTUALMPU_310\t0x10000000\t \n#define INTE_VIRTUALMPU_320\t0x20000000\t \n#define INTE_VIRTUALMPU_330\t0x30000000\t \n#define INTE_MASTERDMAENABLE\t0x08000000\t \n#define INTE_SLAVEDMAENABLE\t0x04000000\t \n#define INTE_MASTERPICENABLE\t0x02000000\t \n#define INTE_SLAVEPICENABLE\t0x01000000\t \n#define INTE_VSBENABLE\t\t0x00800000\t \n#define INTE_ADLIBENABLE\t0x00400000\t \n#define INTE_MPUENABLE\t\t0x00200000\t \n#define INTE_FORCEINT\t\t0x00100000\t \n\n#define INTE_MRHANDENABLE\t0x00080000\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define INTE_A_GPIOENABLE \t0x00040000\t \n\n \n#define INTE_A_MIDITXENABLE2\t0x00020000\t \n#define INTE_A_MIDIRXENABLE2\t0x00010000\t \n\n#define INTE_A_SPDIF_BUFFULL_ENABLE \t0x00008000\n#define INTE_A_SPDIF_HALFBUFFULL_ENABLE\t0x00004000\n\n#define INTE_SAMPLERATETRACKER\t0x00002000\t \n\t\t\t\t\t\t \n#define INTE_FXDSPENABLE\t0x00001000\t \n#define INTE_PCIERRORENABLE\t0x00000800\t \n#define INTE_VOLINCRENABLE\t0x00000400\t \n#define INTE_VOLDECRENABLE\t0x00000200\t \n#define INTE_MUTEENABLE\t\t0x00000100\t \n#define INTE_MICBUFENABLE\t0x00000080\t \n#define INTE_ADCBUFENABLE\t0x00000040\t \n#define INTE_EFXBUFENABLE\t0x00000020\t \n#define INTE_GPSPDIFENABLE\t0x00000010\t \n#define INTE_CDSPDIFENABLE\t0x00000008\t \n#define INTE_INTERVALTIMERENB\t0x00000004\t \n#define INTE_MIDITXENABLE\t0x00000002\t \n#define INTE_MIDIRXENABLE\t0x00000001\t \n\n#define WC\t\t\t0x10\t\t \nSUB_REG(WC, SAMPLECOUNTER,\t0x03FFFFC0)\t \nSUB_REG(WC, CURRENTCHANNEL,\t0x0000003F)\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define HCFG\t\t\t0x14\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define HCFG_LEGACYFUNC_MASK\t0xe0000000\t \n#define HCFG_LEGACYFUNC_MPU\t0x00000000\t \n#define HCFG_LEGACYFUNC_SB\t0x40000000\t \n#define HCFG_LEGACYFUNC_AD\t0x60000000\t \n#define HCFG_LEGACYFUNC_MPIC\t0x80000000\t \n#define HCFG_LEGACYFUNC_MDMA\t0xa0000000\t \n#define HCFG_LEGACYFUNC_SPCI\t0xc0000000\t \n#define HCFG_LEGACYFUNC_SDMA\t0xe0000000\t \n#define HCFG_IOCAPTUREADDR\t0x1f000000\t \n#define HCFG_LEGACYWRITE\t0x00800000\t \n#define HCFG_LEGACYWORD\t\t0x00400000\t \n#define HCFG_LEGACYINT\t\t0x00200000\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define HCFG_PUSH_BUTTON_ENABLE 0x00100000\t \n#define HCFG_BAUD_RATE\t\t0x00080000\t \n#define HCFG_EXPANDED_MEM\t0x00040000\t \n#define HCFG_CODECFORMAT_MASK\t0x00030000\t \n\n \n\n#define HCFG_CODECFORMAT_AC97_1\t0x00000000\t \n#define HCFG_CODECFORMAT_AC97_2\t0x00010000\t \n#define HCFG_AUTOMUTE_ASYNC\t0x00008000\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define HCFG_AUTOMUTE_SPDIF\t0x00004000\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define HCFG_EMU32_SLAVE\t0x00002000\t \n#define HCFG_SLOW_RAMP\t\t0x00001000\t \n \n#define HCFG_PHASE_TRACK_MASK\t0x00000700\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define HCFG_I2S_ASRC_ENABLE\t0x00000070\t \n\t\t\t\t\t\t \n \t\t\t\t\t\t \n \n\n \n\n#define HCFG_CODECFORMAT_AC97\t0x00000000\t \n#define HCFG_CODECFORMAT_I2S\t0x00010000\t \n#define HCFG_GPINPUT0\t\t0x00004000\t \n#define HCFG_GPINPUT1\t\t0x00002000\t \n#define HCFG_GPOUTPUT_MASK\t0x00001c00\t \n#define HCFG_GPOUT0\t\t0x00001000\t \n#define HCFG_GPOUT1\t\t0x00000800\t \n#define HCFG_GPOUT2\t\t0x00000400\t \n#define HCFG_JOYENABLE      \t0x00000200\t \n#define HCFG_PHASETRACKENABLE\t0x00000100\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define HCFG_AC3ENABLE_MASK\t0x000000e0\t \n#define HCFG_AC3ENABLE_ZVIDEO\t0x00000080\t \n#define HCFG_AC3ENABLE_CDSPDIF\t0x00000040\t \n#define HCFG_AC3ENABLE_GPSPDIF  0x00000020       \n#define HCFG_AUTOMUTE\t\t0x00000010\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define HCFG_LOCKSOUNDCACHE\t0x00000008\t \n\t\t\t\t\t\t \nSUB_REG(HCFG, LOCKTANKCACHE,\t0x00000004)\t \n\t\t\t\t\t\t \n#define HCFG_MUTEBUTTONENABLE\t0x00000002\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define HCFG_AUDIOENABLE\t0x00000001\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n \n\n#define MUDATA\t\t\t0x18\t\t \n\n#define MUCMD\t\t\t0x19\t\t \n#define MUCMD_RESET\t\t0xff\t\t \n#define MUCMD_ENTERUARTMODE\t0x3f\t\t \n\t\t\t\t\t\t \n\n#define MUSTAT\t\t\tMUCMD\t\t \n#define MUSTAT_IRDYN\t\t0x80\t\t \n#define MUSTAT_ORDYN\t\t0x40\t\t \n\n#define A_GPIO\t\t\t0x18\t\t \n#define A_GPINPUT_MASK\t\t0xff00\t\t \n#define A3_GPINPUT_MASK\t\t0x3f00\t\t \n#define A_GPOUTPUT_MASK\t\t0x00ff\n\n \n \n \n\n \n#define A_IOCFG\t\t\tA_GPIO\n#define A_IOCFG_GPOUT0\t\t0x0044\t\t \n#define A_IOCFG_DISABLE_ANALOG\t0x0040\t\t \n#define A_IOCFG_ENABLE_DIGITAL\t0x0004\n#define A_IOCFG_ENABLE_DIGITAL_AUDIGY4\t0x0080\n#define A_IOCFG_UNKNOWN_20      0x0020\n#define A_IOCFG_DISABLE_AC97_FRONT      0x0080   \n#define A_IOCFG_GPOUT1\t\t0x0002\t\t \n#define A_IOCFG_GPOUT2\t\t0x0001\t\t \n#define A_IOCFG_MULTIPURPOSE_JACK\t0x2000   \n                                                 \n#define A_IOCFG_DIGITAL_JACK    0x1000           \n#define A_IOCFG_FRONT_JACK      0x4000\n#define A_IOCFG_REAR_JACK       0x8000\n#define A_IOCFG_PHONES_JACK     0x0100           \n\n#define TIMER\t\t\t0x1a\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define TIMER_RATE_MASK\t\t0x03ff\t\t \n\t\t\t\t\t\t \n\n#define AC97DATA\t\t0x1c\t\t \n\n#define AC97ADDRESS\t\t0x1e\t\t \n#define AC97ADDRESS_READY\t0x80\t\t \n#define AC97ADDRESS_ADDRESS\t0x7f\t\t \n\n \n#define PTR2\t\t\t0x20\t\t \n#define DATA2\t\t\t0x24\t\t \n#define IPR2\t\t\t0x28\t\t \n#define IPR2_PLAYBACK_CH_0_LOOP      0x00001000  \n#define IPR2_PLAYBACK_CH_0_HALF_LOOP 0x00000100  \n#define IPR2_CAPTURE_CH_0_LOOP       0x00100000  \n#define IPR2_CAPTURE_CH_0_HALF_LOOP  0x00010000  \n\t\t\t\t\t\t \n#define INTE2\t\t\t0x2c\t\t \n#define INTE2_PLAYBACK_CH_0_LOOP      0x00001000  \n#define INTE2_PLAYBACK_CH_0_HALF_LOOP 0x00000100  \n#define INTE2_PLAYBACK_CH_1_LOOP      0x00002000  \n#define INTE2_PLAYBACK_CH_1_HALF_LOOP 0x00000200  \n#define INTE2_PLAYBACK_CH_2_LOOP      0x00004000  \n#define INTE2_PLAYBACK_CH_2_HALF_LOOP 0x00000400  \n#define INTE2_PLAYBACK_CH_3_LOOP      0x00008000  \n#define INTE2_PLAYBACK_CH_3_HALF_LOOP 0x00000800  \n#define INTE2_CAPTURE_CH_0_LOOP       0x00100000  \n#define INTE2_CAPTURE_CH_0_HALF_LOOP  0x00010000  \n#define HCFG2\t\t\t0x34\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define IPR3\t\t\t0x38\t\t \n#define INTE3\t\t\t0x3c\t\t \n\n \n \n \n\n#define JOYSTICK1\t\t0x00\t\t \n#define JOYSTICK2\t\t0x01\t\t \n#define JOYSTICK3\t\t0x02\t\t \n#define JOYSTICK4\t\t0x03\t\t \n#define JOYSTICK5\t\t0x04\t\t \n#define JOYSTICK6\t\t0x05\t\t \n#define JOYSTICK7\t\t0x06\t\t \n#define JOYSTICK8\t\t0x07\t\t \n\n \n \n#define JOYSTICK_BUTTONS\t0x0f\t\t \n#define JOYSTICK_COMPARATOR\t0xf0\t\t \n\n \n \n \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#define CPF\t\t\t0x00\t\t \nSUB_REG(CPF, CURRENTPITCH,\t0xffff0000)\t \n#define CPF_STEREO_MASK\t\t0x00008000\t \nSUB_REG(CPF, STOP,\t\t0x00004000)\t \n\t\t\t\t\t\t \n#define CPF_FRACADDRESS_MASK\t0x00003fff\t \n\n#define PTRX\t\t\t0x01\t\t \nSUB_REG(PTRX, PITCHTARGET,\t0xffff0000)\t \nSUB_REG(PTRX, FXSENDAMOUNT_A,\t0x0000ff00)\t \nSUB_REG(PTRX, FXSENDAMOUNT_B,\t0x000000ff)\t \n\n\n#define CVCF\t\t\t0x02\t\t \nSUB_REG(CVCF, CURRENTVOL,\t0xffff0000)\t \nSUB_REG(CVCF, CURRENTFILTER,\t0x0000ffff)\t \n\n#define VTFT\t\t\t0x03\t\t \nSUB_REG(VTFT, VOLUMETARGET,\t0xffff0000)\t \nSUB_REG(VTFT, FILTERTARGET,\t0x0000ffff)\t \n\n#define Z1\t\t\t0x05\t\t \n\n#define Z2\t\t\t0x04\t\t \n\n#define PSST\t\t\t0x06\t\t \nSUB_REG(PSST, FXSENDAMOUNT_C,\t0xff000000)\t \nSUB_REG(PSST, LOOPSTARTADDR,\t0x00ffffff)\t \n\n#define DSL\t\t\t0x07\t\t \nSUB_REG(DSL, FXSENDAMOUNT_D,\t0xff000000)\t \nSUB_REG(DSL, LOOPENDADDR,\t0x00ffffff)\t \n\n#define CCCA\t\t\t0x08\t\t \nSUB_REG(CCCA, RESONANCE,\t0xf0000000)\t \n#define CCCA_INTERPROM_MASK\t0x0e000000\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define CCCA_INTERPROM_0\t0x00000000\t \n#define CCCA_INTERPROM_1\t0x02000000\t \n#define CCCA_INTERPROM_2\t0x04000000\t \n#define CCCA_INTERPROM_3\t0x06000000\t \n#define CCCA_INTERPROM_4\t0x08000000\t \n#define CCCA_INTERPROM_5\t0x0a000000\t \n#define CCCA_INTERPROM_6\t0x0c000000\t \n#define CCCA_INTERPROM_7\t0x0e000000\t \n#define CCCA_8BITSELECT\t\t0x01000000\t \n\t\t\t\t\t\t \nSUB_REG(CCCA, CURRADDR,\t\t0x00ffffff)\t \n\n#define CCR\t\t\t0x09\t\t \nSUB_REG(CCR, CACHEINVALIDSIZE,\t0xfe000000)\t \n#define CCR_CACHELOOPFLAG\t0x01000000\t \n#define CCR_INTERLEAVEDSAMPLES\t0x00800000\t \n\t\t\t\t\t\t \n#define CCR_WORDSIZEDSAMPLES\t0x00400000\t \n\t\t\t\t\t\t \nSUB_REG(CCR, READADDRESS,\t0x003f0000)\t \nSUB_REG(CCR, LOOPINVALSIZE,\t0x0000fe00)\t \n\t\t\t\t\t\t \n#define CCR_LOOPFLAG\t\t0x00000100\t \nSUB_REG(CCR, CACHELOOPADDRHI,\t0x000000ff)\t \n\n#define CLP\t\t\t0x0a\t\t \n\t\t\t\t\t\t \nSUB_REG(CLP, CACHELOOPADDR,\t0x0000ffff)\t \n\n#define FXRT\t\t\t0x0b\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define FXRT_CHANNELA\t\t0x000f0000\t \n#define FXRT_CHANNELB\t\t0x00f00000\t \n#define FXRT_CHANNELC\t\t0x0f000000\t \n#define FXRT_CHANNELD\t\t0xf0000000\t \n\n#define MAPA\t\t\t0x0c\t\t \n#define MAPB\t\t\t0x0d\t\t \n\n#define MAP_PTE_MASK0\t\t0xfffff000\t \n#define MAP_PTI_MASK0\t\t0x00000fff\t \n\n#define MAP_PTE_MASK1\t\t0xffffe000\t \n#define MAP_PTI_MASK1\t\t0x00001fff\t \n\n \n\n#define ENVVOL\t\t\t0x10\t\t \n#define ENVVOL_MASK\t\t0x0000ffff\t   \n\t\t\t\t\t\t \n\n#define ATKHLDV \t\t0x11\t\t \n#define ATKHLDV_PHASE0_MASK\t0x00008000\t \n#define ATKHLDV_HOLDTIME_MASK\t0x00007f00\t \n#define ATKHLDV_ATTACKTIME_MASK\t0x0000007f\t \n\t\t\t\t\t\t \n\n#define DCYSUSV \t\t0x12\t\t \n#define DCYSUSV_PHASE1_MASK\t0x00008000\t \n#define DCYSUSV_SUSTAINLEVEL_MASK 0x00007f00\t \n#define DCYSUSV_CHANNELENABLE_MASK 0x00000080\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define DCYSUSV_DECAYTIME_MASK\t0x0000007f\t \n\t\t\t\t\t\t \n\n#define LFOVAL1 \t\t0x13\t\t \n#define LFOVAL_MASK\t\t0x0000ffff\t \n\t\t\t\t\t\t \n\n#define ENVVAL\t\t\t0x14\t\t \n#define ENVVAL_MASK\t\t0x0000ffff\t \n\t\t\t\t\t\t \n\n#define ATKHLDM\t\t\t0x15\t\t \n#define ATKHLDM_PHASE0_MASK\t0x00008000\t \n#define ATKHLDM_HOLDTIME\t0x00007f00\t \n#define ATKHLDM_ATTACKTIME\t0x0000007f\t \n\t\t\t\t\t\t \n\n#define DCYSUSM\t\t\t0x16\t\t \n#define DCYSUSM_PHASE1_MASK\t0x00008000\t \n#define DCYSUSM_SUSTAINLEVEL_MASK 0x00007f00\t \n#define DCYSUSM_DECAYTIME_MASK\t0x0000007f\t \n\t\t\t\t\t\t \n\n#define LFOVAL2 \t\t0x17\t\t \n#define LFOVAL2_MASK\t\t0x0000ffff\t \n\t\t\t\t\t\t \n\n#define IP\t\t\t0x18\t\t \n#define IP_MASK\t\t\t0x0000ffff\t \n\t\t\t\t\t\t \n#define IP_UNITY\t\t0x0000e000\t \n\n#define IFATN\t\t\t0x19\t\t \nSUB_REG(IFATN, FILTERCUTOFF,\t0x0000ff00)\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \nSUB_REG(IFATN, ATTENUATION,\t0x000000ff)\t \n\n#define PEFE\t\t\t0x1a\t\t \nSUB_REG(PEFE, PITCHAMOUNT,\t0x0000ff00)\t \n\t\t\t\t\t\t \nSUB_REG(PEFE, FILTERAMOUNT,\t0x000000ff)\t \n\t\t\t\t\t\t \n\n\n#define FMMOD\t\t\t0x1b\t\t \n#define FMMOD_MODVIBRATO\t0x0000ff00\t \n\t\t\t\t\t\t \n#define FMMOD_MOFILTER\t\t0x000000ff\t \n\t\t\t\t\t\t \n\n#define TREMFRQ \t\t0x1c\t\t \n#define TREMFRQ_DEPTH\t\t0x0000ff00\t \n\t\t\t\t\t\t \n#define TREMFRQ_FREQUENCY\t0x000000ff\t \n\t\t\t\t\t\t \n\n#define FM2FRQ2 \t\t0x1d\t\t \n#define FM2FRQ2_DEPTH\t\t0x0000ff00\t \n\t\t\t\t\t\t \n#define FM2FRQ2_FREQUENCY\t0x000000ff\t \n\t\t\t\t\t\t \n\n#define TEMPENV \t\t0x1e\t\t \n#define TEMPENV_MASK\t\t0x0000ffff\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n \n\n \n \n\n\n\n\n\n\n\n\n\n\n\n\n\n#define CD0\t\t\t0x20\t\t \n\n#define PTB\t\t\t0x40\t\t \n#define PTB_MASK\t\t0xfffff000\t \n\n#define TCB\t\t\t0x41\t\t \n#define TCB_MASK\t\t0xfffff000\t \n\n#define ADCCR\t\t\t0x42\t\t \n#define ADCCR_RCHANENABLE\t0x00000010\t \n#define ADCCR_LCHANENABLE\t0x00000008\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define A_ADCCR_RCHANENABLE\t0x00000020\n#define A_ADCCR_LCHANENABLE\t0x00000010\n\n#define A_ADCCR_SAMPLERATE_MASK 0x0000000F       \n#define ADCCR_SAMPLERATE_MASK\t0x00000007\t \n#define ADCCR_SAMPLERATE_48\t0x00000000\t \n#define ADCCR_SAMPLERATE_44\t0x00000001\t \n#define ADCCR_SAMPLERATE_32\t0x00000002\t \n#define ADCCR_SAMPLERATE_24\t0x00000003\t \n#define ADCCR_SAMPLERATE_22\t0x00000004\t \n#define ADCCR_SAMPLERATE_16\t0x00000005\t \n#define ADCCR_SAMPLERATE_11\t0x00000006\t \n#define ADCCR_SAMPLERATE_8\t0x00000007\t \n#define A_ADCCR_SAMPLERATE_12\t0x00000006\t \n#define A_ADCCR_SAMPLERATE_11\t0x00000007\t \n#define A_ADCCR_SAMPLERATE_8\t0x00000008\t \n\n#define FXWC\t\t\t0x43\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define A_TBLSZ\t\t\t0x43\t \n\n#define TCBS\t\t\t0x44\t\t \n#define TCBS_MASK\t\t0x00000007\t \n#define TCBS_BUFFSIZE_16K\t0x00000000\n#define TCBS_BUFFSIZE_32K\t0x00000001\n#define TCBS_BUFFSIZE_64K\t0x00000002\n#define TCBS_BUFFSIZE_128K\t0x00000003\n#define TCBS_BUFFSIZE_256K\t0x00000004\n#define TCBS_BUFFSIZE_512K\t0x00000005\n#define TCBS_BUFFSIZE_1024K\t0x00000006\n#define TCBS_BUFFSIZE_2048K\t0x00000007\n\n#define MICBA\t\t\t0x45\t\t \n#define MICBA_MASK\t\t0xfffff000\t \n\n#define ADCBA\t\t\t0x46\t\t \n#define ADCBA_MASK\t\t0xfffff000\t \n\n#define FXBA\t\t\t0x47\t\t \n#define FXBA_MASK\t\t0xfffff000\t \n\n#define A_HWM\t\t\t0x48\t\t \n\n#define MICBS\t\t\t0x49\t\t \n\n#define ADCBS\t\t\t0x4a\t\t \n\n#define FXBS\t\t\t0x4b\t\t \n\n \n#define ADCBS_BUFSIZE_NONE\t0x00000000\n#define ADCBS_BUFSIZE_384\t0x00000001\n#define ADCBS_BUFSIZE_448\t0x00000002\n#define ADCBS_BUFSIZE_512\t0x00000003\n#define ADCBS_BUFSIZE_640\t0x00000004\n#define ADCBS_BUFSIZE_768\t0x00000005\n#define ADCBS_BUFSIZE_896\t0x00000006\n#define ADCBS_BUFSIZE_1024\t0x00000007\n#define ADCBS_BUFSIZE_1280\t0x00000008\n#define ADCBS_BUFSIZE_1536\t0x00000009\n#define ADCBS_BUFSIZE_1792\t0x0000000a\n#define ADCBS_BUFSIZE_2048\t0x0000000b\n#define ADCBS_BUFSIZE_2560\t0x0000000c\n#define ADCBS_BUFSIZE_3072\t0x0000000d\n#define ADCBS_BUFSIZE_3584\t0x0000000e\n#define ADCBS_BUFSIZE_4096\t0x0000000f\n#define ADCBS_BUFSIZE_5120\t0x00000010\n#define ADCBS_BUFSIZE_6144\t0x00000011\n#define ADCBS_BUFSIZE_7168\t0x00000012\n#define ADCBS_BUFSIZE_8192\t0x00000013\n#define ADCBS_BUFSIZE_10240\t0x00000014\n#define ADCBS_BUFSIZE_12288\t0x00000015\n#define ADCBS_BUFSIZE_14366\t0x00000016\n#define ADCBS_BUFSIZE_16384\t0x00000017\n#define ADCBS_BUFSIZE_20480\t0x00000018\n#define ADCBS_BUFSIZE_24576\t0x00000019\n#define ADCBS_BUFSIZE_28672\t0x0000001a\n#define ADCBS_BUFSIZE_32768\t0x0000001b\n#define ADCBS_BUFSIZE_40960\t0x0000001c\n#define ADCBS_BUFSIZE_49152\t0x0000001d\n#define ADCBS_BUFSIZE_57344\t0x0000001e\n#define ADCBS_BUFSIZE_65536\t0x0000001f\n\n\n\n#define A_CSBA\t\t\t0x4c\t\t \n#define A_CSDC\t\t\t0x4d\t\t \n#define A_CSFE\t\t\t0x4e\t\t \n#define A_CSHG\t\t\t0x4f\t\t \n\n\n#define CDCS\t\t\t0x50\t\t \n\n#define GPSCS\t\t\t0x51\t\t \n\n\n#define DBG\t\t\t0x52\n\n#define A_SPSC\t\t\t0x52\t\t \n\n#define REG53\t\t\t0x53\t\t \n\n\n#define A_DBG\t\t\t0x53\n\n\n#define SPCS0\t\t\t0x54\t\t \n\n#define SPCS1\t\t\t0x55\t\t \n\n#define SPCS2\t\t\t0x56\t\t \n\n#define SPCS_CLKACCYMASK\t0x30000000\t \n#define SPCS_CLKACCY_1000PPM\t0x00000000\t \n#define SPCS_CLKACCY_50PPM\t0x10000000\t \n#define SPCS_CLKACCY_VARIABLE\t0x20000000\t \n#define SPCS_SAMPLERATEMASK\t0x0f000000\t \n#define SPCS_SAMPLERATE_44\t0x00000000\t \n#define SPCS_SAMPLERATE_48\t0x02000000\t \n#define SPCS_SAMPLERATE_32\t0x03000000\t \n#define SPCS_CHANNELNUMMASK\t0x00f00000\t \n#define SPCS_CHANNELNUM_UNSPEC\t0x00000000\t \n#define SPCS_CHANNELNUM_LEFT\t0x00100000\t \n#define SPCS_CHANNELNUM_RIGHT\t0x00200000\t \n#define SPCS_SOURCENUMMASK\t0x000f0000\t \n#define SPCS_SOURCENUM_UNSPEC\t0x00000000\t \n#define SPCS_GENERATIONSTATUS\t0x00008000\t \n#define SPCS_CATEGORYCODEMASK\t0x00007f00\t \n#define SPCS_MODEMASK\t\t0x000000c0\t \n#define SPCS_EMPHASISMASK\t0x00000038\t \n#define SPCS_EMPHASIS_NONE\t0x00000000\t \n#define SPCS_EMPHASIS_50_15\t0x00000008\t \n#define SPCS_COPYRIGHT\t\t0x00000004\t \n#define SPCS_NOTAUDIODATA\t0x00000002\t \n#define SPCS_PROFESSIONAL\t0x00000001\t \n\n \n\n \n#define CLIEL\t\t\t0x58\t\t \n#define CLIEH\t\t\t0x59\t\t \n\n#define CLIPL\t\t\t0x5a\t\t \n#define CLIPH\t\t\t0x5b\t\t \n\n\n\n\n#define SOLEL\t\t\t0x5c\t\t \n#define SOLEH\t\t\t0x5d\t\t \n\n#define SPBYPASS\t\t0x5e\t\t \n#define SPBYPASS_SPDIF0_MASK\t0x00000003\t \n#define SPBYPASS_SPDIF1_MASK\t0x0000000c\t \n \n#define SPBYPASS_FORMAT\t\t0x00000f00       \n\n#define AC97SLOT\t\t0x5f             \n#define AC97SLOT_REAR_RIGHT\t0x01\t\t \n#define AC97SLOT_REAR_LEFT\t0x02\t\t \n#define AC97SLOT_CNTR\t\t0x10             \n#define AC97SLOT_LFE\t\t0x20             \n\n#define A_PCB\t\t\t0x5f\t\t \n\n\n#define CDSRCS\t\t\t0x60\t\t \n\n#define GPSRCS\t\t\t0x61\t\t \n\n#define ZVSRCS\t\t\t0x62\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n \n#define SRCS_SPDIFVALID\t\t0x04000000\t \n#define SRCS_SPDIFLOCKED\t0x02000000\t \n#define SRCS_RATELOCKED\t\t0x01000000\t \n#define SRCS_ESTSAMPLERATE\t0x0007ffff\t \n\n \n#define SRCS_SPDIFRATE_44\t0x0003acd9\n#define SRCS_SPDIFRATE_48\t0x00040000\n#define SRCS_SPDIFRATE_96\t0x00080000\n\n#define MICIDX                  0x63             \nSUB_REG(MICIDX, IDX,\t\t0x0000ffff)\n\n#define ADCIDX\t\t\t0x64\t\t \nSUB_REG(ADCIDX, IDX,\t\t0x0000ffff)\n\n#define A_ADCIDX\t\t0x63\nSUB_REG(A_ADCIDX, IDX,\t\t0x0000ffff)\n\n#define A_MICIDX\t\t0x64\nSUB_REG(A_MICIDX, IDX,\t\t0x0000ffff)\n\n#define FXIDX\t\t\t0x65\t\t \nSUB_REG(FXIDX, IDX,\t\t0x0000ffff)\n\n \n#define HLIEL\t\t\t0x66\t\t \n#define HLIEH\t\t\t0x67\t\t \n\n#define HLIPL\t\t\t0x68\t\t \n#define HLIPH\t\t\t0x69\t\t \n\n#define A_SPRI\t\t\t0x6a\t\t \n#define A_SPRA\t\t\t0x6b\t\t \n#define A_SPRC\t\t\t0x6c\t\t \n\n#define A_DICE\t\t\t0x6d\t\t \n\n#define A_TTB\t\t\t0x6e\t\t \n#define A_TDOF\t\t\t0x6f\t\t \n\n \n#define A_MUDATA1\t\t0x70\n#define A_MUCMD1\t\t0x71\n#define A_MUSTAT1\t\tA_MUCMD1\n\n \n#define A_MUDATA2\t\t0x72\n#define A_MUCMD2\t\t0x73\n#define A_MUSTAT2\t\tA_MUCMD2\t\n\n \n \n \n#define A_FXWC1\t\t\t0x74             \n#define A_FXWC2\t\t\t0x75\t\t \n\n#define A_EHC\t\t\t0x76\t\t \n\n#define A_SPDIF_SAMPLERATE\tA_EHC\t\t \n#define A_SPDIF_RATE_MASK\t0x000000e0\t \n#define A_SPDIF_48000\t\t0x00000000\t \n#define A_SPDIF_192000\t\t0x00000020\n#define A_SPDIF_96000\t\t0x00000040\n#define A_SPDIF_44100\t\t0x00000080\n#define A_SPDIF_MUTED\t\t0x000000c0\n\nSUB_REG_NC(A_EHC, A_I2S_CAPTURE_RATE, 0x00000e00)   \n\t\t\t\t\t\t    \n#define A_I2S_CAPTURE_48000\t0x0\n#define A_I2S_CAPTURE_192000\t0x1\n#define A_I2S_CAPTURE_96000\t0x2\n#define A_I2S_CAPTURE_44100\t0x4\n\n#define A_EHC_SRC48_MASK\t0x0000e000\t \n#define A_EHC_SRC48_BYPASS\t0x00000000\n#define A_EHC_SRC48_192\t\t0x00002000\n#define A_EHC_SRC48_96\t\t0x00004000\n#define A_EHC_SRC48_44\t\t0x00008000\n#define A_EHC_SRC48_MUTED\t0x0000c000\n\n#define A_EHC_P17V_TVM\t\t0x00000001\t \n#define A_EHC_P17V_SEL0_MASK\t0x00030000\t \n#define A_EHC_P17V_SEL1_MASK\t0x000c0000\n#define A_EHC_P17V_SEL2_MASK\t0x00300000\n#define A_EHC_P17V_SEL3_MASK\t0x00c00000\n\n#define A_EHC_ASYNC_BYPASS\t0x80000000\n\n#define A_SRT3\t\t\t0x77\t\t \n#define A_SRT4\t\t\t0x78\t\t \n#define A_SRT5\t\t\t0x79\t\t \n \n\n#define A_SRT_ESTSAMPLERATE\t0x001fffff\n#define A_SRT_RATELOCKED\t0x01000000\n\n#define A_TTDA\t\t\t0x7a\t\t \n#define A_TTDD\t\t\t0x7b\t\t \n\n\n\n\n\n\n#define A_FXRT2\t\t\t0x7c\n#define A_FXRT_CHANNELE\t\t0x0000003f\t \n#define A_FXRT_CHANNELF\t\t0x00003f00\t \n#define A_FXRT_CHANNELG\t\t0x003f0000\t \n#define A_FXRT_CHANNELH\t\t0x3f000000\t \n\n#define A_SENDAMOUNTS\t\t0x7d\n#define A_FXSENDAMOUNT_E_MASK\t0xFF000000\n#define A_FXSENDAMOUNT_F_MASK\t0x00FF0000\n#define A_FXSENDAMOUNT_G_MASK\t0x0000FF00\n#define A_FXSENDAMOUNT_H_MASK\t0x000000FF\n\n \n#define A_FXRT1\t\t\t0x7e\n#define A_FXRT_CHANNELA\t\t0x0000003f\n#define A_FXRT_CHANNELB\t\t0x00003f00\n#define A_FXRT_CHANNELC\t\t0x003f0000\n#define A_FXRT_CHANNELD\t\t0x3f000000\n\n \n\n \n\n \n \n#define MICROCODEBASE\t\t0x400\t\t \n#define A_MICROCODEBASE\t\t0x600\n\n\n \n \n \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \n \n \n\n#define EMU_HANA_DESTHI\t\t0x00\t \n#define EMU_HANA_DESTLO\t\t0x01\t \n\n#define EMU_HANA_SRCHI\t\t0x02\t \n#define EMU_HANA_SRCLO\t\t0x03\t \n\n#define EMU_HANA_DOCK_PWR\t0x04\t \n#define EMU_HANA_DOCK_PWR_ON\t\t0x01  \n\n#define EMU_HANA_WCLOCK\t\t0x05\t \n\t\t\t\t\t \n\t\t\t\t\t \n#define EMU_HANA_WCLOCK_SRC_MASK\t0x07\n#define EMU_HANA_WCLOCK_INT_48K\t\t0x00\n#define EMU_HANA_WCLOCK_INT_44_1K\t0x01\n#define EMU_HANA_WCLOCK_HANA_SPDIF_IN\t0x02\n#define EMU_HANA_WCLOCK_HANA_ADAT_IN\t0x03\n#define EMU_HANA_WCLOCK_SYNC_BNC\t0x04\n#define EMU_HANA_WCLOCK_2ND_HANA\t0x05\n#define EMU_HANA_WCLOCK_SRC_RESERVED\t0x06\n#define EMU_HANA_WCLOCK_OFF\t\t0x07  \n#define EMU_HANA_WCLOCK_MULT_MASK\t0x18\n#define EMU_HANA_WCLOCK_1X\t\t0x00\n#define EMU_HANA_WCLOCK_2X\t\t0x08\n#define EMU_HANA_WCLOCK_4X\t\t0x10\n#define EMU_HANA_WCLOCK_MULT_RESERVED\t0x18\n\n\n\n\n#define EMU_HANA_DEFCLOCK\t0x06\t \n#define EMU_HANA_DEFCLOCK_48K\t\t0x00\n#define EMU_HANA_DEFCLOCK_44_1K\t\t0x01\n\n#define EMU_HANA_UNMUTE\t\t0x07\t \n#define EMU_MUTE\t\t\t0x00\n#define EMU_UNMUTE\t\t\t0x01\n\n#define EMU_HANA_FPGA_CONFIG\t0x08\t \n#define EMU_HANA_FPGA_CONFIG_AUDIODOCK\t0x01  \n#define EMU_HANA_FPGA_CONFIG_HANA\t0x02  \n\n#define EMU_HANA_IRQ_ENABLE\t0x09\t \n#define EMU_HANA_IRQ_WCLK_CHANGED\t0x01\n#define EMU_HANA_IRQ_ADAT\t\t0x02\n#define EMU_HANA_IRQ_DOCK\t\t0x04\n#define EMU_HANA_IRQ_DOCK_LOST\t\t0x08\n\n#define EMU_HANA_SPDIF_MODE\t0x0a\t \n#define EMU_HANA_SPDIF_MODE_TX_CONSUMER\t0x00\n#define EMU_HANA_SPDIF_MODE_TX_PRO\t0x01\n#define EMU_HANA_SPDIF_MODE_TX_NOCOPY\t0x02\n#define EMU_HANA_SPDIF_MODE_RX_CONSUMER\t0x00\n#define EMU_HANA_SPDIF_MODE_RX_PRO\t0x04\n#define EMU_HANA_SPDIF_MODE_RX_NOCOPY\t0x08\n#define EMU_HANA_SPDIF_MODE_RX_INVALID\t0x10\n\n#define EMU_HANA_OPTICAL_TYPE\t0x0b\t \n#define EMU_HANA_OPTICAL_IN_SPDIF\t0x00\n#define EMU_HANA_OPTICAL_IN_ADAT\t0x01\n#define EMU_HANA_OPTICAL_OUT_SPDIF\t0x00\n#define EMU_HANA_OPTICAL_OUT_ADAT\t0x02\n\n#define EMU_HANA_MIDI_IN\t\t0x0c\t \n#define EMU_HANA_MIDI_INA_FROM_HAMOA\t0x01  \n#define EMU_HANA_MIDI_INA_FROM_DOCK1\t0x02  \n#define EMU_HANA_MIDI_INA_FROM_DOCK2\t0x03  \n#define EMU_HANA_MIDI_INB_FROM_HAMOA\t0x08  \n#define EMU_HANA_MIDI_INB_FROM_DOCK1\t0x10  \n#define EMU_HANA_MIDI_INB_FROM_DOCK2\t0x18  \n\n#define EMU_HANA_DOCK_LEDS_1\t0x0d\t \n#define EMU_HANA_DOCK_LEDS_1_MIDI1\t0x01\t \n#define EMU_HANA_DOCK_LEDS_1_MIDI2\t0x02\t \n#define EMU_HANA_DOCK_LEDS_1_SMPTE_IN\t0x04\t \n#define EMU_HANA_DOCK_LEDS_1_SMPTE_OUT\t0x08\t \n\n#define EMU_HANA_DOCK_LEDS_2\t0x0e\t \n#define EMU_HANA_DOCK_LEDS_2_44K\t0x01\t \n#define EMU_HANA_DOCK_LEDS_2_48K\t0x02\t \n#define EMU_HANA_DOCK_LEDS_2_96K\t0x04\t \n#define EMU_HANA_DOCK_LEDS_2_192K\t0x08\t \n#define EMU_HANA_DOCK_LEDS_2_LOCK\t0x10\t \n#define EMU_HANA_DOCK_LEDS_2_EXT\t0x20\t \n\n#define EMU_HANA_DOCK_LEDS_3\t0x0f\t \n#define EMU_HANA_DOCK_LEDS_3_CLIP_A\t0x01\t \n#define EMU_HANA_DOCK_LEDS_3_CLIP_B\t0x02\t \n#define EMU_HANA_DOCK_LEDS_3_SIGNAL_A\t0x04\t \n#define EMU_HANA_DOCK_LEDS_3_SIGNAL_B\t0x08\t \n#define EMU_HANA_DOCK_LEDS_3_MANUAL_CLIP\t0x10\t \n#define EMU_HANA_DOCK_LEDS_3_MANUAL_SIGNAL\t0x20\t \n\n#define EMU_HANA_ADC_PADS\t0x10\t \n#define EMU_HANA_DOCK_ADC_PAD1\t\t0x01\t \n#define EMU_HANA_DOCK_ADC_PAD2\t\t0x02\t \n#define EMU_HANA_DOCK_ADC_PAD3\t\t0x04\t \n#define EMU_HANA_0202_ADC_PAD1\t\t0x08\t \n\n#define EMU_HANA_DOCK_MISC\t0x11\t \n#define EMU_HANA_DOCK_DAC1_MUTE\t\t0x01\t \n#define EMU_HANA_DOCK_DAC2_MUTE\t\t0x02\t \n#define EMU_HANA_DOCK_DAC3_MUTE\t\t0x04\t \n#define EMU_HANA_DOCK_DAC4_MUTE\t\t0x08\t \n#define EMU_HANA_DOCK_PHONES_192_DAC1\t0x00\t \n#define EMU_HANA_DOCK_PHONES_192_DAC2\t0x10\t \n#define EMU_HANA_DOCK_PHONES_192_DAC3\t0x20\t \n#define EMU_HANA_DOCK_PHONES_192_DAC4\t0x30\t \n\n#define EMU_HANA_MIDI_OUT\t0x12\t \n#define EMU_HANA_MIDI_OUT_0202\t\t0x01  \n#define EMU_HANA_MIDI_OUT_DOCK1\t\t0x02  \n#define EMU_HANA_MIDI_OUT_DOCK2\t\t0x04  \n#define EMU_HANA_MIDI_OUT_SYNC2\t\t0x08  \n#define EMU_HANA_MIDI_OUT_LOOP\t\t0x10  \n\n#define EMU_HANA_DAC_PADS\t0x13\t \n#define EMU_HANA_DOCK_DAC_PAD1\t\t0x01\t \n#define EMU_HANA_DOCK_DAC_PAD2\t\t0x02\t \n#define EMU_HANA_DOCK_DAC_PAD3\t\t0x04\t \n#define EMU_HANA_DOCK_DAC_PAD4\t\t0x08\t \n#define EMU_HANA_0202_DAC_PAD1\t\t0x10\t \n\n \n\n#define EMU_HANA_IRQ_STATUS\t0x20\t \n\t\t\t\t\t \n\t\t\t\t\t \n\n#define EMU_HANA_OPTION_CARDS\t0x21\t \n#define EMU_HANA_OPTION_HAMOA\t\t0x01\t \n#define EMU_HANA_OPTION_SYNC\t\t0x02\t \n#define EMU_HANA_OPTION_DOCK_ONLINE\t0x04\t \n#define EMU_HANA_OPTION_DOCK_OFFLINE\t0x08\t \n\n#define EMU_HANA_ID\t\t0x22\t \n\t\t\t\t\t \n\n#define EMU_HANA_MAJOR_REV\t0x23\t \n#define EMU_HANA_MINOR_REV\t0x24\t \n\n#define EMU_DOCK_MAJOR_REV\t0x25\t \n#define EMU_DOCK_MINOR_REV\t0x26\t \n\n#define EMU_DOCK_BOARD_ID\t0x27\t \n#define EMU_DOCK_BOARD_ID0\t\t0x00\t \n#define EMU_DOCK_BOARD_ID1\t\t0x03\t \n\n\n\n\n#define EMU_HANA_WC_SPDIF_HI\t0x28\t \n#define EMU_HANA_WC_SPDIF_LO\t0x29\t \n\n#define EMU_HANA_WC_ADAT_HI\t0x2a\t \n#define EMU_HANA_WC_ADAT_LO\t0x2b\t \n\n#define EMU_HANA_WC_BNC_LO\t0x2c\t \n#define EMU_HANA_WC_BNC_HI\t0x2d\t \n\n#define EMU_HANA2_WC_SPDIF_HI\t0x2e\t \n#define EMU_HANA2_WC_SPDIF_LO\t0x2f\t \n\n \n\n\n#define EMU_HANA_LOCK_STS_LO\t0x38\t \n#define EMU_HANA_LOCK_STS_HI\t0x39\t \n\n \n \n \n \n\n \n#define EMU_DST_ALICE2_EMU32_0\t0x000f\t \n\t\t\t\t\t \n#define EMU_DST_ALICE2_EMU32_1\t0x0000\t \n#define EMU_DST_ALICE2_EMU32_2\t0x0001\t \n#define EMU_DST_ALICE2_EMU32_3\t0x0002\t \n#define EMU_DST_ALICE2_EMU32_4\t0x0003\t \n#define EMU_DST_ALICE2_EMU32_5\t0x0004\t \n#define EMU_DST_ALICE2_EMU32_6\t0x0005\t \n#define EMU_DST_ALICE2_EMU32_7\t0x0006\t \n#define EMU_DST_ALICE2_EMU32_8\t0x0007\t \n#define EMU_DST_ALICE2_EMU32_9\t0x0008\t \n#define EMU_DST_ALICE2_EMU32_A\t0x0009\t \n#define EMU_DST_ALICE2_EMU32_B\t0x000a\t \n#define EMU_DST_ALICE2_EMU32_C\t0x000b\t \n#define EMU_DST_ALICE2_EMU32_D\t0x000c\t \n#define EMU_DST_ALICE2_EMU32_E\t0x000d\t \n#define EMU_DST_ALICE2_EMU32_F\t0x000e\t \n#define EMU_DST_DOCK_DAC1_LEFT1\t0x0100\t \n#define EMU_DST_DOCK_DAC1_LEFT2\t0x0101\t \n#define EMU_DST_DOCK_DAC1_LEFT3\t0x0102\t \n#define EMU_DST_DOCK_DAC1_LEFT4\t0x0103\t \n#define EMU_DST_DOCK_DAC1_RIGHT1\t0x0104\t \n#define EMU_DST_DOCK_DAC1_RIGHT2\t0x0105\t \n#define EMU_DST_DOCK_DAC1_RIGHT3\t0x0106\t \n#define EMU_DST_DOCK_DAC1_RIGHT4\t0x0107\t \n#define EMU_DST_DOCK_DAC2_LEFT1\t0x0108\t \n#define EMU_DST_DOCK_DAC2_LEFT2\t0x0109\t \n#define EMU_DST_DOCK_DAC2_LEFT3\t0x010a\t \n#define EMU_DST_DOCK_DAC2_LEFT4\t0x010b\t \n#define EMU_DST_DOCK_DAC2_RIGHT1\t0x010c\t \n#define EMU_DST_DOCK_DAC2_RIGHT2\t0x010d\t \n#define EMU_DST_DOCK_DAC2_RIGHT3\t0x010e\t \n#define EMU_DST_DOCK_DAC2_RIGHT4\t0x010f\t \n#define EMU_DST_DOCK_DAC3_LEFT1\t0x0110\t \n#define EMU_DST_DOCK_DAC3_LEFT2\t0x0111\t \n#define EMU_DST_DOCK_DAC3_LEFT3\t0x0112\t \n#define EMU_DST_DOCK_DAC3_LEFT4\t0x0113\t \n#define EMU_DST_DOCK_PHONES_LEFT1\t0x0112\t \n#define EMU_DST_DOCK_PHONES_LEFT2\t0x0113\t \n#define EMU_DST_DOCK_DAC3_RIGHT1\t0x0114\t \n#define EMU_DST_DOCK_DAC3_RIGHT2\t0x0115\t \n#define EMU_DST_DOCK_DAC3_RIGHT3\t0x0116\t \n#define EMU_DST_DOCK_DAC3_RIGHT4\t0x0117\t \n#define EMU_DST_DOCK_PHONES_RIGHT1\t0x0116\t \n#define EMU_DST_DOCK_PHONES_RIGHT2\t0x0117\t \n#define EMU_DST_DOCK_DAC4_LEFT1\t0x0118\t \n#define EMU_DST_DOCK_DAC4_LEFT2\t0x0119\t \n#define EMU_DST_DOCK_DAC4_LEFT3\t0x011a\t \n#define EMU_DST_DOCK_DAC4_LEFT4\t0x011b\t \n#define EMU_DST_DOCK_SPDIF_LEFT1\t0x011a\t \n#define EMU_DST_DOCK_SPDIF_LEFT2\t0x011b\t \n#define EMU_DST_DOCK_DAC4_RIGHT1\t0x011c\t \n#define EMU_DST_DOCK_DAC4_RIGHT2\t0x011d\t \n#define EMU_DST_DOCK_DAC4_RIGHT3\t0x011e\t \n#define EMU_DST_DOCK_DAC4_RIGHT4\t0x011f\t \n#define EMU_DST_DOCK_SPDIF_RIGHT1\t0x011e\t \n#define EMU_DST_DOCK_SPDIF_RIGHT2\t0x011f\t \n#define EMU_DST_HANA_SPDIF_LEFT1\t0x0200\t \n#define EMU_DST_HANA_SPDIF_LEFT2\t0x0202\t \n#define EMU_DST_HANA_SPDIF_LEFT3\t0x0204\t \n#define EMU_DST_HANA_SPDIF_LEFT4\t0x0206\t \n#define EMU_DST_HANA_SPDIF_RIGHT1\t0x0201\t \n#define EMU_DST_HANA_SPDIF_RIGHT2\t0x0203\t \n#define EMU_DST_HANA_SPDIF_RIGHT3\t0x0205\t \n#define EMU_DST_HANA_SPDIF_RIGHT4\t0x0207\t \n#define EMU_DST_HAMOA_DAC_LEFT1\t0x0300\t \n#define EMU_DST_HAMOA_DAC_LEFT2\t0x0302\t \n#define EMU_DST_HAMOA_DAC_LEFT3\t0x0304\t \n#define EMU_DST_HAMOA_DAC_LEFT4\t0x0306\t \n#define EMU_DST_HAMOA_DAC_RIGHT1\t0x0301\t \n#define EMU_DST_HAMOA_DAC_RIGHT2\t0x0303\t \n#define EMU_DST_HAMOA_DAC_RIGHT3\t0x0305\t \n#define EMU_DST_HAMOA_DAC_RIGHT4\t0x0307\t \n\n#define EMU_DST_HANA_ADAT\t0x0400\t \n#define EMU_DST_ALICE_I2S0_LEFT\t\t0x0500\t \n#define EMU_DST_ALICE_I2S0_RIGHT\t0x0501\t \n#define EMU_DST_ALICE_I2S1_LEFT\t\t0x0600\t \n#define EMU_DST_ALICE_I2S1_RIGHT\t0x0601\t \n#define EMU_DST_ALICE_I2S2_LEFT\t\t0x0700\t \n#define EMU_DST_ALICE_I2S2_RIGHT\t0x0701\t \n\n \n\n#define EMU_DST_MDOCK_SPDIF_LEFT1\t0x0112\t \n#define EMU_DST_MDOCK_SPDIF_LEFT2\t0x0113\t \n#define EMU_DST_MDOCK_SPDIF_RIGHT1\t0x0116\t \n#define EMU_DST_MDOCK_SPDIF_RIGHT2\t0x0117\t \n#define EMU_DST_MDOCK_ADAT\t\t0x0118\t \n\n#define EMU_DST_MANA_DAC_LEFT\t\t0x0300\t \n#define EMU_DST_MANA_DAC_RIGHT\t\t0x0301\t \n\n \n \n \n \n\n \n#define EMU_SRC_SILENCE\t\t0x0000\t \n#define EMU_SRC_DOCK_MIC_A1\t0x0100\t \n#define EMU_SRC_DOCK_MIC_A2\t0x0101\t \n#define EMU_SRC_DOCK_MIC_A3\t0x0102\t \n#define EMU_SRC_DOCK_MIC_A4\t0x0103\t \n#define EMU_SRC_DOCK_MIC_B1\t0x0104\t \n#define EMU_SRC_DOCK_MIC_B2\t0x0105\t \n#define EMU_SRC_DOCK_MIC_B3\t0x0106\t \n#define EMU_SRC_DOCK_MIC_B4\t0x0107\t \n#define EMU_SRC_DOCK_ADC1_LEFT1\t0x0108\t \n#define EMU_SRC_DOCK_ADC1_LEFT2\t0x0109\t \n#define EMU_SRC_DOCK_ADC1_LEFT3\t0x010a\t \n#define EMU_SRC_DOCK_ADC1_LEFT4\t0x010b\t \n#define EMU_SRC_DOCK_ADC1_RIGHT1\t0x010c\t \n#define EMU_SRC_DOCK_ADC1_RIGHT2\t0x010d\t \n#define EMU_SRC_DOCK_ADC1_RIGHT3\t0x010e\t \n#define EMU_SRC_DOCK_ADC1_RIGHT4\t0x010f\t \n#define EMU_SRC_DOCK_ADC2_LEFT1\t0x0110\t \n#define EMU_SRC_DOCK_ADC2_LEFT2\t0x0111\t \n#define EMU_SRC_DOCK_ADC2_LEFT3\t0x0112\t \n#define EMU_SRC_DOCK_ADC2_LEFT4\t0x0113\t \n#define EMU_SRC_DOCK_ADC2_RIGHT1\t0x0114\t \n#define EMU_SRC_DOCK_ADC2_RIGHT2\t0x0115\t \n#define EMU_SRC_DOCK_ADC2_RIGHT3\t0x0116\t \n#define EMU_SRC_DOCK_ADC2_RIGHT4\t0x0117\t \n#define EMU_SRC_DOCK_ADC3_LEFT1\t0x0118\t \n#define EMU_SRC_DOCK_ADC3_LEFT2\t0x0119\t \n#define EMU_SRC_DOCK_ADC3_LEFT3\t0x011a\t \n#define EMU_SRC_DOCK_ADC3_LEFT4\t0x011b\t \n#define EMU_SRC_DOCK_ADC3_RIGHT1\t0x011c\t \n#define EMU_SRC_DOCK_ADC3_RIGHT2\t0x011d\t \n#define EMU_SRC_DOCK_ADC3_RIGHT3\t0x011e\t \n#define EMU_SRC_DOCK_ADC3_RIGHT4\t0x011f\t \n#define EMU_SRC_HAMOA_ADC_LEFT1\t0x0200\t \n#define EMU_SRC_HAMOA_ADC_LEFT2\t0x0202\t \n#define EMU_SRC_HAMOA_ADC_LEFT3\t0x0204\t \n#define EMU_SRC_HAMOA_ADC_LEFT4\t0x0206\t \n#define EMU_SRC_HAMOA_ADC_RIGHT1\t0x0201\t \n#define EMU_SRC_HAMOA_ADC_RIGHT2\t0x0203\t \n#define EMU_SRC_HAMOA_ADC_RIGHT3\t0x0205\t \n#define EMU_SRC_HAMOA_ADC_RIGHT4\t0x0207\t \n#define EMU_SRC_ALICE_EMU32A\t\t0x0300\t \n#define EMU_SRC_ALICE_EMU32B\t\t0x0310\t \n\n#define EMU_SRC_HANA_ADAT\t0x0400\t \n#define EMU_SRC_HANA_SPDIF_LEFT1\t0x0500\t \n#define EMU_SRC_HANA_SPDIF_LEFT2\t0x0502\t \n#define EMU_SRC_HANA_SPDIF_LEFT3\t0x0504\t \n#define EMU_SRC_HANA_SPDIF_LEFT4\t0x0506\t \n#define EMU_SRC_HANA_SPDIF_RIGHT1\t0x0501\t \n#define EMU_SRC_HANA_SPDIF_RIGHT2\t0x0503\t \n#define EMU_SRC_HANA_SPDIF_RIGHT3\t0x0505\t \n#define EMU_SRC_HANA_SPDIF_RIGHT4\t0x0507\t \n\n \n\n#define EMU_SRC_MDOCK_SPDIF_LEFT1\t0x0112\t \n#define EMU_SRC_MDOCK_SPDIF_LEFT2\t0x0113\t \n#define EMU_SRC_MDOCK_SPDIF_RIGHT1\t0x0116\t \n#define EMU_SRC_MDOCK_SPDIF_RIGHT2\t0x0117\t \n#define EMU_SRC_MDOCK_ADAT\t\t0x0118\t \n\n \n\n\n \n\nextern const char * const snd_emu10k1_fxbus[32];\nextern const char * const snd_emu10k1_sblive_ins[16];\nextern const char * const snd_emu10k1_audigy_ins[16];\nextern const char * const snd_emu10k1_sblive_outs[32];\nextern const char * const snd_emu10k1_audigy_outs[32];\nextern const s8 snd_emu10k1_sblive51_fxbus2_map[16];\n\n \n\nenum {\n\tEMU10K1_UNUSED,  \n\tEMU10K1_EFX,\n\tEMU10K1_EFX_IRQ,\n\tEMU10K1_PCM,\n\tEMU10K1_PCM_IRQ,\n\tEMU10K1_SYNTH,\n\tEMU10K1_NUM_TYPES\n};\n\nstruct snd_emu10k1;\n\nstruct snd_emu10k1_voice {\n\tunsigned char number;\n\tunsigned char use;\n\tunsigned char dirty;\n\tunsigned char last;\n\tvoid (*interrupt)(struct snd_emu10k1 *emu, struct snd_emu10k1_voice *pvoice);\n\n\tstruct snd_emu10k1_pcm *epcm;\n};\n\nenum {\n\tPLAYBACK_EMUVOICE,\n\tPLAYBACK_EFX,\n\tCAPTURE_AC97ADC,\n\tCAPTURE_AC97MIC,\n\tCAPTURE_EFX\n};\n\nstruct snd_emu10k1_pcm {\n\tstruct snd_emu10k1 *emu;\n\tint type;\n\tstruct snd_pcm_substream *substream;\n\tstruct snd_emu10k1_voice *voices[NUM_EFX_PLAYBACK];\n\tstruct snd_emu10k1_voice *extra;\n\tunsigned short running;\n\tunsigned short first_ptr;\n\tsnd_pcm_uframes_t resume_pos;\n\tstruct snd_util_memblk *memblk;\n\tunsigned int pitch_target;\n\tunsigned int start_addr;\n\tunsigned int ccca_start_addr;\n\tunsigned int capture_ipr;\t \n\tunsigned int capture_inte;\t \n\tunsigned int capture_ba_reg;\t \n\tunsigned int capture_bs_reg;\t \n\tunsigned int capture_idx_reg;\t \n\tunsigned int capture_cr_val;\t \n\tunsigned int capture_cr_val2;\t \n\tunsigned int capture_bs_val;\t \n\tunsigned int capture_bufsize;\t \n};\n\nstruct snd_emu10k1_pcm_mixer {\n\t \n\tunsigned char send_routing[3][8];\n\tunsigned char send_volume[3][8];\n\t\n\t\n\tunsigned short attn[3];\n\tstruct snd_emu10k1_pcm *epcm;\n};\n\n#define snd_emu10k1_compose_send_routing(route) \\\n((route[0] | (route[1] << 4) | (route[2] << 8) | (route[3] << 12)) << 16)\n\n#define snd_emu10k1_compose_audigy_fxrt1(route) \\\n((unsigned int)route[0] | ((unsigned int)route[1] << 8) | ((unsigned int)route[2] << 16) | ((unsigned int)route[3] << 24) | 0x80808080)\n\n#define snd_emu10k1_compose_audigy_fxrt2(route) \\\n((unsigned int)route[4] | ((unsigned int)route[5] << 8) | ((unsigned int)route[6] << 16) | ((unsigned int)route[7] << 24) | 0x80808080)\n\n#define snd_emu10k1_compose_audigy_sendamounts(vol) \\\n(((unsigned int)vol[4] << 24) | ((unsigned int)vol[5] << 16) | ((unsigned int)vol[6] << 8) | (unsigned int)vol[7])\n\nstruct snd_emu10k1_memblk {\n\tstruct snd_util_memblk mem;\n\t \n\tint first_page, last_page, pages, mapped_page;\n\tunsigned int map_locked;\n\tstruct list_head mapped_link;\n\tstruct list_head mapped_order_link;\n};\n\n#define snd_emu10k1_memblk_offset(blk)\t(((blk)->mapped_page << PAGE_SHIFT) | ((blk)->mem.offset & (PAGE_SIZE - 1)))\n\n#define EMU10K1_MAX_TRAM_BLOCKS_PER_CODE\t16\n\nstruct snd_emu10k1_fx8010_ctl {\n\tstruct list_head list;\t\t \n\tunsigned int vcount;\n\tunsigned int count;\t\t \n\tunsigned short gpr[32];\t\t \n\tint value[32];\n\tint min;\t\t\t \n\tint max;\t\t\t \n\tunsigned int translation;\t \n\tstruct snd_kcontrol *kcontrol;\n};\n\ntypedef void (snd_fx8010_irq_handler_t)(struct snd_emu10k1 *emu, void *private_data);\n\nstruct snd_emu10k1_fx8010_irq {\n\tstruct snd_emu10k1_fx8010_irq *next;\n\tsnd_fx8010_irq_handler_t *handler;\n\tunsigned short gpr_running;\n\tvoid *private_data;\n};\n\nstruct snd_emu10k1_fx8010_pcm {\n\tunsigned int valid: 1,\n\t\t     opened: 1,\n\t\t     active: 1;\n\tunsigned int channels;\t\t \n\tunsigned int tram_start;\t \n\tunsigned int buffer_size;\t \n\tunsigned short gpr_size;\t\t \n\tunsigned short gpr_ptr;\t\t \n\tunsigned short gpr_count;\t \n\tunsigned short gpr_tmpcount;\t \n\tunsigned short gpr_trigger;\t \n\tunsigned short gpr_running;\t \n\tunsigned char etram[32];\t \n\tstruct snd_pcm_indirect pcm_rec;\n\tunsigned int tram_pos;\n\tunsigned int tram_shift;\n\tstruct snd_emu10k1_fx8010_irq irq;\n};\n\nstruct snd_emu10k1_fx8010 {\n\tunsigned short extin_mask;\t \n\tunsigned short extout_mask;\t \n\tunsigned int itram_size;\t \n\tstruct snd_dma_buffer etram_pages;  \n\tunsigned int dbg;\t\t \n\tunsigned char name[128];\n\tint gpr_size;\t\t\t \n\tint gpr_count;\t\t\t \n\tstruct list_head gpr_ctl;\t \n\tstruct mutex lock;\n\tstruct snd_emu10k1_fx8010_pcm pcm[8];\n\tspinlock_t irq_lock;\n\tstruct snd_emu10k1_fx8010_irq *irq_handlers;\n};\n\nstruct snd_emu10k1_midi {\n\tstruct snd_emu10k1 *emu;\n\tstruct snd_rawmidi *rmidi;\n\tstruct snd_rawmidi_substream *substream_input;\n\tstruct snd_rawmidi_substream *substream_output;\n\tunsigned int midi_mode;\n\tspinlock_t input_lock;\n\tspinlock_t output_lock;\n\tspinlock_t open_lock;\n\tint tx_enable, rx_enable;\n\tint port;\n\tint ipr_tx, ipr_rx;\n\tvoid (*interrupt)(struct snd_emu10k1 *emu, unsigned int status);\n};\n\nenum {\n\tEMU_MODEL_SB,\n\tEMU_MODEL_EMU1010,\n\tEMU_MODEL_EMU1010B,\n\tEMU_MODEL_EMU1616,\n\tEMU_MODEL_EMU0404,\n};\n\n\n\n\n\n\n\n\n\n\n\nstruct snd_emu_chip_details {\n\tu32 vendor;\n\tu32 device;\n\tu32 subsystem;\n\tunsigned char revision;\n\tunsigned char emu_model;\t \n\tunsigned int emu10k1_chip:1;\t \n\t\t\t\t\t \n\tunsigned int emu10k2_chip:1;\t \n\tunsigned int ca0102_chip:1;\t \n\t\t\t\t\t \n\tunsigned int ca0108_chip:1;\t \n\tunsigned int ca_cardbus_chip:1;\t \n\tunsigned int ca0151_chip:1;\t \n\tunsigned int spk20:1;\t\t \n\tunsigned int spk71:1;\t\t \n\tunsigned int no_adat:1;\t\t \n\tunsigned int sblive51:1;\t \n\tunsigned int spdif_bug:1;\t \n\tunsigned int ac97_chip:2;\t \n\tunsigned int ecard:1;\t\t \n\tunsigned int spi_dac:1;\t\t \n\tunsigned int i2c_adc:1;\t\t \n\tunsigned int adc_1361t:1;\t \n\tunsigned int invert_shared_spdif:1;   \n\tconst char *driver;\n\tconst char *name;\n\tconst char *id;\t\t \n};\n\n#define NUM_OUTPUT_DESTS 28\n#define NUM_INPUT_DESTS 22\n\nstruct snd_emu1010 {\n\tunsigned char output_source[NUM_OUTPUT_DESTS];\n\tunsigned char input_source[NUM_INPUT_DESTS];\n\tunsigned int adc_pads;  \n\tunsigned int dac_pads;  \n\tunsigned int wclock;   \n\tunsigned int word_clock;   \n\tunsigned int clock_source;\n\tunsigned int clock_fallback;\n\tunsigned int optical_in;  \n\tunsigned int optical_out;  \n\tstruct work_struct firmware_work;\n\tstruct work_struct clock_work;\n};\n\nstruct snd_emu10k1 {\n\tint irq;\n\n\tunsigned long port;\t\t\t \n\tunsigned int tos_link: 1,\t\t \n\t\trear_ac97: 1,\t\t\t \n\t\tenable_ir: 1;\n\tunsigned int support_tlv :1;\n\t \n\tconst struct snd_emu_chip_details *card_capabilities;\n\tunsigned int audigy;\t\t\t \n\tunsigned int revision;\t\t\t \n\tunsigned int serial;\t\t\t \n\tunsigned short model;\t\t\t \n\tunsigned int ecard_ctrl;\t\t \n\tunsigned int address_mode;\t\t \n\tunsigned long dma_mask;\t\t\t \n\tbool iommu_workaround;\t\t\t \n\tint max_cache_pages;\t\t\t \n\tstruct snd_dma_buffer silent_page;\t \n\tstruct snd_dma_buffer ptb_pages;\t \n\tstruct snd_dma_device p16v_dma_dev;\n\tstruct snd_dma_buffer *p16v_buffer;\n\n\tstruct snd_util_memhdr *memhdr;\t\t \n\n\tstruct list_head mapped_link_head;\n\tstruct list_head mapped_order_link_head;\n\tvoid **page_ptr_table;\n\tunsigned long *page_addr_table;\n\tspinlock_t memblk_lock;\n\n\tunsigned int spdif_bits[3];\t\t \n\tunsigned int i2c_capture_source;\n\tu8 i2c_capture_volume[4][2];\n\n\tstruct snd_emu10k1_fx8010 fx8010;\t\t \n\tint gpr_base;\n\t\n\tstruct snd_ac97 *ac97;\n\n\tstruct pci_dev *pci;\n\tstruct snd_card *card;\n\tstruct snd_pcm *pcm;\n\tstruct snd_pcm *pcm_mic;\n\tstruct snd_pcm *pcm_efx;\n\tstruct snd_pcm *pcm_multi;\n\tstruct snd_pcm *pcm_p16v;\n\n\tspinlock_t synth_lock;\n\tvoid *synth;\n\tint (*get_synth_voice)(struct snd_emu10k1 *emu);\n\n\tspinlock_t reg_lock;  \n\tspinlock_t emu_lock;  \n\tspinlock_t voice_lock;  \n\tspinlock_t spi_lock;  \n\tspinlock_t i2c_lock;  \n\n\tstruct snd_emu10k1_voice voices[NUM_G];\n\tint p16v_device_offset;\n\tu32 p16v_capture_source;\n\tu32 p16v_capture_channel;\n        struct snd_emu1010 emu1010;\n\tstruct snd_emu10k1_pcm_mixer pcm_mixer[32];\n\tstruct snd_emu10k1_pcm_mixer efx_pcm_mixer[NUM_EFX_PLAYBACK];\n\tstruct snd_kcontrol *ctl_send_routing;\n\tstruct snd_kcontrol *ctl_send_volume;\n\tstruct snd_kcontrol *ctl_attn;\n\tstruct snd_kcontrol *ctl_efx_send_routing;\n\tstruct snd_kcontrol *ctl_efx_send_volume;\n\tstruct snd_kcontrol *ctl_efx_attn;\n\tstruct snd_kcontrol *ctl_clock_source;\n\n\tvoid (*hwvol_interrupt)(struct snd_emu10k1 *emu, unsigned int status);\n\tvoid (*capture_interrupt)(struct snd_emu10k1 *emu, unsigned int status);\n\tvoid (*capture_mic_interrupt)(struct snd_emu10k1 *emu, unsigned int status);\n\tvoid (*capture_efx_interrupt)(struct snd_emu10k1 *emu, unsigned int status);\n\tvoid (*spdif_interrupt)(struct snd_emu10k1 *emu, unsigned int status);\n\tvoid (*dsp_interrupt)(struct snd_emu10k1 *emu);\n\tvoid (*gpio_interrupt)(struct snd_emu10k1 *emu);\n\tvoid (*p16v_interrupt)(struct snd_emu10k1 *emu);\n\n\tstruct snd_pcm_substream *pcm_capture_substream;\n\tstruct snd_pcm_substream *pcm_capture_mic_substream;\n\tstruct snd_pcm_substream *pcm_capture_efx_substream;\n\n\tstruct snd_timer *timer;\n\n\tstruct snd_emu10k1_midi midi;\n\tstruct snd_emu10k1_midi midi2;  \n\n\tunsigned int efx_voices_mask[2];\n\tunsigned int next_free_voice;\n\n\tconst struct firmware *firmware;\n\tconst struct firmware *dock_fw;\n\n#ifdef CONFIG_PM_SLEEP\n\tunsigned int *saved_ptr;\n\tunsigned int *saved_gpr;\n\tunsigned int *tram_val_saved;\n\tunsigned int *tram_addr_saved;\n\tunsigned int *saved_icode;\n\tunsigned int *p16v_saved;\n\tunsigned int saved_a_iocfg, saved_hcfg;\n\tbool suspend;\n#endif\n\n};\n\nint snd_emu10k1_create(struct snd_card *card,\n\t\t       struct pci_dev *pci,\n\t\t       unsigned short extin_mask,\n\t\t       unsigned short extout_mask,\n\t\t       long max_cache_bytes,\n\t\t       int enable_ir,\n\t\t       uint subsystem);\n\nint snd_emu10k1_pcm(struct snd_emu10k1 *emu, int device);\nint snd_emu10k1_pcm_mic(struct snd_emu10k1 *emu, int device);\nint snd_emu10k1_pcm_efx(struct snd_emu10k1 *emu, int device);\nint snd_p16v_pcm(struct snd_emu10k1 *emu, int device);\nint snd_p16v_mixer(struct snd_emu10k1 * emu);\nint snd_emu10k1_pcm_multi(struct snd_emu10k1 *emu, int device);\nint snd_emu10k1_fx8010_pcm(struct snd_emu10k1 *emu, int device);\nint snd_emu10k1_mixer(struct snd_emu10k1 * emu, int pcm_device, int multi_device);\nint snd_emu10k1_timer(struct snd_emu10k1 * emu, int device);\nint snd_emu10k1_fx8010_new(struct snd_emu10k1 *emu, int device);\n\nirqreturn_t snd_emu10k1_interrupt(int irq, void *dev_id);\n\nvoid snd_emu10k1_voice_init(struct snd_emu10k1 * emu, int voice);\nint snd_emu10k1_init_efx(struct snd_emu10k1 *emu);\nvoid snd_emu10k1_free_efx(struct snd_emu10k1 *emu);\nint snd_emu10k1_fx8010_tram_setup(struct snd_emu10k1 *emu, u32 size);\nint snd_emu10k1_done(struct snd_emu10k1 * emu);\n\n \nunsigned int snd_emu10k1_ptr_read(struct snd_emu10k1 * emu, unsigned int reg, unsigned int chn);\nvoid snd_emu10k1_ptr_write(struct snd_emu10k1 *emu, unsigned int reg, unsigned int chn, unsigned int data);\nvoid snd_emu10k1_ptr_write_multiple(struct snd_emu10k1 *emu, unsigned int chn, ...);\nunsigned int snd_emu10k1_ptr20_read(struct snd_emu10k1 * emu, unsigned int reg, unsigned int chn);\nvoid snd_emu10k1_ptr20_write(struct snd_emu10k1 *emu, unsigned int reg, unsigned int chn, unsigned int data);\nint snd_emu10k1_spi_write(struct snd_emu10k1 * emu, unsigned int data);\nint snd_emu10k1_i2c_write(struct snd_emu10k1 *emu, u32 reg, u32 value);\nvoid snd_emu1010_fpga_write(struct snd_emu10k1 *emu, u32 reg, u32 value);\nvoid snd_emu1010_fpga_read(struct snd_emu10k1 *emu, u32 reg, u32 *value);\nvoid snd_emu1010_fpga_link_dst_src_write(struct snd_emu10k1 *emu, u32 dst, u32 src);\nu32 snd_emu1010_fpga_link_dst_src_read(struct snd_emu10k1 *emu, u32 dst);\nint snd_emu1010_get_raw_rate(struct snd_emu10k1 *emu, u8 src);\nvoid snd_emu1010_update_clock(struct snd_emu10k1 *emu);\nunsigned int snd_emu10k1_efx_read(struct snd_emu10k1 *emu, unsigned int pc);\nvoid snd_emu10k1_intr_enable(struct snd_emu10k1 *emu, unsigned int intrenb);\nvoid snd_emu10k1_intr_disable(struct snd_emu10k1 *emu, unsigned int intrenb);\nvoid snd_emu10k1_voice_intr_enable(struct snd_emu10k1 *emu, unsigned int voicenum);\nvoid snd_emu10k1_voice_intr_disable(struct snd_emu10k1 *emu, unsigned int voicenum);\nvoid snd_emu10k1_voice_intr_ack(struct snd_emu10k1 *emu, unsigned int voicenum);\nvoid snd_emu10k1_voice_half_loop_intr_enable(struct snd_emu10k1 *emu, unsigned int voicenum);\nvoid snd_emu10k1_voice_half_loop_intr_disable(struct snd_emu10k1 *emu, unsigned int voicenum);\nvoid snd_emu10k1_voice_half_loop_intr_ack(struct snd_emu10k1 *emu, unsigned int voicenum);\n#if 0\nvoid snd_emu10k1_voice_set_loop_stop(struct snd_emu10k1 *emu, unsigned int voicenum);\nvoid snd_emu10k1_voice_clear_loop_stop(struct snd_emu10k1 *emu, unsigned int voicenum);\n#endif\nvoid snd_emu10k1_voice_set_loop_stop_multiple(struct snd_emu10k1 *emu, u64 voices);\nvoid snd_emu10k1_voice_clear_loop_stop_multiple(struct snd_emu10k1 *emu, u64 voices);\nint snd_emu10k1_voice_clear_loop_stop_multiple_atomic(struct snd_emu10k1 *emu, u64 voices);\nvoid snd_emu10k1_wait(struct snd_emu10k1 *emu, unsigned int wait);\nstatic inline unsigned int snd_emu10k1_wc(struct snd_emu10k1 *emu) { return (inl(emu->port + WC) >> 6) & 0xfffff; }\nunsigned short snd_emu10k1_ac97_read(struct snd_ac97 *ac97, unsigned short reg);\nvoid snd_emu10k1_ac97_write(struct snd_ac97 *ac97, unsigned short reg, unsigned short data);\n\n#ifdef CONFIG_PM_SLEEP\nvoid snd_emu10k1_suspend_regs(struct snd_emu10k1 *emu);\nvoid snd_emu10k1_resume_init(struct snd_emu10k1 *emu);\nvoid snd_emu10k1_resume_regs(struct snd_emu10k1 *emu);\nint snd_emu10k1_efx_alloc_pm_buffer(struct snd_emu10k1 *emu);\nvoid snd_emu10k1_efx_free_pm_buffer(struct snd_emu10k1 *emu);\nvoid snd_emu10k1_efx_suspend(struct snd_emu10k1 *emu);\nvoid snd_emu10k1_efx_resume(struct snd_emu10k1 *emu);\nint snd_p16v_alloc_pm_buffer(struct snd_emu10k1 *emu);\nvoid snd_p16v_free_pm_buffer(struct snd_emu10k1 *emu);\nvoid snd_p16v_suspend(struct snd_emu10k1 *emu);\nvoid snd_p16v_resume(struct snd_emu10k1 *emu);\n#endif\n\n \nstruct snd_util_memblk *snd_emu10k1_alloc_pages(struct snd_emu10k1 *emu, struct snd_pcm_substream *substream);\nint snd_emu10k1_free_pages(struct snd_emu10k1 *emu, struct snd_util_memblk *blk);\nint snd_emu10k1_alloc_pages_maybe_wider(struct snd_emu10k1 *emu, size_t size,\n\t\t\t\t\tstruct snd_dma_buffer *dmab);\nstruct snd_util_memblk *snd_emu10k1_synth_alloc(struct snd_emu10k1 *emu, unsigned int size);\nint snd_emu10k1_synth_free(struct snd_emu10k1 *emu, struct snd_util_memblk *blk);\nint snd_emu10k1_synth_bzero(struct snd_emu10k1 *emu, struct snd_util_memblk *blk, int offset, int size);\nint snd_emu10k1_synth_copy_from_user(struct snd_emu10k1 *emu, struct snd_util_memblk *blk, int offset, const char __user *data, int size);\nint snd_emu10k1_memblk_map(struct snd_emu10k1 *emu, struct snd_emu10k1_memblk *blk);\n\n \nint snd_emu10k1_voice_alloc(struct snd_emu10k1 *emu, int type, int count, int channels,\n\t\t\t    struct snd_emu10k1_pcm *epcm, struct snd_emu10k1_voice **rvoice);\nint snd_emu10k1_voice_free(struct snd_emu10k1 *emu, struct snd_emu10k1_voice *pvoice);\n\n \nint snd_emu10k1_midi(struct snd_emu10k1 * emu);\nint snd_emu10k1_audigy_midi(struct snd_emu10k1 * emu);\n\n \nint snd_emu10k1_proc_init(struct snd_emu10k1 * emu);\n\n \nint snd_emu10k1_fx8010_register_irq_handler(struct snd_emu10k1 *emu,\n\t\t\t\t\t    snd_fx8010_irq_handler_t *handler,\n\t\t\t\t\t    unsigned char gpr_running,\n\t\t\t\t\t    void *private_data,\n\t\t\t\t\t    struct snd_emu10k1_fx8010_irq *irq);\nint snd_emu10k1_fx8010_unregister_irq_handler(struct snd_emu10k1 *emu,\n\t\t\t\t\t      struct snd_emu10k1_fx8010_irq *irq);\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}