{
  "module_name": "pfc-r8a7792.c",
  "hash_id": "76c2ddfbcae2f4e8944f54514277593fffa4b0af7ac55e0088536195f8a34bf3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a7792.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\\\n\tPORT_GP_CFG_29(0, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_23(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(2, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_28(3, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_17(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_17(5, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_17(6, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_17(7, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_17(8, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_17(9, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(10, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_30(11, fn, sfx, SH_PFC_PIN_CFG_PULL_UP)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(DU0_DOTCLKIN, \"DU0_DOTCLKIN\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(DU0_DOTCLKOUT, \"DU0_DOTCLKOUT\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(DU1_DOTCLKIN, \"DU1_DOTCLKIN\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(DU1_DOTCLKOUT, \"DU1_DOTCLKOUT\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(EDBGREQ, \"EDBGREQ\", fn, SH_PFC_PIN_CFG_PULL_DOWN),\t\\\n\tPIN_NOGP_CFG(TCK, \"TCK\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TDI, \"TDI\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TMS, \"TMS\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TRST_N, \"TRST#\", fn, SH_PFC_PIN_CFG_PULL_UP)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\n\t \n\tFN_IP0_0, FN_IP0_1, FN_IP0_2, FN_IP0_3, FN_IP0_4, FN_IP0_5,\n\tFN_IP0_6, FN_IP0_7, FN_IP0_8, FN_IP0_9, FN_IP0_10, FN_IP0_11,\n\tFN_IP0_12, FN_IP0_13, FN_IP0_14, FN_IP0_15, FN_IP0_16,\n\tFN_IP0_17, FN_IP0_18, FN_IP0_19, FN_IP0_20, FN_IP0_21,\n\tFN_IP0_22, FN_IP0_23, FN_IP1_0, FN_IP1_1, FN_IP1_2,\n\tFN_IP1_3, FN_IP1_4,\n\n\t \n\tFN_IP1_5, FN_IP1_6, FN_IP1_7, FN_IP1_8, FN_IP1_9, FN_IP1_10,\n\tFN_IP1_11, FN_IP1_12, FN_IP1_13, FN_IP1_14, FN_IP1_15, FN_IP1_16,\n\tFN_DU1_DB2_C0_DATA12, FN_DU1_DB3_C1_DATA13, FN_DU1_DB4_C2_DATA14,\n\tFN_DU1_DB5_C3_DATA15, FN_DU1_DB6_C4, FN_DU1_DB7_C5,\n\tFN_DU1_EXHSYNC_DU1_HSYNC, FN_DU1_EXVSYNC_DU1_VSYNC,\n\tFN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_DU1_DISP, FN_DU1_CDE,\n\n\t \n\tFN_D0, FN_D1, FN_D2, FN_D3, FN_D4, FN_D5, FN_D6, FN_D7,\n\tFN_D8, FN_D9, FN_D10, FN_D11, FN_D12, FN_D13, FN_D14, FN_D15,\n\tFN_A0, FN_A1, FN_A2, FN_A3, FN_A4, FN_A5, FN_A6, FN_A7,\n\tFN_A8, FN_A9, FN_A10, FN_A11, FN_A12, FN_A13, FN_A14, FN_A15,\n\n\t \n\tFN_A16, FN_A17, FN_A18, FN_A19, FN_IP1_17, FN_IP1_18,\n\tFN_CS1_N_A26, FN_EX_CS0_N, FN_EX_CS1_N, FN_EX_CS2_N, FN_EX_CS3_N,\n\tFN_EX_CS4_N, FN_EX_CS5_N, FN_BS_N, FN_RD_N, FN_RD_WR_N,\n\tFN_WE0_N, FN_WE1_N, FN_EX_WAIT0, FN_IRQ0, FN_IRQ1, FN_IRQ2, FN_IRQ3,\n\tFN_IP1_19, FN_IP1_20, FN_IP1_21, FN_IP1_22, FN_CS0_N,\n\n\t \n\tFN_VI0_CLK, FN_VI0_CLKENB, FN_VI0_HSYNC_N, FN_VI0_VSYNC_N,\n\tFN_VI0_D0_B0_C0, FN_VI0_D1_B1_C1, FN_VI0_D2_B2_C2, FN_VI0_D3_B3_C3,\n\tFN_VI0_D4_B4_C4, FN_VI0_D5_B5_C5, FN_VI0_D6_B6_C6, FN_VI0_D7_B7_C7,\n\tFN_VI0_D8_G0_Y0, FN_VI0_D9_G1_Y1, FN_VI0_D10_G2_Y2, FN_VI0_D11_G3_Y3,\n\tFN_VI0_FIELD,\n\n\t \n\tFN_VI1_CLK, FN_VI1_CLKENB, FN_VI1_HSYNC_N, FN_VI1_VSYNC_N,\n\tFN_VI1_D0_B0_C0, FN_VI1_D1_B1_C1, FN_VI1_D2_B2_C2, FN_VI1_D3_B3_C3,\n\tFN_VI1_D4_B4_C4, FN_VI1_D5_B5_C5, FN_VI1_D6_B6_C6, FN_VI1_D7_B7_C7,\n\tFN_VI1_D8_G0_Y0, FN_VI1_D9_G1_Y1, FN_VI1_D10_G2_Y2, FN_VI1_D11_G3_Y3,\n\tFN_VI1_FIELD,\n\n\t \n\tFN_IP2_0, FN_IP2_1, FN_IP2_2, FN_IP2_3, FN_IP2_4, FN_IP2_5, FN_IP2_6,\n\tFN_IP2_7, FN_IP2_8, FN_IP2_9, FN_IP2_10, FN_IP2_11, FN_IP2_12,\n\tFN_IP2_13, FN_IP2_14, FN_IP2_15, FN_IP2_16,\n\n\t \n\tFN_IP3_0, FN_IP3_1, FN_IP3_2, FN_IP3_3, FN_IP3_4, FN_IP3_5, FN_IP3_6,\n\tFN_IP3_7, FN_IP3_8, FN_IP3_9, FN_IP3_10, FN_IP3_11, FN_IP3_12,\n\tFN_IP3_13, FN_VI3_D10_Y2, FN_IP3_14, FN_VI3_FIELD,\n\n\t \n\tFN_VI4_CLK, FN_IP4_0, FN_IP4_1, FN_IP4_3_2, FN_IP4_4, FN_IP4_6_5,\n\tFN_IP4_8_7, FN_IP4_10_9, FN_IP4_12_11, FN_IP4_14_13, FN_IP4_16_15,\n\tFN_IP4_18_17, FN_IP4_20_19, FN_IP4_21, FN_IP4_22, FN_IP4_23, FN_IP4_24,\n\n\t \n\tFN_VI5_CLK, FN_IP5_0, FN_IP5_1, FN_IP5_2, FN_IP5_3, FN_IP5_4, FN_IP5_5,\n\tFN_IP5_6, FN_IP5_7, FN_IP5_8, FN_IP5_9, FN_IP5_10, FN_IP5_11,\n\tFN_VI5_D9_Y1, FN_VI5_D10_Y2, FN_VI5_D11_Y3, FN_VI5_FIELD,\n\n\t \n\tFN_IP6_0, FN_IP6_1, FN_HRTS0_N, FN_IP6_2, FN_IP6_3, FN_IP6_4, FN_IP6_5,\n\tFN_HCTS1_N, FN_IP6_6, FN_IP6_7,\tFN_SCK0, FN_CTS0_N, FN_RTS0_N,\n\tFN_TX0, FN_RX0, FN_SCK1, FN_CTS1_N, FN_RTS1_N, FN_TX1, FN_RX1,\n\tFN_IP6_9_8, FN_IP6_11_10, FN_IP6_13_12, FN_IP6_15_14, FN_IP6_16,\n\tFN_IP6_18_17, FN_SCIF_CLK, FN_CAN0_TX, FN_CAN0_RX, FN_CAN_CLK,\n\tFN_CAN1_TX, FN_CAN1_RX,\n\n\t \n\tFN_IP7_1_0, FN_IP7_3_2, FN_IP7_5_4, FN_IP7_6, FN_IP7_7, FN_SD0_CLK,\n\tFN_SD0_CMD, FN_SD0_DAT0, FN_SD0_DAT1, FN_SD0_DAT2, FN_SD0_DAT3,\n\tFN_SD0_CD, FN_SD0_WP, FN_IP7_9_8, FN_IP7_11_10, FN_IP7_13_12,\n\tFN_IP7_15_14, FN_IP7_16, FN_IP7_17, FN_IP7_18, FN_IP7_19, FN_IP7_20,\n\tFN_ADICLK, FN_ADICS_SAMP, FN_ADIDATA, FN_ADICHS0, FN_ADICHS1,\n\tFN_ADICHS2, FN_AVS1, FN_AVS2,\n\n\t \n\tFN_DU0_DR0_DATA0, FN_DU0_DR1_DATA1, FN_DU0_DR2_Y4_DATA2,\n\tFN_DU0_DR3_Y5_DATA3, FN_DU0_DR4_Y6_DATA4, FN_DU0_DR5_Y7_DATA5,\n\tFN_DU0_DR6_Y8_DATA6, FN_DU0_DR7_Y9_DATA7, FN_DU0_DG0_DATA8,\n\tFN_DU0_DG1_DATA9, FN_DU0_DG2_C6_DATA10, FN_DU0_DG3_C7_DATA11,\n\tFN_DU0_DG4_Y0_DATA12, FN_DU0_DG5_Y1_DATA13, FN_DU0_DG6_Y2_DATA14,\n\tFN_DU0_DG7_Y3_DATA15, FN_DU0_DB0, FN_DU0_DB1, FN_DU0_DB2_C0,\n\tFN_DU0_DB3_C1, FN_DU0_DB4_C2, FN_DU0_DB5_C3, FN_DU0_DB6_C4,\n\tFN_DU0_DB7_C5,\n\n\t \n\tFN_DU0_EXHSYNC_DU0_HSYNC, FN_DU0_EXVSYNC_DU0_VSYNC,\n\tFN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_DU0_DISP, FN_DU0_CDE,\n\tFN_DU1_DR2_Y4_DATA0, FN_DU1_DR3_Y5_DATA1, FN_DU1_DR4_Y6_DATA2,\n\tFN_DU1_DR5_Y7_DATA3, FN_DU1_DR6_DATA4, FN_DU1_DR7_DATA5,\n\tFN_DU1_DG2_C6_DATA6, FN_DU1_DG3_C7_DATA7, FN_DU1_DG4_Y0_DATA8,\n\tFN_DU1_DG5_Y1_DATA9, FN_DU1_DG6_Y2_DATA10, FN_DU1_DG7_Y3_DATA11,\n\tFN_A20, FN_MOSI_IO0, FN_A21, FN_MISO_IO1, FN_A22, FN_IO2,\n\tFN_A23, FN_IO3, FN_A24, FN_SPCLK, FN_A25, FN_SSL,\n\n\t \n\tFN_VI2_CLK, FN_AVB_RX_CLK, FN_VI2_CLKENB, FN_AVB_RX_DV,\n\tFN_VI2_HSYNC_N, FN_AVB_RXD0, FN_VI2_VSYNC_N, FN_AVB_RXD1,\n\tFN_VI2_D0_C0, FN_AVB_RXD2, FN_VI2_D1_C1, FN_AVB_RXD3,\n\tFN_VI2_D2_C2, FN_AVB_RXD4, FN_VI2_D3_C3, FN_AVB_RXD5,\n\tFN_VI2_D4_C4, FN_AVB_RXD6, FN_VI2_D5_C5, FN_AVB_RXD7,\n\tFN_VI2_D6_C6, FN_AVB_RX_ER, FN_VI2_D7_C7, FN_AVB_COL,\n\tFN_VI2_D8_Y0, FN_AVB_TXD3, FN_VI2_D9_Y1, FN_AVB_TX_EN,\n\tFN_VI2_D10_Y2, FN_AVB_TXD0, FN_VI2_D11_Y3, FN_AVB_TXD1,\n\tFN_VI2_FIELD, FN_AVB_TXD2,\n\n\t \n\tFN_VI3_CLK, FN_AVB_TX_CLK, FN_VI3_CLKENB, FN_AVB_TXD4,\n\tFN_VI3_HSYNC_N, FN_AVB_TXD5, FN_VI3_VSYNC_N, FN_AVB_TXD6,\n\tFN_VI3_D0_C0, FN_AVB_TXD7, FN_VI3_D1_C1, FN_AVB_TX_ER,\n\tFN_VI3_D2_C2, FN_AVB_GTX_CLK, FN_VI3_D3_C3, FN_AVB_MDC,\n\tFN_VI3_D4_C4, FN_AVB_MDIO, FN_VI3_D5_C5, FN_AVB_LINK,\n\tFN_VI3_D6_C6, FN_AVB_MAGIC, FN_VI3_D7_C7, FN_AVB_PHY_INT,\n\tFN_VI3_D8_Y0, FN_AVB_CRS, FN_VI3_D9_Y1, FN_AVB_GTXREFCLK,\n\tFN_VI3_D11_Y3, FN_AVB_AVTP_MATCH,\n\n\t \n\tFN_VI4_CLKENB, FN_VI0_D12_G4_Y4, FN_VI4_HSYNC_N, FN_VI0_D13_G5_Y5,\n\tFN_VI4_VSYNC_N, FN_VI0_D14_G6_Y6, FN_RDR_CLKOUT,\n\tFN_VI4_D0_C0, FN_VI0_D15_G7_Y7,\n\tFN_VI4_D1_C1, FN_VI0_D16_R0, FN_VI1_D12_G4_Y4,\n\tFN_VI4_D2_C2, FN_VI0_D17_R1, FN_VI1_D13_G5_Y5,\n\tFN_VI4_D3_C3, FN_VI0_D18_R2, FN_VI1_D14_G6_Y6,\n\tFN_VI4_D4_C4, FN_VI0_D19_R3, FN_VI1_D15_G7_Y7,\n\tFN_VI4_D5_C5, FN_VI0_D20_R4, FN_VI2_D12_Y4,\n\tFN_VI4_D6_C6, FN_VI0_D21_R5, FN_VI2_D13_Y5,\n\tFN_VI4_D7_C7, FN_VI0_D22_R6, FN_VI2_D14_Y6,\n\tFN_VI4_D8_Y0, FN_VI0_D23_R7, FN_VI2_D15_Y7,\n\tFN_VI4_D9_Y1, FN_VI3_D12_Y4, FN_VI4_D10_Y2, FN_VI3_D13_Y5,\n\tFN_VI4_D11_Y3, FN_VI3_D14_Y6, FN_VI4_FIELD, FN_VI3_D15_Y7,\n\n\t \n\tFN_VI5_CLKENB, FN_VI1_D12_G4_Y4_B, FN_VI5_HSYNC_N, FN_VI1_D13_G5_Y5_B,\n\tFN_VI5_VSYNC_N, FN_VI1_D14_G6_Y6_B, FN_VI5_D0_C0, FN_VI1_D15_G7_Y7_B,\n\tFN_VI5_D1_C1, FN_VI1_D16_R0, FN_VI5_D2_C2, FN_VI1_D17_R1,\n\tFN_VI5_D3_C3, FN_VI1_D18_R2, FN_VI5_D4_C4, FN_VI1_D19_R3,\n\tFN_VI5_D5_C5, FN_VI1_D20_R4, FN_VI5_D6_C6, FN_VI1_D21_R5,\n\tFN_VI5_D7_C7, FN_VI1_D22_R6, FN_VI5_D8_Y0, FN_VI1_D23_R7,\n\n\t \n\tFN_MSIOF0_SCK, FN_HSCK0, FN_MSIOF0_SYNC, FN_HCTS0_N,\n\tFN_MSIOF0_TXD, FN_HTX0, FN_MSIOF0_RXD, FN_HRX0,\n\tFN_MSIOF1_SCK, FN_HSCK1, FN_MSIOF1_SYNC, FN_HRTS1_N,\n\tFN_MSIOF1_TXD, FN_HTX1, FN_MSIOF1_RXD, FN_HRX1,\n\tFN_DRACK0, FN_SCK2, FN_DACK0, FN_TX2, FN_DREQ0_N, FN_RX2,\n\tFN_DACK1, FN_SCK3, FN_TX3, FN_DREQ1_N, FN_RX3,\n\n\t \n\tFN_PWM0, FN_TCLK1, FN_FSO_CFE_0, FN_PWM1, FN_TCLK2, FN_FSO_CFE_1,\n\tFN_PWM2, FN_TCLK3, FN_FSO_TOE, FN_PWM3, FN_PWM4,\n\tFN_SSI_SCK34, FN_TPU0TO0, FN_SSI_WS34, FN_TPU0TO1,\n\tFN_SSI_SDATA3, FN_TPU0TO2, FN_SSI_SCK4, FN_TPU0TO3,\n\tFN_SSI_WS4, FN_SSI_SDATA4, FN_AUDIO_CLKOUT,\n\tFN_AUDIO_CLKA, FN_AUDIO_CLKB,\n\n\t \n\tFN_SEL_VI1_0, FN_SEL_VI1_1,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\tDU1_DB2_C0_DATA12_MARK, DU1_DB3_C1_DATA13_MARK,\n\tDU1_DB4_C2_DATA14_MARK, DU1_DB5_C3_DATA15_MARK,\n\tDU1_DB6_C4_MARK, DU1_DB7_C5_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK,\n\tDU1_EXVSYNC_DU1_VSYNC_MARK, DU1_EXODDF_DU1_ODDF_DISP_CDE_MARK,\n\tDU1_DISP_MARK, DU1_CDE_MARK,\n\n\tD0_MARK, D1_MARK, D2_MARK, D3_MARK, D4_MARK, D5_MARK, D6_MARK,\n\tD7_MARK, D8_MARK, D9_MARK, D10_MARK, D11_MARK, D12_MARK, D13_MARK,\n\tD14_MARK, D15_MARK, A0_MARK, A1_MARK, A2_MARK, A3_MARK, A4_MARK,\n\tA5_MARK, A6_MARK, A7_MARK, A8_MARK, A9_MARK, A10_MARK, A11_MARK,\n\tA12_MARK, A13_MARK, A14_MARK, A15_MARK,\n\n\tA16_MARK, A17_MARK, A18_MARK, A19_MARK, CS1_N_A26_MARK,\n\tEX_CS0_N_MARK, EX_CS1_N_MARK, EX_CS2_N_MARK, EX_CS3_N_MARK,\n\tEX_CS4_N_MARK, EX_CS5_N_MARK, BS_N_MARK, RD_N_MARK, RD_WR_N_MARK,\n\tWE0_N_MARK, WE1_N_MARK, EX_WAIT0_MARK,\n\tIRQ0_MARK, IRQ1_MARK, IRQ2_MARK, IRQ3_MARK, CS0_N_MARK,\n\n\tVI0_CLK_MARK, VI0_CLKENB_MARK, VI0_HSYNC_N_MARK, VI0_VSYNC_N_MARK,\n\tVI0_D0_B0_C0_MARK, VI0_D1_B1_C1_MARK, VI0_D2_B2_C2_MARK,\n\tVI0_D3_B3_C3_MARK, VI0_D4_B4_C4_MARK, VI0_D5_B5_C5_MARK,\n\tVI0_D6_B6_C6_MARK, VI0_D7_B7_C7_MARK, VI0_D8_G0_Y0_MARK,\n\tVI0_D9_G1_Y1_MARK, VI0_D10_G2_Y2_MARK, VI0_D11_G3_Y3_MARK,\n\tVI0_FIELD_MARK,\n\n\tVI1_CLK_MARK, VI1_CLKENB_MARK, VI1_HSYNC_N_MARK, VI1_VSYNC_N_MARK,\n\tVI1_D0_B0_C0_MARK, VI1_D1_B1_C1_MARK, VI1_D2_B2_C2_MARK,\n\tVI1_D3_B3_C3_MARK, VI1_D4_B4_C4_MARK, VI1_D5_B5_C5_MARK,\n\tVI1_D6_B6_C6_MARK, VI1_D7_B7_C7_MARK, VI1_D8_G0_Y0_MARK,\n\tVI1_D9_G1_Y1_MARK, VI1_D10_G2_Y2_MARK, VI1_D11_G3_Y3_MARK,\n\tVI1_FIELD_MARK,\n\n\tVI3_D10_Y2_MARK, VI3_FIELD_MARK,\n\n\tVI4_CLK_MARK,\n\n\tVI5_CLK_MARK, VI5_D9_Y1_MARK, VI5_D10_Y2_MARK, VI5_D11_Y3_MARK,\n\tVI5_FIELD_MARK,\n\n\tHRTS0_N_MARK, HCTS1_N_MARK, SCK0_MARK, CTS0_N_MARK, RTS0_N_MARK,\n\tTX0_MARK, RX0_MARK, SCK1_MARK, CTS1_N_MARK, RTS1_N_MARK,\n\tTX1_MARK, RX1_MARK, SCIF_CLK_MARK, CAN0_TX_MARK, CAN0_RX_MARK,\n\tCAN_CLK_MARK, CAN1_TX_MARK, CAN1_RX_MARK,\n\n\tSD0_CLK_MARK, SD0_CMD_MARK, SD0_DAT0_MARK, SD0_DAT1_MARK,\n\tSD0_DAT2_MARK, SD0_DAT3_MARK, SD0_CD_MARK, SD0_WP_MARK,\n\tADICLK_MARK, ADICS_SAMP_MARK, ADIDATA_MARK, ADICHS0_MARK,\n\tADICHS1_MARK, ADICHS2_MARK, AVS1_MARK, AVS2_MARK,\n\n\t \n\tDU0_DR0_DATA0_MARK, DU0_DR1_DATA1_MARK, DU0_DR2_Y4_DATA2_MARK,\n\tDU0_DR3_Y5_DATA3_MARK, DU0_DR4_Y6_DATA4_MARK, DU0_DR5_Y7_DATA5_MARK,\n\tDU0_DR6_Y8_DATA6_MARK, DU0_DR7_Y9_DATA7_MARK, DU0_DG0_DATA8_MARK,\n\tDU0_DG1_DATA9_MARK, DU0_DG2_C6_DATA10_MARK, DU0_DG3_C7_DATA11_MARK,\n\tDU0_DG4_Y0_DATA12_MARK, DU0_DG5_Y1_DATA13_MARK, DU0_DG6_Y2_DATA14_MARK,\n\tDU0_DG7_Y3_DATA15_MARK, DU0_DB0_MARK, DU0_DB1_MARK,\n\tDU0_DB2_C0_MARK, DU0_DB3_C1_MARK, DU0_DB4_C2_MARK, DU0_DB5_C3_MARK,\n\tDU0_DB6_C4_MARK, DU0_DB7_C5_MARK,\n\n\t \n\tDU0_EXHSYNC_DU0_HSYNC_MARK, DU0_EXVSYNC_DU0_VSYNC_MARK,\n\tDU0_EXODDF_DU0_ODDF_DISP_CDE_MARK, DU0_DISP_MARK, DU0_CDE_MARK,\n\tDU1_DR2_Y4_DATA0_MARK, DU1_DR3_Y5_DATA1_MARK, DU1_DR4_Y6_DATA2_MARK,\n\tDU1_DR5_Y7_DATA3_MARK, DU1_DR6_DATA4_MARK, DU1_DR7_DATA5_MARK,\n\tDU1_DG2_C6_DATA6_MARK, DU1_DG3_C7_DATA7_MARK, DU1_DG4_Y0_DATA8_MARK,\n\tDU1_DG5_Y1_DATA9_MARK, DU1_DG6_Y2_DATA10_MARK, DU1_DG7_Y3_DATA11_MARK,\n\tA20_MARK, MOSI_IO0_MARK, A21_MARK, MISO_IO1_MARK, A22_MARK, IO2_MARK,\n\tA23_MARK, IO3_MARK, A24_MARK, SPCLK_MARK, A25_MARK, SSL_MARK,\n\n\t \n\tVI2_CLK_MARK, AVB_RX_CLK_MARK, VI2_CLKENB_MARK, AVB_RX_DV_MARK,\n\tVI2_HSYNC_N_MARK, AVB_RXD0_MARK, VI2_VSYNC_N_MARK, AVB_RXD1_MARK,\n\tVI2_D0_C0_MARK, AVB_RXD2_MARK, VI2_D1_C1_MARK, AVB_TX_CLK_MARK,\n\tVI2_D2_C2_MARK, AVB_RXD4_MARK, VI2_D3_C3_MARK, AVB_RXD5_MARK,\n\tVI2_D4_C4_MARK, AVB_RXD6_MARK, VI2_D5_C5_MARK, AVB_RXD7_MARK,\n\tVI2_D6_C6_MARK, AVB_RX_ER_MARK, VI2_D7_C7_MARK, AVB_COL_MARK,\n\tVI2_D8_Y0_MARK, AVB_RXD3_MARK, VI2_D9_Y1_MARK, AVB_TX_EN_MARK,\n\tVI2_D10_Y2_MARK, AVB_TXD0_MARK,\n\tVI2_D11_Y3_MARK, AVB_TXD1_MARK, VI2_FIELD_MARK, AVB_TXD2_MARK,\n\n\t \n\tVI3_CLK_MARK, AVB_TXD3_MARK, VI3_CLKENB_MARK, AVB_TXD4_MARK,\n\tVI3_HSYNC_N_MARK, AVB_TXD5_MARK, VI3_VSYNC_N_MARK, AVB_TXD6_MARK,\n\tVI3_D0_C0_MARK, AVB_TXD7_MARK, VI3_D1_C1_MARK, AVB_TX_ER_MARK,\n\tVI3_D2_C2_MARK, AVB_GTX_CLK_MARK, VI3_D3_C3_MARK, AVB_MDC_MARK,\n\tVI3_D4_C4_MARK, AVB_MDIO_MARK, VI3_D5_C5_MARK, AVB_LINK_MARK,\n\tVI3_D6_C6_MARK, AVB_MAGIC_MARK, VI3_D7_C7_MARK, AVB_PHY_INT_MARK,\n\tVI3_D8_Y0_MARK, AVB_CRS_MARK, VI3_D9_Y1_MARK, AVB_GTXREFCLK_MARK,\n\tVI3_D11_Y3_MARK, AVB_AVTP_MATCH_MARK,\n\n\t \n\tVI4_CLKENB_MARK, VI0_D12_G4_Y4_MARK, VI4_HSYNC_N_MARK,\n\tVI0_D13_G5_Y5_MARK, VI4_VSYNC_N_MARK, VI0_D14_G6_Y6_MARK,\n\tRDR_CLKOUT_MARK, VI4_D0_C0_MARK, VI0_D15_G7_Y7_MARK, VI4_D1_C1_MARK,\n\tVI0_D16_R0_MARK, VI1_D12_G4_Y4_MARK, VI4_D2_C2_MARK, VI0_D17_R1_MARK,\n\tVI1_D13_G5_Y5_MARK, VI4_D3_C3_MARK, VI0_D18_R2_MARK, VI1_D14_G6_Y6_MARK,\n\tVI4_D4_C4_MARK,\tVI0_D19_R3_MARK, VI1_D15_G7_Y7_MARK, VI4_D5_C5_MARK,\n\tVI0_D20_R4_MARK, VI2_D12_Y4_MARK, VI4_D6_C6_MARK, VI0_D21_R5_MARK,\n\tVI2_D13_Y5_MARK, VI4_D7_C7_MARK, VI0_D22_R6_MARK, VI2_D14_Y6_MARK,\n\tVI4_D8_Y0_MARK, VI0_D23_R7_MARK, VI2_D15_Y7_MARK, VI4_D9_Y1_MARK,\n\tVI3_D12_Y4_MARK, VI4_D10_Y2_MARK, VI3_D13_Y5_MARK, VI4_D11_Y3_MARK,\n\tVI3_D14_Y6_MARK, VI4_FIELD_MARK, VI3_D15_Y7_MARK,\n\n\t \n\tVI5_CLKENB_MARK, VI1_D12_G4_Y4_B_MARK, VI5_HSYNC_N_MARK,\n\tVI1_D13_G5_Y5_B_MARK, VI5_VSYNC_N_MARK, VI1_D14_G6_Y6_B_MARK,\n\tVI5_D0_C0_MARK, VI1_D15_G7_Y7_B_MARK, VI5_D1_C1_MARK, VI1_D16_R0_MARK,\n\tVI5_D2_C2_MARK, VI1_D17_R1_MARK, VI5_D3_C3_MARK, VI1_D18_R2_MARK,\n\tVI5_D4_C4_MARK, VI1_D19_R3_MARK, VI5_D5_C5_MARK, VI1_D20_R4_MARK,\n\tVI5_D6_C6_MARK, VI1_D21_R5_MARK, VI5_D7_C7_MARK, VI1_D22_R6_MARK,\n\tVI5_D8_Y0_MARK, VI1_D23_R7_MARK,\n\n\t \n\tMSIOF0_SCK_MARK, HSCK0_MARK, MSIOF0_SYNC_MARK, HCTS0_N_MARK,\n\tMSIOF0_TXD_MARK, HTX0_MARK, MSIOF0_RXD_MARK, HRX0_MARK,\n\tMSIOF1_SCK_MARK, HSCK1_MARK, MSIOF1_SYNC_MARK, HRTS1_N_MARK,\n\tMSIOF1_TXD_MARK, HTX1_MARK, MSIOF1_RXD_MARK, HRX1_MARK,\n\tDRACK0_MARK, SCK2_MARK, DACK0_MARK, TX2_MARK, DREQ0_N_MARK,\n\tRX2_MARK, DACK1_MARK, SCK3_MARK, TX3_MARK, DREQ1_N_MARK,\n\tRX3_MARK,\n\n\t \n\tPWM0_MARK, TCLK1_MARK, FSO_CFE_0_MARK, PWM1_MARK, TCLK2_MARK,\n\tFSO_CFE_1_MARK, PWM2_MARK, TCLK3_MARK, FSO_TOE_MARK, PWM3_MARK,\n\tPWM4_MARK, SSI_SCK34_MARK, TPU0TO0_MARK, SSI_WS34_MARK, TPU0TO1_MARK,\n\tSSI_SDATA3_MARK, TPU0TO2_MARK, SSI_SCK4_MARK, TPU0TO3_MARK,\n\tSSI_WS4_MARK, SSI_SDATA4_MARK, AUDIO_CLKOUT_MARK, AUDIO_CLKA_MARK,\n\tAUDIO_CLKB_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),  \n\n\tPINMUX_SINGLE(DU1_DB2_C0_DATA12),\n\tPINMUX_SINGLE(DU1_DB3_C1_DATA13),\n\tPINMUX_SINGLE(DU1_DB4_C2_DATA14),\n\tPINMUX_SINGLE(DU1_DB5_C3_DATA15),\n\tPINMUX_SINGLE(DU1_DB6_C4),\n\tPINMUX_SINGLE(DU1_DB7_C5),\n\tPINMUX_SINGLE(DU1_EXHSYNC_DU1_HSYNC),\n\tPINMUX_SINGLE(DU1_EXVSYNC_DU1_VSYNC),\n\tPINMUX_SINGLE(DU1_EXODDF_DU1_ODDF_DISP_CDE),\n\tPINMUX_SINGLE(DU1_DISP),\n\tPINMUX_SINGLE(DU1_CDE),\n\tPINMUX_SINGLE(D0),\n\tPINMUX_SINGLE(D1),\n\tPINMUX_SINGLE(D2),\n\tPINMUX_SINGLE(D3),\n\tPINMUX_SINGLE(D4),\n\tPINMUX_SINGLE(D5),\n\tPINMUX_SINGLE(D6),\n\tPINMUX_SINGLE(D7),\n\tPINMUX_SINGLE(D8),\n\tPINMUX_SINGLE(D9),\n\tPINMUX_SINGLE(D10),\n\tPINMUX_SINGLE(D11),\n\tPINMUX_SINGLE(D12),\n\tPINMUX_SINGLE(D13),\n\tPINMUX_SINGLE(D14),\n\tPINMUX_SINGLE(D15),\n\tPINMUX_SINGLE(A0),\n\tPINMUX_SINGLE(A1),\n\tPINMUX_SINGLE(A2),\n\tPINMUX_SINGLE(A3),\n\tPINMUX_SINGLE(A4),\n\tPINMUX_SINGLE(A5),\n\tPINMUX_SINGLE(A6),\n\tPINMUX_SINGLE(A7),\n\tPINMUX_SINGLE(A8),\n\tPINMUX_SINGLE(A9),\n\tPINMUX_SINGLE(A10),\n\tPINMUX_SINGLE(A11),\n\tPINMUX_SINGLE(A12),\n\tPINMUX_SINGLE(A13),\n\tPINMUX_SINGLE(A14),\n\tPINMUX_SINGLE(A15),\n\tPINMUX_SINGLE(A16),\n\tPINMUX_SINGLE(A17),\n\tPINMUX_SINGLE(A18),\n\tPINMUX_SINGLE(A19),\n\tPINMUX_SINGLE(CS1_N_A26),\n\tPINMUX_SINGLE(EX_CS0_N),\n\tPINMUX_SINGLE(EX_CS1_N),\n\tPINMUX_SINGLE(EX_CS2_N),\n\tPINMUX_SINGLE(EX_CS3_N),\n\tPINMUX_SINGLE(EX_CS4_N),\n\tPINMUX_SINGLE(EX_CS5_N),\n\tPINMUX_SINGLE(BS_N),\n\tPINMUX_SINGLE(RD_N),\n\tPINMUX_SINGLE(RD_WR_N),\n\tPINMUX_SINGLE(WE0_N),\n\tPINMUX_SINGLE(WE1_N),\n\tPINMUX_SINGLE(EX_WAIT0),\n\tPINMUX_SINGLE(IRQ0),\n\tPINMUX_SINGLE(IRQ1),\n\tPINMUX_SINGLE(IRQ2),\n\tPINMUX_SINGLE(IRQ3),\n\tPINMUX_SINGLE(CS0_N),\n\tPINMUX_SINGLE(VI0_CLK),\n\tPINMUX_SINGLE(VI0_CLKENB),\n\tPINMUX_SINGLE(VI0_HSYNC_N),\n\tPINMUX_SINGLE(VI0_VSYNC_N),\n\tPINMUX_SINGLE(VI0_D0_B0_C0),\n\tPINMUX_SINGLE(VI0_D1_B1_C1),\n\tPINMUX_SINGLE(VI0_D2_B2_C2),\n\tPINMUX_SINGLE(VI0_D3_B3_C3),\n\tPINMUX_SINGLE(VI0_D4_B4_C4),\n\tPINMUX_SINGLE(VI0_D5_B5_C5),\n\tPINMUX_SINGLE(VI0_D6_B6_C6),\n\tPINMUX_SINGLE(VI0_D7_B7_C7),\n\tPINMUX_SINGLE(VI0_D8_G0_Y0),\n\tPINMUX_SINGLE(VI0_D9_G1_Y1),\n\tPINMUX_SINGLE(VI0_D10_G2_Y2),\n\tPINMUX_SINGLE(VI0_D11_G3_Y3),\n\tPINMUX_SINGLE(VI0_FIELD),\n\tPINMUX_SINGLE(VI1_CLK),\n\tPINMUX_SINGLE(VI1_CLKENB),\n\tPINMUX_SINGLE(VI1_HSYNC_N),\n\tPINMUX_SINGLE(VI1_VSYNC_N),\n\tPINMUX_SINGLE(VI1_D0_B0_C0),\n\tPINMUX_SINGLE(VI1_D1_B1_C1),\n\tPINMUX_SINGLE(VI1_D2_B2_C2),\n\tPINMUX_SINGLE(VI1_D3_B3_C3),\n\tPINMUX_SINGLE(VI1_D4_B4_C4),\n\tPINMUX_SINGLE(VI1_D5_B5_C5),\n\tPINMUX_SINGLE(VI1_D6_B6_C6),\n\tPINMUX_SINGLE(VI1_D7_B7_C7),\n\tPINMUX_SINGLE(VI1_D8_G0_Y0),\n\tPINMUX_SINGLE(VI1_D9_G1_Y1),\n\tPINMUX_SINGLE(VI1_D10_G2_Y2),\n\tPINMUX_SINGLE(VI1_D11_G3_Y3),\n\tPINMUX_SINGLE(VI1_FIELD),\n\tPINMUX_SINGLE(VI3_D10_Y2),\n\tPINMUX_SINGLE(VI3_FIELD),\n\tPINMUX_SINGLE(VI4_CLK),\n\tPINMUX_SINGLE(VI5_CLK),\n\tPINMUX_SINGLE(VI5_D9_Y1),\n\tPINMUX_SINGLE(VI5_D10_Y2),\n\tPINMUX_SINGLE(VI5_D11_Y3),\n\tPINMUX_SINGLE(VI5_FIELD),\n\tPINMUX_SINGLE(HRTS0_N),\n\tPINMUX_SINGLE(HCTS1_N),\n\tPINMUX_SINGLE(SCK0),\n\tPINMUX_SINGLE(CTS0_N),\n\tPINMUX_SINGLE(RTS0_N),\n\tPINMUX_SINGLE(TX0),\n\tPINMUX_SINGLE(RX0),\n\tPINMUX_SINGLE(SCK1),\n\tPINMUX_SINGLE(CTS1_N),\n\tPINMUX_SINGLE(RTS1_N),\n\tPINMUX_SINGLE(TX1),\n\tPINMUX_SINGLE(RX1),\n\tPINMUX_SINGLE(SCIF_CLK),\n\tPINMUX_SINGLE(CAN0_TX),\n\tPINMUX_SINGLE(CAN0_RX),\n\tPINMUX_SINGLE(CAN_CLK),\n\tPINMUX_SINGLE(CAN1_TX),\n\tPINMUX_SINGLE(CAN1_RX),\n\tPINMUX_SINGLE(SD0_CLK),\n\tPINMUX_SINGLE(SD0_CMD),\n\tPINMUX_SINGLE(SD0_DAT0),\n\tPINMUX_SINGLE(SD0_DAT1),\n\tPINMUX_SINGLE(SD0_DAT2),\n\tPINMUX_SINGLE(SD0_DAT3),\n\tPINMUX_SINGLE(SD0_CD),\n\tPINMUX_SINGLE(SD0_WP),\n\tPINMUX_SINGLE(ADICLK),\n\tPINMUX_SINGLE(ADICS_SAMP),\n\tPINMUX_SINGLE(ADIDATA),\n\tPINMUX_SINGLE(ADICHS0),\n\tPINMUX_SINGLE(ADICHS1),\n\tPINMUX_SINGLE(ADICHS2),\n\tPINMUX_SINGLE(AVS1),\n\tPINMUX_SINGLE(AVS2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0_0, DU0_DR0_DATA0),\n\tPINMUX_IPSR_GPSR(IP0_1, DU0_DR1_DATA1),\n\tPINMUX_IPSR_GPSR(IP0_2, DU0_DR2_Y4_DATA2),\n\tPINMUX_IPSR_GPSR(IP0_3, DU0_DR3_Y5_DATA3),\n\tPINMUX_IPSR_GPSR(IP0_4, DU0_DR4_Y6_DATA4),\n\tPINMUX_IPSR_GPSR(IP0_5, DU0_DR5_Y7_DATA5),\n\tPINMUX_IPSR_GPSR(IP0_6, DU0_DR6_Y8_DATA6),\n\tPINMUX_IPSR_GPSR(IP0_7, DU0_DR7_Y9_DATA7),\n\tPINMUX_IPSR_GPSR(IP0_8, DU0_DG0_DATA8),\n\tPINMUX_IPSR_GPSR(IP0_9, DU0_DG1_DATA9),\n\tPINMUX_IPSR_GPSR(IP0_10, DU0_DG2_C6_DATA10),\n\tPINMUX_IPSR_GPSR(IP0_11, DU0_DG3_C7_DATA11),\n\tPINMUX_IPSR_GPSR(IP0_12, DU0_DG4_Y0_DATA12),\n\tPINMUX_IPSR_GPSR(IP0_13, DU0_DG5_Y1_DATA13),\n\tPINMUX_IPSR_GPSR(IP0_14, DU0_DG6_Y2_DATA14),\n\tPINMUX_IPSR_GPSR(IP0_15, DU0_DG7_Y3_DATA15),\n\tPINMUX_IPSR_GPSR(IP0_16, DU0_DB0),\n\tPINMUX_IPSR_GPSR(IP0_17, DU0_DB1),\n\tPINMUX_IPSR_GPSR(IP0_18, DU0_DB2_C0),\n\tPINMUX_IPSR_GPSR(IP0_19, DU0_DB3_C1),\n\tPINMUX_IPSR_GPSR(IP0_20, DU0_DB4_C2),\n\tPINMUX_IPSR_GPSR(IP0_21, DU0_DB5_C3),\n\tPINMUX_IPSR_GPSR(IP0_22, DU0_DB6_C4),\n\tPINMUX_IPSR_GPSR(IP0_23, DU0_DB7_C5),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_0, DU0_EXHSYNC_DU0_HSYNC),\n\tPINMUX_IPSR_GPSR(IP1_1, DU0_EXVSYNC_DU0_VSYNC),\n\tPINMUX_IPSR_GPSR(IP1_2, DU0_EXODDF_DU0_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP1_3, DU0_DISP),\n\tPINMUX_IPSR_GPSR(IP1_4, DU0_CDE),\n\tPINMUX_IPSR_GPSR(IP1_5, DU1_DR2_Y4_DATA0),\n\tPINMUX_IPSR_GPSR(IP1_6, DU1_DR3_Y5_DATA1),\n\tPINMUX_IPSR_GPSR(IP1_7, DU1_DR4_Y6_DATA2),\n\tPINMUX_IPSR_GPSR(IP1_8, DU1_DR5_Y7_DATA3),\n\tPINMUX_IPSR_GPSR(IP1_9, DU1_DR6_DATA4),\n\tPINMUX_IPSR_GPSR(IP1_10, DU1_DR7_DATA5),\n\tPINMUX_IPSR_GPSR(IP1_11, DU1_DG2_C6_DATA6),\n\tPINMUX_IPSR_GPSR(IP1_12, DU1_DG3_C7_DATA7),\n\tPINMUX_IPSR_GPSR(IP1_13, DU1_DG4_Y0_DATA8),\n\tPINMUX_IPSR_GPSR(IP1_14, DU1_DG5_Y1_DATA9),\n\tPINMUX_IPSR_GPSR(IP1_15, DU1_DG6_Y2_DATA10),\n\tPINMUX_IPSR_GPSR(IP1_16, DU1_DG7_Y3_DATA11),\n\tPINMUX_IPSR_GPSR(IP1_17, A20),\n\tPINMUX_IPSR_GPSR(IP1_17, MOSI_IO0),\n\tPINMUX_IPSR_GPSR(IP1_18, A21),\n\tPINMUX_IPSR_GPSR(IP1_18, MISO_IO1),\n\tPINMUX_IPSR_GPSR(IP1_19, A22),\n\tPINMUX_IPSR_GPSR(IP1_19, IO2),\n\tPINMUX_IPSR_GPSR(IP1_20, A23),\n\tPINMUX_IPSR_GPSR(IP1_20, IO3),\n\tPINMUX_IPSR_GPSR(IP1_21, A24),\n\tPINMUX_IPSR_GPSR(IP1_21, SPCLK),\n\tPINMUX_IPSR_GPSR(IP1_22, A25),\n\tPINMUX_IPSR_GPSR(IP1_22, SSL),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_0, VI2_CLK),\n\tPINMUX_IPSR_GPSR(IP2_0, AVB_RX_CLK),\n\tPINMUX_IPSR_GPSR(IP2_1, VI2_CLKENB),\n\tPINMUX_IPSR_GPSR(IP2_1, AVB_RX_DV),\n\tPINMUX_IPSR_GPSR(IP2_2, VI2_HSYNC_N),\n\tPINMUX_IPSR_GPSR(IP2_2, AVB_RXD0),\n\tPINMUX_IPSR_GPSR(IP2_3, VI2_VSYNC_N),\n\tPINMUX_IPSR_GPSR(IP2_3, AVB_RXD1),\n\tPINMUX_IPSR_GPSR(IP2_4, VI2_D0_C0),\n\tPINMUX_IPSR_GPSR(IP2_4, AVB_RXD2),\n\tPINMUX_IPSR_GPSR(IP2_5, VI2_D1_C1),\n\tPINMUX_IPSR_GPSR(IP2_5, AVB_RXD3),\n\tPINMUX_IPSR_GPSR(IP2_6, VI2_D2_C2),\n\tPINMUX_IPSR_GPSR(IP2_6, AVB_RXD4),\n\tPINMUX_IPSR_GPSR(IP2_7, VI2_D3_C3),\n\tPINMUX_IPSR_GPSR(IP2_7, AVB_RXD5),\n\tPINMUX_IPSR_GPSR(IP2_8, VI2_D4_C4),\n\tPINMUX_IPSR_GPSR(IP2_8, AVB_RXD6),\n\tPINMUX_IPSR_GPSR(IP2_9, VI2_D5_C5),\n\tPINMUX_IPSR_GPSR(IP2_9, AVB_RXD7),\n\tPINMUX_IPSR_GPSR(IP2_10, VI2_D6_C6),\n\tPINMUX_IPSR_GPSR(IP2_10, AVB_RX_ER),\n\tPINMUX_IPSR_GPSR(IP2_11, VI2_D7_C7),\n\tPINMUX_IPSR_GPSR(IP2_11, AVB_COL),\n\tPINMUX_IPSR_GPSR(IP2_12, VI2_D8_Y0),\n\tPINMUX_IPSR_GPSR(IP2_12, AVB_TXD3),\n\tPINMUX_IPSR_GPSR(IP2_13, VI2_D9_Y1),\n\tPINMUX_IPSR_GPSR(IP2_13, AVB_TX_EN),\n\tPINMUX_IPSR_GPSR(IP2_14, VI2_D10_Y2),\n\tPINMUX_IPSR_GPSR(IP2_14, AVB_TXD0),\n\tPINMUX_IPSR_GPSR(IP2_15, VI2_D11_Y3),\n\tPINMUX_IPSR_GPSR(IP2_15, AVB_TXD1),\n\tPINMUX_IPSR_GPSR(IP2_16, VI2_FIELD),\n\tPINMUX_IPSR_GPSR(IP2_16, AVB_TXD2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_0, VI3_CLK),\n\tPINMUX_IPSR_GPSR(IP3_0, AVB_TX_CLK),\n\tPINMUX_IPSR_GPSR(IP3_1, VI3_CLKENB),\n\tPINMUX_IPSR_GPSR(IP3_1, AVB_TXD4),\n\tPINMUX_IPSR_GPSR(IP3_2, VI3_HSYNC_N),\n\tPINMUX_IPSR_GPSR(IP3_2, AVB_TXD5),\n\tPINMUX_IPSR_GPSR(IP3_3, VI3_VSYNC_N),\n\tPINMUX_IPSR_GPSR(IP3_3, AVB_TXD6),\n\tPINMUX_IPSR_GPSR(IP3_4, VI3_D0_C0),\n\tPINMUX_IPSR_GPSR(IP3_4, AVB_TXD7),\n\tPINMUX_IPSR_GPSR(IP3_5, VI3_D1_C1),\n\tPINMUX_IPSR_GPSR(IP3_5, AVB_TX_ER),\n\tPINMUX_IPSR_GPSR(IP3_6, VI3_D2_C2),\n\tPINMUX_IPSR_GPSR(IP3_6, AVB_GTX_CLK),\n\tPINMUX_IPSR_GPSR(IP3_7, VI3_D3_C3),\n\tPINMUX_IPSR_GPSR(IP3_7, AVB_MDC),\n\tPINMUX_IPSR_GPSR(IP3_8, VI3_D4_C4),\n\tPINMUX_IPSR_GPSR(IP3_8, AVB_MDIO),\n\tPINMUX_IPSR_GPSR(IP3_9, VI3_D5_C5),\n\tPINMUX_IPSR_GPSR(IP3_9, AVB_LINK),\n\tPINMUX_IPSR_GPSR(IP3_10, VI3_D6_C6),\n\tPINMUX_IPSR_GPSR(IP3_10, AVB_MAGIC),\n\tPINMUX_IPSR_GPSR(IP3_11, VI3_D7_C7),\n\tPINMUX_IPSR_GPSR(IP3_11, AVB_PHY_INT),\n\tPINMUX_IPSR_GPSR(IP3_12, VI3_D8_Y0),\n\tPINMUX_IPSR_GPSR(IP3_12, AVB_CRS),\n\tPINMUX_IPSR_GPSR(IP3_13, VI3_D9_Y1),\n\tPINMUX_IPSR_GPSR(IP3_13, AVB_GTXREFCLK),\n\tPINMUX_IPSR_GPSR(IP3_14, VI3_D11_Y3),\n\tPINMUX_IPSR_GPSR(IP3_14, AVB_AVTP_MATCH),\n\n\t \n\tPINMUX_IPSR_GPSR(IP4_0, VI4_CLKENB),\n\tPINMUX_IPSR_GPSR(IP4_0, VI0_D12_G4_Y4),\n\tPINMUX_IPSR_GPSR(IP4_1, VI4_HSYNC_N),\n\tPINMUX_IPSR_GPSR(IP4_1, VI0_D13_G5_Y5),\n\tPINMUX_IPSR_GPSR(IP4_3_2, VI4_VSYNC_N),\n\tPINMUX_IPSR_GPSR(IP4_3_2, VI0_D14_G6_Y6),\n\tPINMUX_IPSR_GPSR(IP4_4, VI4_D0_C0),\n\tPINMUX_IPSR_GPSR(IP4_4, VI0_D15_G7_Y7),\n\tPINMUX_IPSR_GPSR(IP4_6_5, VI4_D1_C1),\n\tPINMUX_IPSR_GPSR(IP4_6_5, VI0_D16_R0),\n\tPINMUX_IPSR_MSEL(IP4_6_5, VI1_D12_G4_Y4, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP4_8_7, VI4_D2_C2),\n\tPINMUX_IPSR_GPSR(IP4_8_7, VI0_D17_R1),\n\tPINMUX_IPSR_MSEL(IP4_8_7, VI1_D13_G5_Y5, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP4_10_9, VI4_D3_C3),\n\tPINMUX_IPSR_GPSR(IP4_10_9, VI0_D18_R2),\n\tPINMUX_IPSR_MSEL(IP4_10_9, VI1_D14_G6_Y6, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP4_12_11, VI4_D4_C4),\n\tPINMUX_IPSR_GPSR(IP4_12_11, VI0_D19_R3),\n\tPINMUX_IPSR_MSEL(IP4_12_11, VI1_D15_G7_Y7, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP4_14_13, VI4_D5_C5),\n\tPINMUX_IPSR_GPSR(IP4_14_13, VI0_D20_R4),\n\tPINMUX_IPSR_GPSR(IP4_14_13, VI2_D12_Y4),\n\tPINMUX_IPSR_GPSR(IP4_16_15, VI4_D6_C6),\n\tPINMUX_IPSR_GPSR(IP4_16_15, VI0_D21_R5),\n\tPINMUX_IPSR_GPSR(IP4_16_15, VI2_D13_Y5),\n\tPINMUX_IPSR_GPSR(IP4_18_17, VI4_D7_C7),\n\tPINMUX_IPSR_GPSR(IP4_18_17, VI0_D22_R6),\n\tPINMUX_IPSR_GPSR(IP4_18_17, VI2_D14_Y6),\n\tPINMUX_IPSR_GPSR(IP4_20_19, VI4_D8_Y0),\n\tPINMUX_IPSR_GPSR(IP4_20_19, VI0_D23_R7),\n\tPINMUX_IPSR_GPSR(IP4_20_19, VI2_D15_Y7),\n\tPINMUX_IPSR_GPSR(IP4_21, VI4_D9_Y1),\n\tPINMUX_IPSR_GPSR(IP4_21, VI3_D12_Y4),\n\tPINMUX_IPSR_GPSR(IP4_22, VI4_D10_Y2),\n\tPINMUX_IPSR_GPSR(IP4_22, VI3_D13_Y5),\n\tPINMUX_IPSR_GPSR(IP4_23, VI4_D11_Y3),\n\tPINMUX_IPSR_GPSR(IP4_23, VI3_D14_Y6),\n\tPINMUX_IPSR_GPSR(IP4_24, VI4_FIELD),\n\tPINMUX_IPSR_GPSR(IP4_24, VI3_D15_Y7),\n\n\t \n\tPINMUX_IPSR_GPSR(IP5_0, VI5_CLKENB),\n\tPINMUX_IPSR_MSEL(IP5_0, VI1_D12_G4_Y4_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_1, VI5_HSYNC_N),\n\tPINMUX_IPSR_MSEL(IP5_1, VI1_D13_G5_Y5_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_2, VI5_VSYNC_N),\n\tPINMUX_IPSR_MSEL(IP5_2, VI1_D14_G6_Y6_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_3, VI5_D0_C0),\n\tPINMUX_IPSR_MSEL(IP5_3, VI1_D15_G7_Y7_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_4, VI5_D1_C1),\n\tPINMUX_IPSR_GPSR(IP5_4, VI1_D16_R0),\n\tPINMUX_IPSR_GPSR(IP5_5, VI5_D2_C2),\n\tPINMUX_IPSR_GPSR(IP5_5, VI1_D17_R1),\n\tPINMUX_IPSR_GPSR(IP5_6, VI5_D3_C3),\n\tPINMUX_IPSR_GPSR(IP5_6, VI1_D18_R2),\n\tPINMUX_IPSR_GPSR(IP5_7, VI5_D4_C4),\n\tPINMUX_IPSR_GPSR(IP5_7, VI1_D19_R3),\n\tPINMUX_IPSR_GPSR(IP5_8, VI5_D5_C5),\n\tPINMUX_IPSR_GPSR(IP5_8, VI1_D20_R4),\n\tPINMUX_IPSR_GPSR(IP5_9, VI5_D6_C6),\n\tPINMUX_IPSR_GPSR(IP5_9, VI1_D21_R5),\n\tPINMUX_IPSR_GPSR(IP5_10, VI5_D7_C7),\n\tPINMUX_IPSR_GPSR(IP5_10, VI1_D22_R6),\n\tPINMUX_IPSR_GPSR(IP5_11, VI5_D8_Y0),\n\tPINMUX_IPSR_GPSR(IP5_11, VI1_D23_R7),\n\n\t \n\tPINMUX_IPSR_GPSR(IP6_0, MSIOF0_SCK),\n\tPINMUX_IPSR_GPSR(IP6_0, HSCK0),\n\tPINMUX_IPSR_GPSR(IP6_1, MSIOF0_SYNC),\n\tPINMUX_IPSR_GPSR(IP6_1, HCTS0_N),\n\tPINMUX_IPSR_GPSR(IP6_2, MSIOF0_TXD),\n\tPINMUX_IPSR_GPSR(IP6_2, HTX0),\n\tPINMUX_IPSR_GPSR(IP6_3, MSIOF0_RXD),\n\tPINMUX_IPSR_GPSR(IP6_3, HRX0),\n\tPINMUX_IPSR_GPSR(IP6_4, MSIOF1_SCK),\n\tPINMUX_IPSR_GPSR(IP6_4, HSCK1),\n\tPINMUX_IPSR_GPSR(IP6_5, MSIOF1_SYNC),\n\tPINMUX_IPSR_GPSR(IP6_5, HRTS1_N),\n\tPINMUX_IPSR_GPSR(IP6_6, MSIOF1_TXD),\n\tPINMUX_IPSR_GPSR(IP6_6, HTX1),\n\tPINMUX_IPSR_GPSR(IP6_7, MSIOF1_RXD),\n\tPINMUX_IPSR_GPSR(IP6_7, HRX1),\n\tPINMUX_IPSR_GPSR(IP6_9_8, DRACK0),\n\tPINMUX_IPSR_GPSR(IP6_9_8, SCK2),\n\tPINMUX_IPSR_GPSR(IP6_11_10, DACK0),\n\tPINMUX_IPSR_GPSR(IP6_11_10, TX2),\n\tPINMUX_IPSR_GPSR(IP6_13_12, DREQ0_N),\n\tPINMUX_IPSR_GPSR(IP6_13_12, RX2),\n\tPINMUX_IPSR_GPSR(IP6_15_14, DACK1),\n\tPINMUX_IPSR_GPSR(IP6_15_14, SCK3),\n\tPINMUX_IPSR_GPSR(IP6_16, TX3),\n\tPINMUX_IPSR_GPSR(IP6_18_17, DREQ1_N),\n\tPINMUX_IPSR_GPSR(IP6_18_17, RX3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP7_1_0, PWM0),\n\tPINMUX_IPSR_GPSR(IP7_1_0, TCLK1),\n\tPINMUX_IPSR_GPSR(IP7_1_0, FSO_CFE_0),\n\tPINMUX_IPSR_GPSR(IP7_3_2, PWM1),\n\tPINMUX_IPSR_GPSR(IP7_3_2, TCLK2),\n\tPINMUX_IPSR_GPSR(IP7_3_2, FSO_CFE_1),\n\tPINMUX_IPSR_GPSR(IP7_5_4, PWM2),\n\tPINMUX_IPSR_GPSR(IP7_5_4, TCLK3),\n\tPINMUX_IPSR_GPSR(IP7_5_4, FSO_TOE),\n\tPINMUX_IPSR_GPSR(IP7_6, PWM3),\n\tPINMUX_IPSR_GPSR(IP7_7, PWM4),\n\tPINMUX_IPSR_GPSR(IP7_9_8, SSI_SCK34),\n\tPINMUX_IPSR_GPSR(IP7_9_8, TPU0TO0),\n\tPINMUX_IPSR_GPSR(IP7_11_10, SSI_WS34),\n\tPINMUX_IPSR_GPSR(IP7_11_10, TPU0TO1),\n\tPINMUX_IPSR_GPSR(IP7_13_12, SSI_SDATA3),\n\tPINMUX_IPSR_GPSR(IP7_13_12, TPU0TO2),\n\tPINMUX_IPSR_GPSR(IP7_15_14, SSI_SCK4),\n\tPINMUX_IPSR_GPSR(IP7_15_14, TPU0TO3),\n\tPINMUX_IPSR_GPSR(IP7_16, SSI_WS4),\n\tPINMUX_IPSR_GPSR(IP7_17, SSI_SDATA4),\n\tPINMUX_IPSR_GPSR(IP7_18, AUDIO_CLKOUT),\n\tPINMUX_IPSR_GPSR(IP7_19, AUDIO_CLKA),\n\tPINMUX_IPSR_GPSR(IP7_20, AUDIO_CLKB),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int avb_link_pins[] = {\n\tRCAR_GP_PIN(7, 9),\n};\nstatic const unsigned int avb_link_mux[] = {\n\tAVB_LINK_MARK,\n};\nstatic const unsigned int avb_magic_pins[] = {\n\tRCAR_GP_PIN(7, 10),\n};\nstatic const unsigned int avb_magic_mux[] = {\n\tAVB_MAGIC_MARK,\n};\nstatic const unsigned int avb_phy_int_pins[] = {\n\tRCAR_GP_PIN(7, 11),\n};\nstatic const unsigned int avb_phy_int_mux[] = {\n\tAVB_PHY_INT_MARK,\n};\nstatic const unsigned int avb_mdio_pins[] = {\n\tRCAR_GP_PIN(7, 7), RCAR_GP_PIN(7, 8),\n};\nstatic const unsigned int avb_mdio_mux[] = {\n\tAVB_MDC_MARK, AVB_MDIO_MARK,\n};\nstatic const unsigned int avb_mii_pins[] = {\n\tRCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 15), RCAR_GP_PIN(6, 16),\n\tRCAR_GP_PIN(6, 12),\n\n\tRCAR_GP_PIN(6, 2),  RCAR_GP_PIN(6, 3),  RCAR_GP_PIN(6, 4),\n\tRCAR_GP_PIN(6, 5),\n\n\tRCAR_GP_PIN(6, 10), RCAR_GP_PIN(6, 0),  RCAR_GP_PIN(6, 1),\n\tRCAR_GP_PIN(7, 12), RCAR_GP_PIN(6, 13), RCAR_GP_PIN(7, 5),\n\tRCAR_GP_PIN(7, 0),  RCAR_GP_PIN(6, 11),\n};\nstatic const unsigned int avb_mii_mux[] = {\n\tAVB_TXD0_MARK, AVB_TXD1_MARK, AVB_TXD2_MARK,\n\tAVB_TXD3_MARK,\n\n\tAVB_RXD0_MARK, AVB_RXD1_MARK, AVB_RXD2_MARK,\n\tAVB_RXD3_MARK,\n\n\tAVB_RX_ER_MARK, AVB_RX_CLK_MARK, AVB_RX_DV_MARK,\n\tAVB_CRS_MARK, AVB_TX_EN_MARK, AVB_TX_ER_MARK,\n\tAVB_TX_CLK_MARK, AVB_COL_MARK,\n};\nstatic const unsigned int avb_gmii_pins[] = {\n\tRCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 15), RCAR_GP_PIN(6, 16),\n\tRCAR_GP_PIN(6, 12), RCAR_GP_PIN(7, 1),  RCAR_GP_PIN(7, 2),\n\tRCAR_GP_PIN(7, 3),  RCAR_GP_PIN(7, 4),\n\n\tRCAR_GP_PIN(6, 2),  RCAR_GP_PIN(6, 3), RCAR_GP_PIN(6, 4),\n\tRCAR_GP_PIN(6, 5),  RCAR_GP_PIN(6, 6), RCAR_GP_PIN(6, 7),\n\tRCAR_GP_PIN(6, 8),  RCAR_GP_PIN(6, 9),\n\n\tRCAR_GP_PIN(6, 10), RCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 1),\n\tRCAR_GP_PIN(7, 12), RCAR_GP_PIN(7, 6), RCAR_GP_PIN(7, 13),\n\tRCAR_GP_PIN(6, 13), RCAR_GP_PIN(7, 5), RCAR_GP_PIN(7, 0),\n\tRCAR_GP_PIN(6, 11),\n};\nstatic const unsigned int avb_gmii_mux[] = {\n\tAVB_TXD0_MARK, AVB_TXD1_MARK, AVB_TXD2_MARK,\n\tAVB_TXD3_MARK, AVB_TXD4_MARK, AVB_TXD5_MARK,\n\tAVB_TXD6_MARK, AVB_TXD7_MARK,\n\n\tAVB_RXD0_MARK, AVB_RXD1_MARK, AVB_RXD2_MARK,\n\tAVB_RXD3_MARK, AVB_RXD4_MARK, AVB_RXD5_MARK,\n\tAVB_RXD6_MARK, AVB_RXD7_MARK,\n\n\tAVB_RX_ER_MARK, AVB_RX_CLK_MARK, AVB_RX_DV_MARK,\n\tAVB_CRS_MARK, AVB_GTX_CLK_MARK, AVB_GTXREFCLK_MARK,\n\tAVB_TX_EN_MARK, AVB_TX_ER_MARK, AVB_TX_CLK_MARK,\n\tAVB_COL_MARK,\n};\nstatic const unsigned int avb_avtp_match_pins[] = {\n\tRCAR_GP_PIN(7, 15),\n};\nstatic const unsigned int avb_avtp_match_mux[] = {\n\tAVB_AVTP_MATCH_MARK,\n};\n \nstatic const unsigned int can0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 27), RCAR_GP_PIN(10, 28),\n};\nstatic const unsigned int can0_data_mux[] = {\n\tCAN0_TX_MARK, CAN0_RX_MARK,\n};\nstatic const unsigned int can1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 30), RCAR_GP_PIN(10, 31),\n};\nstatic const unsigned int can1_data_mux[] = {\n\tCAN1_TX_MARK, CAN1_RX_MARK,\n};\nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 29),\n};\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n \nstatic const unsigned int du0_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 3), RCAR_GP_PIN(0, 2),\n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10),\n\tRCAR_GP_PIN(0, 23), RCAR_GP_PIN(0, 22), RCAR_GP_PIN(0, 21),\n\tRCAR_GP_PIN(0, 20), RCAR_GP_PIN(0, 19), RCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int du0_rgb666_mux[] = {\n\tDU0_DR7_Y9_DATA7_MARK, DU0_DR6_Y8_DATA6_MARK, DU0_DR5_Y7_DATA5_MARK,\n\tDU0_DR4_Y6_DATA4_MARK, DU0_DR3_Y5_DATA3_MARK, DU0_DR2_Y4_DATA2_MARK,\n\tDU0_DG7_Y3_DATA15_MARK, DU0_DG6_Y2_DATA14_MARK, DU0_DG5_Y1_DATA13_MARK,\n\tDU0_DG4_Y0_DATA12_MARK, DU0_DG3_C7_DATA11_MARK, DU0_DG2_C6_DATA10_MARK,\n\tDU0_DB7_C5_MARK, DU0_DB6_C4_MARK, DU0_DB5_C3_MARK,\n\tDU0_DB4_C2_MARK, DU0_DB3_C1_MARK, DU0_DB2_C0_MARK,\n};\nstatic const unsigned int du0_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 3), RCAR_GP_PIN(0, 2),\n\tRCAR_GP_PIN(0, 1), RCAR_GP_PIN(0, 0),\n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10),\n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 8),\n\tRCAR_GP_PIN(0, 23), RCAR_GP_PIN(0, 22), RCAR_GP_PIN(0, 21),\n\tRCAR_GP_PIN(0, 20), RCAR_GP_PIN(0, 19), RCAR_GP_PIN(0, 18),\n\tRCAR_GP_PIN(0, 17), RCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int du0_rgb888_mux[] = {\n\tDU0_DR7_Y9_DATA7_MARK, DU0_DR6_Y8_DATA6_MARK, DU0_DR5_Y7_DATA5_MARK,\n\tDU0_DR4_Y6_DATA4_MARK, DU0_DR3_Y5_DATA3_MARK, DU0_DR2_Y4_DATA2_MARK,\n\tDU0_DR1_DATA1_MARK, DU0_DR0_DATA0_MARK,\n\tDU0_DG7_Y3_DATA15_MARK, DU0_DG6_Y2_DATA14_MARK, DU0_DG5_Y1_DATA13_MARK,\n\tDU0_DG4_Y0_DATA12_MARK, DU0_DG3_C7_DATA11_MARK, DU0_DG2_C6_DATA10_MARK,\n\tDU0_DG1_DATA9_MARK, DU0_DG0_DATA8_MARK,\n\tDU0_DB7_C5_MARK, DU0_DB6_C4_MARK, DU0_DB5_C3_MARK,\n\tDU0_DB4_C2_MARK, DU0_DB3_C1_MARK, DU0_DB2_C0_MARK,\n\tDU0_DB1_MARK, DU0_DB0_MARK,\n};\nstatic const unsigned int du0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 25), RCAR_GP_PIN(0, 24),\n};\nstatic const unsigned int du0_sync_mux[] = {\n\tDU0_EXVSYNC_DU0_VSYNC_MARK, DU0_EXHSYNC_DU0_HSYNC_MARK,\n};\nstatic const unsigned int du0_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 26),\n};\nstatic const unsigned int du0_oddf_mux[] = {\n\tDU0_EXODDF_DU0_ODDF_DISP_CDE_MARK\n};\nstatic const unsigned int du0_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 27),\n};\nstatic const unsigned int du0_disp_mux[] = {\n\tDU0_DISP_MARK,\n};\nstatic const unsigned int du0_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 28),\n};\nstatic const unsigned int du0_cde_mux[] = {\n\tDU0_CDE_MARK,\n};\nstatic const unsigned int du1_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 3),\n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 0),\n\tRCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 9),\n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 7), RCAR_GP_PIN(1, 6),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 15),\n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 12),\n};\nstatic const unsigned int du1_rgb666_mux[] = {\n\tDU1_DR7_DATA5_MARK, DU1_DR6_DATA4_MARK, DU1_DR5_Y7_DATA3_MARK,\n\tDU1_DR4_Y6_DATA2_MARK, DU1_DR3_Y5_DATA1_MARK, DU1_DR2_Y4_DATA0_MARK,\n\tDU1_DG7_Y3_DATA11_MARK, DU1_DG6_Y2_DATA10_MARK, DU1_DG5_Y1_DATA9_MARK,\n\tDU1_DG4_Y0_DATA8_MARK, DU1_DG3_C7_DATA7_MARK, DU1_DG2_C6_DATA6_MARK,\n\tDU1_DB7_C5_MARK, DU1_DB6_C4_MARK, DU1_DB5_C3_DATA15_MARK,\n\tDU1_DB4_C2_DATA14_MARK, DU1_DB3_C1_DATA13_MARK, DU1_DB2_C0_DATA12_MARK,\n};\nstatic const unsigned int du1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int du1_sync_mux[] = {\n\tDU1_EXVSYNC_DU1_VSYNC_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK,\n};\nstatic const unsigned int du1_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20),\n};\nstatic const unsigned int du1_oddf_mux[] = {\n\tDU1_EXODDF_DU1_ODDF_DISP_CDE_MARK\n};\nstatic const unsigned int du1_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int du1_disp_mux[] = {\n\tDU1_DISP_MARK,\n};\nstatic const unsigned int du1_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int du1_cde_mux[] = {\n\tDU1_CDE_MARK,\n};\n \nstatic const unsigned int intc_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 19),\n};\nstatic const unsigned int intc_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 20),\n};\nstatic const unsigned int intc_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 21),\n};\nstatic const unsigned int intc_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22),\n};\nstatic const unsigned int intc_irq3_mux[] = {\n\tIRQ3_MARK,\n};\n \nstatic const unsigned int lbsc_cs0_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 27),\n};\nstatic const unsigned int lbsc_cs0_mux[] = {\n\tCS0_N_MARK,\n};\nstatic const unsigned int lbsc_cs1_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6),\n};\nstatic const unsigned int lbsc_cs1_mux[] = {\n\tCS1_N_A26_MARK,\n};\nstatic const unsigned int lbsc_ex_cs0_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int lbsc_ex_cs0_mux[] = {\n\tEX_CS0_N_MARK,\n};\nstatic const unsigned int lbsc_ex_cs1_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int lbsc_ex_cs1_mux[] = {\n\tEX_CS1_N_MARK,\n};\nstatic const unsigned int lbsc_ex_cs2_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int lbsc_ex_cs2_mux[] = {\n\tEX_CS2_N_MARK,\n};\nstatic const unsigned int lbsc_ex_cs3_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int lbsc_ex_cs3_mux[] = {\n\tEX_CS3_N_MARK,\n};\nstatic const unsigned int lbsc_ex_cs4_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int lbsc_ex_cs4_mux[] = {\n\tEX_CS4_N_MARK,\n};\nstatic const unsigned int lbsc_ex_cs5_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int lbsc_ex_cs5_mux[] = {\n\tEX_CS5_N_MARK,\n};\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 0),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 1),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 4),\n};\nstatic const unsigned int msiof0_rx_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\nstatic const unsigned int msiof0_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 3),\n};\nstatic const unsigned int msiof0_tx_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 5),\n};\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 6),\n};\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\nstatic const unsigned int msiof1_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 9),\n};\nstatic const unsigned int msiof1_rx_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\nstatic const unsigned int msiof1_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 8),\n};\nstatic const unsigned int msiof1_tx_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\n \nstatic const unsigned int qspi_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 25), RCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int qspi_ctrl_mux[] = {\n\tSPCLK_MARK, SSL_MARK,\n};\nstatic const unsigned int qspi_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 23),\n\tRCAR_GP_PIN(3, 24),\n};\nstatic const unsigned int qspi_data_mux[] = {\n\tMOSI_IO0_MARK, MISO_IO1_MARK, IO2_MARK,\tIO3_MARK,\n};\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 14), RCAR_GP_PIN(10, 13),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 10),\n};\nstatic const unsigned int scif0_clk_mux[] = {\n\tSCK0_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 12), RCAR_GP_PIN(10, 11),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_N_MARK, CTS0_N_MARK,\n};\n \nstatic const unsigned int scif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 19), RCAR_GP_PIN(10, 18),\n};\nstatic const unsigned int scif1_data_mux[] = {\n\tRX1_MARK, TX1_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 15),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 17), RCAR_GP_PIN(10, 16),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\n \nstatic const unsigned int scif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 22), RCAR_GP_PIN(10, 21),\n};\nstatic const unsigned int scif2_data_mux[] = {\n\tRX2_MARK, TX2_MARK,\n};\nstatic const unsigned int scif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 20),\n};\nstatic const unsigned int scif2_clk_mux[] = {\n\tSCK2_MARK,\n};\n \nstatic const unsigned int scif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 25), RCAR_GP_PIN(10, 24),\n};\nstatic const unsigned int scif3_data_mux[] = {\n\tRX3_MARK, TX3_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(10, 23),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCK3_MARK,\n};\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(11, 7), RCAR_GP_PIN(11, 8),\n\tRCAR_GP_PIN(11, 9), RCAR_GP_PIN(11, 10),\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSD0_DAT0_MARK, SD0_DAT1_MARK, SD0_DAT2_MARK, SD0_DAT3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(11, 5), RCAR_GP_PIN(11, 6),\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSD0_CLK_MARK, SD0_CMD_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(11, 11),\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSD0_CD_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(11, 12),\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSD0_WP_MARK,\n};\n \nstatic const unsigned int vin0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 5),\n\tRCAR_GP_PIN(4, 6), RCAR_GP_PIN(4, 7),\n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n\tRCAR_GP_PIN(4, 10), RCAR_GP_PIN(4, 11),\n\t \n\tRCAR_GP_PIN(4, 12), RCAR_GP_PIN(4, 13),\n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 15),\n\tRCAR_GP_PIN(8, 1), RCAR_GP_PIN(8, 2),\n\tRCAR_GP_PIN(8, 3), RCAR_GP_PIN(8, 4),\n\t \n\tRCAR_GP_PIN(8, 5), RCAR_GP_PIN(8, 6),\n\tRCAR_GP_PIN(8, 7), RCAR_GP_PIN(8, 8),\n\tRCAR_GP_PIN(8, 9), RCAR_GP_PIN(8, 10),\n\tRCAR_GP_PIN(8, 11), RCAR_GP_PIN(8, 12),\n};\nstatic const unsigned int vin0_data_mux[] = {\n\t \n\tVI0_D0_B0_C0_MARK, VI0_D1_B1_C1_MARK,\n\tVI0_D2_B2_C2_MARK, VI0_D3_B3_C3_MARK,\n\tVI0_D4_B4_C4_MARK, VI0_D5_B5_C5_MARK,\n\tVI0_D6_B6_C6_MARK, VI0_D7_B7_C7_MARK,\n\t \n\tVI0_D8_G0_Y0_MARK, VI0_D9_G1_Y1_MARK,\n\tVI0_D10_G2_Y2_MARK, VI0_D11_G3_Y3_MARK,\n\tVI0_D12_G4_Y4_MARK, VI0_D13_G5_Y5_MARK,\n\tVI0_D14_G6_Y6_MARK, VI0_D15_G7_Y7_MARK,\n\t \n\tVI0_D16_R0_MARK, VI0_D17_R1_MARK,\n\tVI0_D18_R2_MARK, VI0_D19_R3_MARK,\n\tVI0_D20_R4_MARK, VI0_D21_R5_MARK,\n\tVI0_D22_R6_MARK, VI0_D23_R7_MARK,\n};\nstatic const unsigned int vin0_data18_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6), RCAR_GP_PIN(4, 7),\n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n\tRCAR_GP_PIN(4, 10), RCAR_GP_PIN(4, 11),\n\t \n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 15),\n\tRCAR_GP_PIN(8, 1), RCAR_GP_PIN(8, 2),\n\tRCAR_GP_PIN(8, 3), RCAR_GP_PIN(8, 4),\n\t \n\tRCAR_GP_PIN(8, 7), RCAR_GP_PIN(8, 8),\n\tRCAR_GP_PIN(8, 9), RCAR_GP_PIN(8, 10),\n\tRCAR_GP_PIN(8, 11), RCAR_GP_PIN(8, 12),\n};\nstatic const unsigned int vin0_data18_mux[] = {\n\t \n\tVI0_D2_B2_C2_MARK, VI0_D3_B3_C3_MARK,\n\tVI0_D4_B4_C4_MARK, VI0_D5_B5_C5_MARK,\n\tVI0_D6_B6_C6_MARK, VI0_D7_B7_C7_MARK,\n\t \n\tVI0_D10_G2_Y2_MARK, VI0_D11_G3_Y3_MARK,\n\tVI0_D12_G4_Y4_MARK, VI0_D13_G5_Y5_MARK,\n\tVI0_D14_G6_Y6_MARK, VI0_D15_G7_Y7_MARK,\n\t \n\tVI0_D18_R2_MARK, VI0_D19_R3_MARK,\n\tVI0_D20_R4_MARK, VI0_D21_R5_MARK,\n\tVI0_D22_R6_MARK, VI0_D23_R7_MARK,\n};\nstatic const unsigned int vin0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int vin0_sync_mux[] = {\n\tVI0_HSYNC_N_MARK, VI0_VSYNC_N_MARK,\n};\nstatic const unsigned int vin0_field_pins[] = {\n\tRCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int vin0_field_mux[] = {\n\tVI0_FIELD_MARK,\n};\nstatic const unsigned int vin0_clkenb_pins[] = {\n\tRCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int vin0_clkenb_mux[] = {\n\tVI0_CLKENB_MARK,\n};\nstatic const unsigned int vin0_clk_pins[] = {\n\tRCAR_GP_PIN(4, 0),\n};\nstatic const unsigned int vin0_clk_mux[] = {\n\tVI0_CLK_MARK,\n};\n \nstatic const unsigned int vin1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 5),\n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 7),\n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),\n\tRCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),\n\t \n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 13),\n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),\n\tRCAR_GP_PIN(8, 5), RCAR_GP_PIN(8, 6),\n\tRCAR_GP_PIN(8, 7), RCAR_GP_PIN(8, 8),\n\t \n\tRCAR_GP_PIN(9, 5), RCAR_GP_PIN(9, 6),\n\tRCAR_GP_PIN(9, 7), RCAR_GP_PIN(9, 8),\n\tRCAR_GP_PIN(9, 9), RCAR_GP_PIN(9, 10),\n\tRCAR_GP_PIN(9, 11), RCAR_GP_PIN(9, 12),\n};\nstatic const unsigned int vin1_data_mux[] = {\n\t \n\tVI1_D0_B0_C0_MARK, VI1_D1_B1_C1_MARK,\n\tVI1_D2_B2_C2_MARK, VI1_D3_B3_C3_MARK,\n\tVI1_D4_B4_C4_MARK, VI1_D5_B5_C5_MARK,\n\tVI1_D6_B6_C6_MARK, VI1_D7_B7_C7_MARK,\n\t \n\tVI1_D8_G0_Y0_MARK, VI1_D9_G1_Y1_MARK,\n\tVI1_D10_G2_Y2_MARK, VI1_D11_G3_Y3_MARK,\n\tVI1_D12_G4_Y4_MARK, VI1_D13_G5_Y5_MARK,\n\tVI1_D14_G6_Y6_MARK, VI1_D15_G7_Y7_MARK,\n\t \n\tVI1_D16_R0_MARK, VI1_D17_R1_MARK,\n\tVI1_D18_R2_MARK, VI1_D19_R3_MARK,\n\tVI1_D20_R4_MARK, VI1_D21_R5_MARK,\n\tVI1_D22_R6_MARK, VI1_D23_R7_MARK,\n};\nstatic const unsigned int vin1_data18_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 7),\n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),\n\tRCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),\n\t \n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),\n\tRCAR_GP_PIN(8, 5), RCAR_GP_PIN(8, 6),\n\tRCAR_GP_PIN(8, 7), RCAR_GP_PIN(8, 8),\n\t \n\tRCAR_GP_PIN(9, 7), RCAR_GP_PIN(9, 8),\n\tRCAR_GP_PIN(9, 9), RCAR_GP_PIN(9, 10),\n\tRCAR_GP_PIN(9, 11), RCAR_GP_PIN(9, 12),\n};\nstatic const unsigned int vin1_data18_mux[] = {\n\t \n\tVI1_D2_B2_C2_MARK, VI1_D3_B3_C3_MARK,\n\tVI1_D4_B4_C4_MARK, VI1_D5_B5_C5_MARK,\n\tVI1_D6_B6_C6_MARK, VI1_D7_B7_C7_MARK,\n\t \n\tVI1_D10_G2_Y2_MARK, VI1_D11_G3_Y3_MARK,\n\tVI1_D12_G4_Y4_MARK, VI1_D13_G5_Y5_MARK,\n\tVI1_D14_G6_Y6_MARK, VI1_D15_G7_Y7_MARK,\n\t \n\tVI1_D18_R2_MARK, VI1_D19_R3_MARK,\n\tVI1_D20_R4_MARK, VI1_D21_R5_MARK,\n\tVI1_D22_R6_MARK, VI1_D23_R7_MARK,\n};\nstatic const unsigned int vin1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 5),\n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 7),\n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),\n\tRCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),\n\t \n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 13),\n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),\n\tRCAR_GP_PIN(9, 1), RCAR_GP_PIN(9, 2),\n\tRCAR_GP_PIN(9, 3), RCAR_GP_PIN(9, 4),\n\t \n\tRCAR_GP_PIN(9, 5), RCAR_GP_PIN(9, 6),\n\tRCAR_GP_PIN(9, 7), RCAR_GP_PIN(9, 8),\n\tRCAR_GP_PIN(9, 9), RCAR_GP_PIN(9, 10),\n\tRCAR_GP_PIN(9, 11), RCAR_GP_PIN(9, 12),\n};\nstatic const unsigned int vin1_data_b_mux[] = {\n\t \n\tVI1_D0_B0_C0_MARK, VI1_D1_B1_C1_MARK,\n\tVI1_D2_B2_C2_MARK, VI1_D3_B3_C3_MARK,\n\tVI1_D4_B4_C4_MARK, VI1_D5_B5_C5_MARK,\n\tVI1_D6_B6_C6_MARK, VI1_D7_B7_C7_MARK,\n\t \n\tVI1_D8_G0_Y0_MARK, VI1_D9_G1_Y1_MARK,\n\tVI1_D10_G2_Y2_MARK, VI1_D11_G3_Y3_MARK,\n\tVI1_D12_G4_Y4_B_MARK, VI1_D13_G5_Y5_B_MARK,\n\tVI1_D14_G6_Y6_B_MARK, VI1_D15_G7_Y7_B_MARK,\n\t \n\tVI1_D16_R0_MARK, VI1_D17_R1_MARK,\n\tVI1_D18_R2_MARK, VI1_D19_R3_MARK,\n\tVI1_D20_R4_MARK, VI1_D21_R5_MARK,\n\tVI1_D22_R6_MARK, VI1_D23_R7_MARK,\n};\nstatic const unsigned int vin1_data18_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 7),\n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),\n\tRCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),\n\t \n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),\n\tRCAR_GP_PIN(9, 1), RCAR_GP_PIN(9, 2),\n\tRCAR_GP_PIN(9, 3), RCAR_GP_PIN(9, 4),\n\t \n\tRCAR_GP_PIN(9, 7), RCAR_GP_PIN(9, 8),\n\tRCAR_GP_PIN(9, 9), RCAR_GP_PIN(9, 10),\n\tRCAR_GP_PIN(9, 11), RCAR_GP_PIN(9, 12),\n};\nstatic const unsigned int vin1_data18_b_mux[] = {\n\t \n\tVI1_D2_B2_C2_MARK, VI1_D3_B3_C3_MARK,\n\tVI1_D4_B4_C4_MARK, VI1_D5_B5_C5_MARK,\n\tVI1_D6_B6_C6_MARK, VI1_D7_B7_C7_MARK,\n\t \n\tVI1_D10_G2_Y2_MARK, VI1_D11_G3_Y3_MARK,\n\tVI1_D12_G4_Y4_B_MARK, VI1_D13_G5_Y5_B_MARK,\n\tVI1_D14_G6_Y6_B_MARK, VI1_D15_G7_Y7_B_MARK,\n\t \n\tVI1_D18_R2_MARK, VI1_D19_R3_MARK,\n\tVI1_D20_R4_MARK, VI1_D21_R5_MARK,\n\tVI1_D22_R6_MARK, VI1_D23_R7_MARK,\n};\nstatic const unsigned int vin1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2), RCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int vin1_sync_mux[] = {\n\tVI1_HSYNC_N_MARK, VI1_VSYNC_N_MARK,\n};\nstatic const unsigned int vin1_field_pins[] = {\n\tRCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int vin1_field_mux[] = {\n\tVI1_FIELD_MARK,\n};\nstatic const unsigned int vin1_clkenb_pins[] = {\n\tRCAR_GP_PIN(5, 1),\n};\nstatic const unsigned int vin1_clkenb_mux[] = {\n\tVI1_CLKENB_MARK,\n};\nstatic const unsigned int vin1_clk_pins[] = {\n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int vin1_clk_mux[] = {\n\tVI1_CLK_MARK,\n};\n \nstatic const unsigned int vin2_data_pins[] = {\n\tRCAR_GP_PIN(6, 4), RCAR_GP_PIN(6, 5),\n\tRCAR_GP_PIN(6, 6), RCAR_GP_PIN(6, 7),\n\tRCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),\n\tRCAR_GP_PIN(6, 10), RCAR_GP_PIN(6, 11),\n\tRCAR_GP_PIN(6, 12), RCAR_GP_PIN(6, 13),\n\tRCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 15),\n\tRCAR_GP_PIN(8, 9), RCAR_GP_PIN(8, 10),\n\tRCAR_GP_PIN(8, 11), RCAR_GP_PIN(8, 12),\n};\nstatic const unsigned int vin2_data_mux[] = {\n\tVI2_D0_C0_MARK, VI2_D1_C1_MARK,\n\tVI2_D2_C2_MARK,\tVI2_D3_C3_MARK,\n\tVI2_D4_C4_MARK, VI2_D5_C5_MARK,\n\tVI2_D6_C6_MARK, VI2_D7_C7_MARK,\n\tVI2_D8_Y0_MARK,\tVI2_D9_Y1_MARK,\n\tVI2_D10_Y2_MARK, VI2_D11_Y3_MARK,\n\tVI2_D12_Y4_MARK, VI2_D13_Y5_MARK,\n\tVI2_D14_Y6_MARK, VI2_D15_Y7_MARK,\n};\nstatic const unsigned int vin2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 2), RCAR_GP_PIN(6, 3),\n};\nstatic const unsigned int vin2_sync_mux[] = {\n\tVI2_HSYNC_N_MARK, VI2_VSYNC_N_MARK,\n};\nstatic const unsigned int vin2_field_pins[] = {\n\tRCAR_GP_PIN(6, 16),\n};\nstatic const unsigned int vin2_field_mux[] = {\n\tVI2_FIELD_MARK,\n};\nstatic const unsigned int vin2_clkenb_pins[] = {\n\tRCAR_GP_PIN(6, 1),\n};\nstatic const unsigned int vin2_clkenb_mux[] = {\n\tVI2_CLKENB_MARK,\n};\nstatic const unsigned int vin2_clk_pins[] = {\n\tRCAR_GP_PIN(6, 0),\n};\nstatic const unsigned int vin2_clk_mux[] = {\n\tVI2_CLK_MARK,\n};\n \nstatic const unsigned int vin3_data_pins[] = {\n\tRCAR_GP_PIN(7, 4), RCAR_GP_PIN(7, 5),\n\tRCAR_GP_PIN(7, 6), RCAR_GP_PIN(7, 7),\n\tRCAR_GP_PIN(7, 8), RCAR_GP_PIN(7, 9),\n\tRCAR_GP_PIN(7, 10), RCAR_GP_PIN(7, 11),\n\tRCAR_GP_PIN(7, 12), RCAR_GP_PIN(7, 13),\n\tRCAR_GP_PIN(7, 14), RCAR_GP_PIN(7, 15),\n\tRCAR_GP_PIN(8, 13), RCAR_GP_PIN(8, 14),\n\tRCAR_GP_PIN(8, 15), RCAR_GP_PIN(8, 16),\n};\nstatic const unsigned int vin3_data_mux[] = {\n\tVI3_D0_C0_MARK, VI3_D1_C1_MARK,\n\tVI3_D2_C2_MARK,\tVI3_D3_C3_MARK,\n\tVI3_D4_C4_MARK, VI3_D5_C5_MARK,\n\tVI3_D6_C6_MARK, VI3_D7_C7_MARK,\n\tVI3_D8_Y0_MARK, VI3_D9_Y1_MARK,\n\tVI3_D10_Y2_MARK, VI3_D11_Y3_MARK,\n\tVI3_D12_Y4_MARK, VI3_D13_Y5_MARK,\n\tVI3_D14_Y6_MARK, VI3_D15_Y7_MARK,\n};\nstatic const unsigned int vin3_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 2), RCAR_GP_PIN(7, 3),\n};\nstatic const unsigned int vin3_sync_mux[] = {\n\tVI3_HSYNC_N_MARK, VI3_VSYNC_N_MARK,\n};\nstatic const unsigned int vin3_field_pins[] = {\n\tRCAR_GP_PIN(7, 16),\n};\nstatic const unsigned int vin3_field_mux[] = {\n\tVI3_FIELD_MARK,\n};\nstatic const unsigned int vin3_clkenb_pins[] = {\n\tRCAR_GP_PIN(7, 1),\n};\nstatic const unsigned int vin3_clkenb_mux[] = {\n\tVI3_CLKENB_MARK,\n};\nstatic const unsigned int vin3_clk_pins[] = {\n\tRCAR_GP_PIN(7, 0),\n};\nstatic const unsigned int vin3_clk_mux[] = {\n\tVI3_CLK_MARK,\n};\n \nstatic const unsigned int vin4_data_pins[] = {\n\tRCAR_GP_PIN(8, 4), RCAR_GP_PIN(8, 5),\n\tRCAR_GP_PIN(8, 6), RCAR_GP_PIN(8, 7),\n\tRCAR_GP_PIN(8, 8), RCAR_GP_PIN(8, 9),\n\tRCAR_GP_PIN(8, 10), RCAR_GP_PIN(8, 11),\n\tRCAR_GP_PIN(8, 12), RCAR_GP_PIN(8, 13),\n\tRCAR_GP_PIN(8, 14), RCAR_GP_PIN(8, 15),\n};\nstatic const unsigned int vin4_data_mux[] = {\n\tVI4_D0_C0_MARK, VI4_D1_C1_MARK,\n\tVI4_D2_C2_MARK, VI4_D3_C3_MARK,\n\tVI4_D4_C4_MARK, VI4_D5_C5_MARK,\n\tVI4_D6_C6_MARK, VI4_D7_C7_MARK,\n\tVI4_D8_Y0_MARK,\tVI4_D9_Y1_MARK,\n\tVI4_D10_Y2_MARK, VI4_D11_Y3_MARK,\n};\nstatic const unsigned int vin4_sync_pins[] = {\n\t  \n\tRCAR_GP_PIN(8, 2), RCAR_GP_PIN(8, 3),\n};\nstatic const unsigned int vin4_sync_mux[] = {\n\tVI4_HSYNC_N_MARK, VI4_VSYNC_N_MARK,\n};\nstatic const unsigned int vin4_field_pins[] = {\n\tRCAR_GP_PIN(8, 16),\n};\nstatic const unsigned int vin4_field_mux[] = {\n\tVI4_FIELD_MARK,\n};\nstatic const unsigned int vin4_clkenb_pins[] = {\n\tRCAR_GP_PIN(8, 1),\n};\nstatic const unsigned int vin4_clkenb_mux[] = {\n\tVI4_CLKENB_MARK,\n};\nstatic const unsigned int vin4_clk_pins[] = {\n\tRCAR_GP_PIN(8, 0),\n};\nstatic const unsigned int vin4_clk_mux[] = {\n\tVI4_CLK_MARK,\n};\n \nstatic const unsigned int vin5_data_pins[] = {\n\tRCAR_GP_PIN(9, 4), RCAR_GP_PIN(9, 5),\n\tRCAR_GP_PIN(9, 6), RCAR_GP_PIN(9, 7),\n\tRCAR_GP_PIN(9, 8), RCAR_GP_PIN(9, 9),\n\tRCAR_GP_PIN(9, 10), RCAR_GP_PIN(9, 11),\n\tRCAR_GP_PIN(9, 12), RCAR_GP_PIN(9, 13),\n\tRCAR_GP_PIN(9, 14), RCAR_GP_PIN(9, 15),\n};\nstatic const unsigned int vin5_data_mux[] = {\n\tVI5_D0_C0_MARK, VI5_D1_C1_MARK,\n\tVI5_D2_C2_MARK, VI5_D3_C3_MARK,\n\tVI5_D4_C4_MARK, VI5_D5_C5_MARK,\n\tVI5_D6_C6_MARK, VI5_D7_C7_MARK,\n\tVI5_D8_Y0_MARK, VI5_D9_Y1_MARK,\n\tVI5_D10_Y2_MARK, VI5_D11_Y3_MARK,\n};\nstatic const unsigned int vin5_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 2), RCAR_GP_PIN(9, 3),\n};\nstatic const unsigned int vin5_sync_mux[] = {\n\tVI5_HSYNC_N_MARK, VI5_VSYNC_N_MARK,\n};\nstatic const unsigned int vin5_field_pins[] = {\n\tRCAR_GP_PIN(9, 16),\n};\nstatic const unsigned int vin5_field_mux[] = {\n\tVI5_FIELD_MARK,\n};\nstatic const unsigned int vin5_clkenb_pins[] = {\n\tRCAR_GP_PIN(9, 1),\n};\nstatic const unsigned int vin5_clkenb_mux[] = {\n\tVI5_CLKENB_MARK,\n};\nstatic const unsigned int vin5_clk_pins[] = {\n\tRCAR_GP_PIN(9, 0),\n};\nstatic const unsigned int vin5_clk_mux[] = {\n\tVI5_CLK_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(avb_link),\n\tSH_PFC_PIN_GROUP(avb_magic),\n\tSH_PFC_PIN_GROUP(avb_phy_int),\n\tSH_PFC_PIN_GROUP(avb_mdio),\n\tSH_PFC_PIN_GROUP(avb_mii),\n\tSH_PFC_PIN_GROUP(avb_gmii),\n\tSH_PFC_PIN_GROUP(avb_avtp_match),\n\tSH_PFC_PIN_GROUP(can0_data),\n\tSH_PFC_PIN_GROUP(can1_data),\n\tSH_PFC_PIN_GROUP(can_clk),\n\tSH_PFC_PIN_GROUP(du0_rgb666),\n\tSH_PFC_PIN_GROUP(du0_rgb888),\n\tSH_PFC_PIN_GROUP(du0_sync),\n\tSH_PFC_PIN_GROUP(du0_oddf),\n\tSH_PFC_PIN_GROUP(du0_disp),\n\tSH_PFC_PIN_GROUP(du0_cde),\n\tSH_PFC_PIN_GROUP(du1_rgb666),\n\tSH_PFC_PIN_GROUP(du1_sync),\n\tSH_PFC_PIN_GROUP(du1_oddf),\n\tSH_PFC_PIN_GROUP(du1_disp),\n\tSH_PFC_PIN_GROUP(du1_cde),\n\tSH_PFC_PIN_GROUP(intc_irq0),\n\tSH_PFC_PIN_GROUP(intc_irq1),\n\tSH_PFC_PIN_GROUP(intc_irq2),\n\tSH_PFC_PIN_GROUP(intc_irq3),\n\tSH_PFC_PIN_GROUP(lbsc_cs0),\n\tSH_PFC_PIN_GROUP(lbsc_cs1),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs0),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs1),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs2),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs3),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs4),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs5),\n\tSH_PFC_PIN_GROUP(msiof0_clk),\n\tSH_PFC_PIN_GROUP(msiof0_sync),\n\tSH_PFC_PIN_GROUP(msiof0_rx),\n\tSH_PFC_PIN_GROUP(msiof0_tx),\n\tSH_PFC_PIN_GROUP(msiof1_clk),\n\tSH_PFC_PIN_GROUP(msiof1_sync),\n\tSH_PFC_PIN_GROUP(msiof1_rx),\n\tSH_PFC_PIN_GROUP(msiof1_tx),\n\tSH_PFC_PIN_GROUP(qspi_ctrl),\n\tBUS_DATA_PIN_GROUP(qspi_data, 2),\n\tBUS_DATA_PIN_GROUP(qspi_data, 4),\n\tSH_PFC_PIN_GROUP(scif0_data),\n\tSH_PFC_PIN_GROUP(scif0_clk),\n\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\tSH_PFC_PIN_GROUP(scif1_data),\n\tSH_PFC_PIN_GROUP(scif1_clk),\n\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\tSH_PFC_PIN_GROUP(scif2_data),\n\tSH_PFC_PIN_GROUP(scif2_clk),\n\tSH_PFC_PIN_GROUP(scif3_data),\n\tSH_PFC_PIN_GROUP(scif3_clk),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\tBUS_DATA_PIN_GROUP(vin0_data, 24),\n\tBUS_DATA_PIN_GROUP(vin0_data, 20),\n\tSH_PFC_PIN_GROUP(vin0_data18),\n\tBUS_DATA_PIN_GROUP(vin0_data, 16),\n\tBUS_DATA_PIN_GROUP(vin0_data, 12),\n\tBUS_DATA_PIN_GROUP(vin0_data, 10),\n\tBUS_DATA_PIN_GROUP(vin0_data, 8),\n\tSH_PFC_PIN_GROUP(vin0_sync),\n\tSH_PFC_PIN_GROUP(vin0_field),\n\tSH_PFC_PIN_GROUP(vin0_clkenb),\n\tSH_PFC_PIN_GROUP(vin0_clk),\n\tBUS_DATA_PIN_GROUP(vin1_data, 24),\n\tBUS_DATA_PIN_GROUP(vin1_data, 20),\n\tSH_PFC_PIN_GROUP(vin1_data18),\n\tBUS_DATA_PIN_GROUP(vin1_data, 16),\n\tBUS_DATA_PIN_GROUP(vin1_data, 12),\n\tBUS_DATA_PIN_GROUP(vin1_data, 10),\n\tBUS_DATA_PIN_GROUP(vin1_data, 8),\n\tBUS_DATA_PIN_GROUP(vin1_data, 24, _b),\n\tBUS_DATA_PIN_GROUP(vin1_data, 20, _b),\n\tSH_PFC_PIN_GROUP(vin1_data18_b),\n\tBUS_DATA_PIN_GROUP(vin1_data, 16, _b),\n\tSH_PFC_PIN_GROUP(vin1_sync),\n\tSH_PFC_PIN_GROUP(vin1_field),\n\tSH_PFC_PIN_GROUP(vin1_clkenb),\n\tSH_PFC_PIN_GROUP(vin1_clk),\n\tBUS_DATA_PIN_GROUP(vin2_data, 16),\n\tBUS_DATA_PIN_GROUP(vin2_data, 12),\n\tBUS_DATA_PIN_GROUP(vin2_data, 10),\n\tBUS_DATA_PIN_GROUP(vin2_data, 8),\n\tSH_PFC_PIN_GROUP(vin2_sync),\n\tSH_PFC_PIN_GROUP(vin2_field),\n\tSH_PFC_PIN_GROUP(vin2_clkenb),\n\tSH_PFC_PIN_GROUP(vin2_clk),\n\tBUS_DATA_PIN_GROUP(vin3_data, 16),\n\tBUS_DATA_PIN_GROUP(vin3_data, 12),\n\tBUS_DATA_PIN_GROUP(vin3_data, 10),\n\tBUS_DATA_PIN_GROUP(vin3_data, 8),\n\tSH_PFC_PIN_GROUP(vin3_sync),\n\tSH_PFC_PIN_GROUP(vin3_field),\n\tSH_PFC_PIN_GROUP(vin3_clkenb),\n\tSH_PFC_PIN_GROUP(vin3_clk),\n\tBUS_DATA_PIN_GROUP(vin4_data, 12),\n\tBUS_DATA_PIN_GROUP(vin4_data, 10),\n\tBUS_DATA_PIN_GROUP(vin4_data, 8),\n\tSH_PFC_PIN_GROUP(vin4_sync),\n\tSH_PFC_PIN_GROUP(vin4_field),\n\tSH_PFC_PIN_GROUP(vin4_clkenb),\n\tSH_PFC_PIN_GROUP(vin4_clk),\n\tBUS_DATA_PIN_GROUP(vin5_data, 12),\n\tBUS_DATA_PIN_GROUP(vin5_data, 10),\n\tBUS_DATA_PIN_GROUP(vin5_data, 8),\n\tSH_PFC_PIN_GROUP(vin5_sync),\n\tSH_PFC_PIN_GROUP(vin5_field),\n\tSH_PFC_PIN_GROUP(vin5_clkenb),\n\tSH_PFC_PIN_GROUP(vin5_clk),\n};\n\nstatic const char * const avb_groups[] = {\n\t\"avb_link\",\n\t\"avb_magic\",\n\t\"avb_phy_int\",\n\t\"avb_mdio\",\n\t\"avb_mii\",\n\t\"avb_gmii\",\n\t\"avb_avtp_match\",\n};\n\nstatic const char * const can0_groups[] = {\n\t\"can0_data\",\n\t\"can_clk\",\n};\n\nstatic const char * const can1_groups[] = {\n\t\"can1_data\",\n\t\"can_clk\",\n};\n\nstatic const char * const du0_groups[] = {\n\t\"du0_rgb666\",\n\t\"du0_rgb888\",\n\t\"du0_sync\",\n\t\"du0_oddf\",\n\t\"du0_disp\",\n\t\"du0_cde\",\n};\n\nstatic const char * const du1_groups[] = {\n\t\"du1_rgb666\",\n\t\"du1_sync\",\n\t\"du1_oddf\",\n\t\"du1_disp\",\n\t\"du1_cde\",\n};\n\nstatic const char * const intc_groups[] = {\n\t\"intc_irq0\",\n\t\"intc_irq1\",\n\t\"intc_irq2\",\n\t\"intc_irq3\",\n};\n\nstatic const char * const lbsc_groups[] = {\n\t\"lbsc_cs0\",\n\t\"lbsc_cs1\",\n\t\"lbsc_ex_cs0\",\n\t\"lbsc_ex_cs1\",\n\t\"lbsc_ex_cs2\",\n\t\"lbsc_ex_cs3\",\n\t\"lbsc_ex_cs4\",\n\t\"lbsc_ex_cs5\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_rx\",\n\t\"msiof0_tx\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_rx\",\n\t\"msiof1_tx\",\n};\n\nstatic const char * const qspi_groups[] = {\n\t\"qspi_ctrl\",\n\t\"qspi_data2\",\n\t\"qspi_data4\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_clk\",\n\t\"scif0_ctrl\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data\",\n\t\"scif2_clk\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data\",\n\t\"scif3_clk\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const vin0_groups[] = {\n\t\"vin0_data24\",\n\t\"vin0_data20\",\n\t\"vin0_data18\",\n\t\"vin0_data16\",\n\t\"vin0_data12\",\n\t\"vin0_data10\",\n\t\"vin0_data8\",\n\t\"vin0_sync\",\n\t\"vin0_field\",\n\t\"vin0_clkenb\",\n\t\"vin0_clk\",\n};\n\nstatic const char * const vin1_groups[] = {\n\t\"vin1_data24\",\n\t\"vin1_data20\",\n\t\"vin1_data18\",\n\t\"vin1_data16\",\n\t\"vin1_data12\",\n\t\"vin1_data10\",\n\t\"vin1_data8\",\n\t\"vin1_data24_b\",\n\t\"vin1_data20_b\",\n\t\"vin1_data18_b\",\n\t\"vin1_data16_b\",\n\t\"vin1_sync\",\n\t\"vin1_field\",\n\t\"vin1_clkenb\",\n\t\"vin1_clk\",\n};\n\nstatic const char * const vin2_groups[] = {\n\t\"vin2_data16\",\n\t\"vin2_data12\",\n\t\"vin2_data10\",\n\t\"vin2_data8\",\n\t\"vin2_sync\",\n\t\"vin2_field\",\n\t\"vin2_clkenb\",\n\t\"vin2_clk\",\n};\n\nstatic const char * const vin3_groups[] = {\n\t\"vin3_data16\",\n\t\"vin3_data12\",\n\t\"vin3_data10\",\n\t\"vin3_data8\",\n\t\"vin3_sync\",\n\t\"vin3_field\",\n\t\"vin3_clkenb\",\n\t\"vin3_clk\",\n};\n\nstatic const char * const vin4_groups[] = {\n\t\"vin4_data12\",\n\t\"vin4_data10\",\n\t\"vin4_data8\",\n\t\"vin4_sync\",\n\t\"vin4_field\",\n\t\"vin4_clkenb\",\n\t\"vin4_clk\",\n};\n\nstatic const char * const vin5_groups[] = {\n\t\"vin5_data12\",\n\t\"vin5_data10\",\n\t\"vin5_data8\",\n\t\"vin5_sync\",\n\t\"vin5_field\",\n\t\"vin5_clkenb\",\n\t\"vin5_clk\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(avb),\n\tSH_PFC_FUNCTION(can0),\n\tSH_PFC_FUNCTION(can1),\n\tSH_PFC_FUNCTION(du0),\n\tSH_PFC_FUNCTION(du1),\n\tSH_PFC_FUNCTION(intc),\n\tSH_PFC_FUNCTION(lbsc),\n\tSH_PFC_FUNCTION(msiof0),\n\tSH_PFC_FUNCTION(msiof1),\n\tSH_PFC_FUNCTION(qspi),\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif2),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(sdhi0),\n\tSH_PFC_FUNCTION(vin0),\n\tSH_PFC_FUNCTION(vin1),\n\tSH_PFC_FUNCTION(vin2),\n\tSH_PFC_FUNCTION(vin3),\n\tSH_PFC_FUNCTION(vin4),\n\tSH_PFC_FUNCTION(vin5),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xE6060004, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_0_28_FN, FN_IP1_4,\n\t\tGP_0_27_FN, FN_IP1_3,\n\t\tGP_0_26_FN, FN_IP1_2,\n\t\tGP_0_25_FN, FN_IP1_1,\n\t\tGP_0_24_FN, FN_IP1_0,\n\t\tGP_0_23_FN, FN_IP0_23,\n\t\tGP_0_22_FN, FN_IP0_22,\n\t\tGP_0_21_FN, FN_IP0_21,\n\t\tGP_0_20_FN, FN_IP0_20,\n\t\tGP_0_19_FN, FN_IP0_19,\n\t\tGP_0_18_FN, FN_IP0_18,\n\t\tGP_0_17_FN, FN_IP0_17,\n\t\tGP_0_16_FN, FN_IP0_16,\n\t\tGP_0_15_FN, FN_IP0_15,\n\t\tGP_0_14_FN, FN_IP0_14,\n\t\tGP_0_13_FN, FN_IP0_13,\n\t\tGP_0_12_FN, FN_IP0_12,\n\t\tGP_0_11_FN, FN_IP0_11,\n\t\tGP_0_10_FN, FN_IP0_10,\n\t\tGP_0_9_FN, FN_IP0_9,\n\t\tGP_0_8_FN, FN_IP0_8,\n\t\tGP_0_7_FN, FN_IP0_7,\n\t\tGP_0_6_FN, FN_IP0_6,\n\t\tGP_0_5_FN, FN_IP0_5,\n\t\tGP_0_4_FN, FN_IP0_4,\n\t\tGP_0_3_FN, FN_IP0_3,\n\t\tGP_0_2_FN, FN_IP0_2,\n\t\tGP_0_1_FN, FN_IP0_1,\n\t\tGP_0_0_FN, FN_IP0_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR1\", 0xE6060008, 32,\n\t\t\t     GROUP(-9, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_1_22_FN, FN_DU1_CDE,\n\t\tGP_1_21_FN, FN_DU1_DISP,\n\t\tGP_1_20_FN, FN_DU1_EXODDF_DU1_ODDF_DISP_CDE,\n\t\tGP_1_19_FN, FN_DU1_EXVSYNC_DU1_VSYNC,\n\t\tGP_1_18_FN, FN_DU1_EXHSYNC_DU1_HSYNC,\n\t\tGP_1_17_FN, FN_DU1_DB7_C5,\n\t\tGP_1_16_FN, FN_DU1_DB6_C4,\n\t\tGP_1_15_FN, FN_DU1_DB5_C3_DATA15,\n\t\tGP_1_14_FN, FN_DU1_DB4_C2_DATA14,\n\t\tGP_1_13_FN, FN_DU1_DB3_C1_DATA13,\n\t\tGP_1_12_FN, FN_DU1_DB2_C0_DATA12,\n\t\tGP_1_11_FN, FN_IP1_16,\n\t\tGP_1_10_FN, FN_IP1_15,\n\t\tGP_1_9_FN, FN_IP1_14,\n\t\tGP_1_8_FN, FN_IP1_13,\n\t\tGP_1_7_FN, FN_IP1_12,\n\t\tGP_1_6_FN, FN_IP1_11,\n\t\tGP_1_5_FN, FN_IP1_10,\n\t\tGP_1_4_FN, FN_IP1_9,\n\t\tGP_1_3_FN, FN_IP1_8,\n\t\tGP_1_2_FN, FN_IP1_7,\n\t\tGP_1_1_FN, FN_IP1_6,\n\t\tGP_1_0_FN, FN_IP1_5, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xE606000C, 32, 1, GROUP(\n\t\tGP_2_31_FN, FN_A15,\n\t\tGP_2_30_FN, FN_A14,\n\t\tGP_2_29_FN, FN_A13,\n\t\tGP_2_28_FN, FN_A12,\n\t\tGP_2_27_FN, FN_A11,\n\t\tGP_2_26_FN, FN_A10,\n\t\tGP_2_25_FN, FN_A9,\n\t\tGP_2_24_FN, FN_A8,\n\t\tGP_2_23_FN, FN_A7,\n\t\tGP_2_22_FN, FN_A6,\n\t\tGP_2_21_FN, FN_A5,\n\t\tGP_2_20_FN, FN_A4,\n\t\tGP_2_19_FN, FN_A3,\n\t\tGP_2_18_FN, FN_A2,\n\t\tGP_2_17_FN, FN_A1,\n\t\tGP_2_16_FN, FN_A0,\n\t\tGP_2_15_FN, FN_D15,\n\t\tGP_2_14_FN, FN_D14,\n\t\tGP_2_13_FN, FN_D13,\n\t\tGP_2_12_FN, FN_D12,\n\t\tGP_2_11_FN, FN_D11,\n\t\tGP_2_10_FN, FN_D10,\n\t\tGP_2_9_FN, FN_D9,\n\t\tGP_2_8_FN, FN_D8,\n\t\tGP_2_7_FN, FN_D7,\n\t\tGP_2_6_FN, FN_D6,\n\t\tGP_2_5_FN, FN_D5,\n\t\tGP_2_4_FN, FN_D4,\n\t\tGP_2_3_FN, FN_D3,\n\t\tGP_2_2_FN, FN_D2,\n\t\tGP_2_1_FN, FN_D1,\n\t\tGP_2_0_FN, FN_D0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xE6060010, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_3_27_FN, FN_CS0_N,\n\t\tGP_3_26_FN, FN_IP1_22,\n\t\tGP_3_25_FN, FN_IP1_21,\n\t\tGP_3_24_FN, FN_IP1_20,\n\t\tGP_3_23_FN, FN_IP1_19,\n\t\tGP_3_22_FN, FN_IRQ3,\n\t\tGP_3_21_FN, FN_IRQ2,\n\t\tGP_3_20_FN, FN_IRQ1,\n\t\tGP_3_19_FN, FN_IRQ0,\n\t\tGP_3_18_FN, FN_EX_WAIT0,\n\t\tGP_3_17_FN, FN_WE1_N,\n\t\tGP_3_16_FN, FN_WE0_N,\n\t\tGP_3_15_FN, FN_RD_WR_N,\n\t\tGP_3_14_FN, FN_RD_N,\n\t\tGP_3_13_FN, FN_BS_N,\n\t\tGP_3_12_FN, FN_EX_CS5_N,\n\t\tGP_3_11_FN, FN_EX_CS4_N,\n\t\tGP_3_10_FN, FN_EX_CS3_N,\n\t\tGP_3_9_FN, FN_EX_CS2_N,\n\t\tGP_3_8_FN, FN_EX_CS1_N,\n\t\tGP_3_7_FN, FN_EX_CS0_N,\n\t\tGP_3_6_FN, FN_CS1_N_A26,\n\t\tGP_3_5_FN, FN_IP1_18,\n\t\tGP_3_4_FN, FN_IP1_17,\n\t\tGP_3_3_FN, FN_A19,\n\t\tGP_3_2_FN, FN_A18,\n\t\tGP_3_1_FN, FN_A17,\n\t\tGP_3_0_FN, FN_A16 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR4\", 0xE6060014, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_4_16_FN, FN_VI0_FIELD,\n\t\tGP_4_15_FN, FN_VI0_D11_G3_Y3,\n\t\tGP_4_14_FN, FN_VI0_D10_G2_Y2,\n\t\tGP_4_13_FN, FN_VI0_D9_G1_Y1,\n\t\tGP_4_12_FN, FN_VI0_D8_G0_Y0,\n\t\tGP_4_11_FN, FN_VI0_D7_B7_C7,\n\t\tGP_4_10_FN, FN_VI0_D6_B6_C6,\n\t\tGP_4_9_FN, FN_VI0_D5_B5_C5,\n\t\tGP_4_8_FN, FN_VI0_D4_B4_C4,\n\t\tGP_4_7_FN, FN_VI0_D3_B3_C3,\n\t\tGP_4_6_FN, FN_VI0_D2_B2_C2,\n\t\tGP_4_5_FN, FN_VI0_D1_B1_C1,\n\t\tGP_4_4_FN, FN_VI0_D0_B0_C0,\n\t\tGP_4_3_FN, FN_VI0_VSYNC_N,\n\t\tGP_4_2_FN, FN_VI0_HSYNC_N,\n\t\tGP_4_1_FN, FN_VI0_CLKENB,\n\t\tGP_4_0_FN, FN_VI0_CLK ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR5\", 0xE6060018, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_5_16_FN, FN_VI1_FIELD,\n\t\tGP_5_15_FN, FN_VI1_D11_G3_Y3,\n\t\tGP_5_14_FN, FN_VI1_D10_G2_Y2,\n\t\tGP_5_13_FN, FN_VI1_D9_G1_Y1,\n\t\tGP_5_12_FN, FN_VI1_D8_G0_Y0,\n\t\tGP_5_11_FN, FN_VI1_D7_B7_C7,\n\t\tGP_5_10_FN, FN_VI1_D6_B6_C6,\n\t\tGP_5_9_FN, FN_VI1_D5_B5_C5,\n\t\tGP_5_8_FN, FN_VI1_D4_B4_C4,\n\t\tGP_5_7_FN, FN_VI1_D3_B3_C3,\n\t\tGP_5_6_FN, FN_VI1_D2_B2_C2,\n\t\tGP_5_5_FN, FN_VI1_D1_B1_C1,\n\t\tGP_5_4_FN, FN_VI1_D0_B0_C0,\n\t\tGP_5_3_FN, FN_VI1_VSYNC_N,\n\t\tGP_5_2_FN, FN_VI1_HSYNC_N,\n\t\tGP_5_1_FN, FN_VI1_CLKENB,\n\t\tGP_5_0_FN, FN_VI1_CLK ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR6\", 0xE606001C, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_6_16_FN, FN_IP2_16,\n\t\tGP_6_15_FN, FN_IP2_15,\n\t\tGP_6_14_FN, FN_IP2_14,\n\t\tGP_6_13_FN, FN_IP2_13,\n\t\tGP_6_12_FN, FN_IP2_12,\n\t\tGP_6_11_FN, FN_IP2_11,\n\t\tGP_6_10_FN, FN_IP2_10,\n\t\tGP_6_9_FN, FN_IP2_9,\n\t\tGP_6_8_FN, FN_IP2_8,\n\t\tGP_6_7_FN, FN_IP2_7,\n\t\tGP_6_6_FN, FN_IP2_6,\n\t\tGP_6_5_FN, FN_IP2_5,\n\t\tGP_6_4_FN, FN_IP2_4,\n\t\tGP_6_3_FN, FN_IP2_3,\n\t\tGP_6_2_FN, FN_IP2_2,\n\t\tGP_6_1_FN, FN_IP2_1,\n\t\tGP_6_0_FN, FN_IP2_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR7\", 0xE6060020, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_7_16_FN, FN_VI3_FIELD,\n\t\tGP_7_15_FN, FN_IP3_14,\n\t\tGP_7_14_FN, FN_VI3_D10_Y2,\n\t\tGP_7_13_FN, FN_IP3_13,\n\t\tGP_7_12_FN, FN_IP3_12,\n\t\tGP_7_11_FN, FN_IP3_11,\n\t\tGP_7_10_FN, FN_IP3_10,\n\t\tGP_7_9_FN, FN_IP3_9,\n\t\tGP_7_8_FN, FN_IP3_8,\n\t\tGP_7_7_FN, FN_IP3_7,\n\t\tGP_7_6_FN, FN_IP3_6,\n\t\tGP_7_5_FN, FN_IP3_5,\n\t\tGP_7_4_FN, FN_IP3_4,\n\t\tGP_7_3_FN, FN_IP3_3,\n\t\tGP_7_2_FN, FN_IP3_2,\n\t\tGP_7_1_FN, FN_IP3_1,\n\t\tGP_7_0_FN, FN_IP3_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR8\", 0xE6060024, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_8_16_FN, FN_IP4_24,\n\t\tGP_8_15_FN, FN_IP4_23,\n\t\tGP_8_14_FN, FN_IP4_22,\n\t\tGP_8_13_FN, FN_IP4_21,\n\t\tGP_8_12_FN, FN_IP4_20_19,\n\t\tGP_8_11_FN, FN_IP4_18_17,\n\t\tGP_8_10_FN, FN_IP4_16_15,\n\t\tGP_8_9_FN, FN_IP4_14_13,\n\t\tGP_8_8_FN, FN_IP4_12_11,\n\t\tGP_8_7_FN, FN_IP4_10_9,\n\t\tGP_8_6_FN, FN_IP4_8_7,\n\t\tGP_8_5_FN, FN_IP4_6_5,\n\t\tGP_8_4_FN, FN_IP4_4,\n\t\tGP_8_3_FN, FN_IP4_3_2,\n\t\tGP_8_2_FN, FN_IP4_1,\n\t\tGP_8_1_FN, FN_IP4_0,\n\t\tGP_8_0_FN, FN_VI4_CLK ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR9\", 0xE6060028, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_9_16_FN, FN_VI5_FIELD,\n\t\tGP_9_15_FN, FN_VI5_D11_Y3,\n\t\tGP_9_14_FN, FN_VI5_D10_Y2,\n\t\tGP_9_13_FN, FN_VI5_D9_Y1,\n\t\tGP_9_12_FN, FN_IP5_11,\n\t\tGP_9_11_FN, FN_IP5_10,\n\t\tGP_9_10_FN, FN_IP5_9,\n\t\tGP_9_9_FN, FN_IP5_8,\n\t\tGP_9_8_FN, FN_IP5_7,\n\t\tGP_9_7_FN, FN_IP5_6,\n\t\tGP_9_6_FN, FN_IP5_5,\n\t\tGP_9_5_FN, FN_IP5_4,\n\t\tGP_9_4_FN, FN_IP5_3,\n\t\tGP_9_3_FN, FN_IP5_2,\n\t\tGP_9_2_FN, FN_IP5_1,\n\t\tGP_9_1_FN, FN_IP5_0,\n\t\tGP_9_0_FN, FN_VI5_CLK ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR10\", 0xE606002C, 32, 1, GROUP(\n\t\tGP_10_31_FN, FN_CAN1_RX,\n\t\tGP_10_30_FN, FN_CAN1_TX,\n\t\tGP_10_29_FN, FN_CAN_CLK,\n\t\tGP_10_28_FN, FN_CAN0_RX,\n\t\tGP_10_27_FN, FN_CAN0_TX,\n\t\tGP_10_26_FN, FN_SCIF_CLK,\n\t\tGP_10_25_FN, FN_IP6_18_17,\n\t\tGP_10_24_FN, FN_IP6_16,\n\t\tGP_10_23_FN, FN_IP6_15_14,\n\t\tGP_10_22_FN, FN_IP6_13_12,\n\t\tGP_10_21_FN, FN_IP6_11_10,\n\t\tGP_10_20_FN, FN_IP6_9_8,\n\t\tGP_10_19_FN, FN_RX1,\n\t\tGP_10_18_FN, FN_TX1,\n\t\tGP_10_17_FN, FN_RTS1_N,\n\t\tGP_10_16_FN, FN_CTS1_N,\n\t\tGP_10_15_FN, FN_SCK1,\n\t\tGP_10_14_FN, FN_RX0,\n\t\tGP_10_13_FN, FN_TX0,\n\t\tGP_10_12_FN, FN_RTS0_N,\n\t\tGP_10_11_FN, FN_CTS0_N,\n\t\tGP_10_10_FN, FN_SCK0,\n\t\tGP_10_9_FN, FN_IP6_7,\n\t\tGP_10_8_FN, FN_IP6_6,\n\t\tGP_10_7_FN, FN_HCTS1_N,\n\t\tGP_10_6_FN, FN_IP6_5,\n\t\tGP_10_5_FN, FN_IP6_4,\n\t\tGP_10_4_FN, FN_IP6_3,\n\t\tGP_10_3_FN, FN_IP6_2,\n\t\tGP_10_2_FN, FN_HRTS0_N,\n\t\tGP_10_1_FN, FN_IP6_1,\n\t\tGP_10_0_FN, FN_IP6_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR11\", 0xE6060030, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_11_29_FN, FN_AVS2,\n\t\tGP_11_28_FN, FN_AVS1,\n\t\tGP_11_27_FN, FN_ADICHS2,\n\t\tGP_11_26_FN, FN_ADICHS1,\n\t\tGP_11_25_FN, FN_ADICHS0,\n\t\tGP_11_24_FN, FN_ADIDATA,\n\t\tGP_11_23_FN, FN_ADICS_SAMP,\n\t\tGP_11_22_FN, FN_ADICLK,\n\t\tGP_11_21_FN, FN_IP7_20,\n\t\tGP_11_20_FN, FN_IP7_19,\n\t\tGP_11_19_FN, FN_IP7_18,\n\t\tGP_11_18_FN, FN_IP7_17,\n\t\tGP_11_17_FN, FN_IP7_16,\n\t\tGP_11_16_FN, FN_IP7_15_14,\n\t\tGP_11_15_FN, FN_IP7_13_12,\n\t\tGP_11_14_FN, FN_IP7_11_10,\n\t\tGP_11_13_FN, FN_IP7_9_8,\n\t\tGP_11_12_FN, FN_SD0_WP,\n\t\tGP_11_11_FN, FN_SD0_CD,\n\t\tGP_11_10_FN, FN_SD0_DAT3,\n\t\tGP_11_9_FN, FN_SD0_DAT2,\n\t\tGP_11_8_FN, FN_SD0_DAT1,\n\t\tGP_11_7_FN, FN_SD0_DAT0,\n\t\tGP_11_6_FN, FN_SD0_CMD,\n\t\tGP_11_5_FN, FN_SD0_CLK,\n\t\tGP_11_4_FN, FN_IP7_7,\n\t\tGP_11_3_FN, FN_IP7_6,\n\t\tGP_11_2_FN, FN_IP7_5_4,\n\t\tGP_11_1_FN, FN_IP7_3_2,\n\t\tGP_11_0_FN, FN_IP7_1_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR0\", 0xE6060040, 32,\n\t\t\t     GROUP(-8,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_DU0_DB7_C5, 0,\n\t\t \n\t\tFN_DU0_DB6_C4, 0,\n\t\t \n\t\tFN_DU0_DB5_C3, 0,\n\t\t \n\t\tFN_DU0_DB4_C2, 0,\n\t\t \n\t\tFN_DU0_DB3_C1, 0,\n\t\t \n\t\tFN_DU0_DB2_C0, 0,\n\t\t \n\t\tFN_DU0_DB1, 0,\n\t\t \n\t\tFN_DU0_DB0, 0,\n\t\t \n\t\tFN_DU0_DG7_Y3_DATA15, 0,\n\t\t \n\t\tFN_DU0_DG6_Y2_DATA14, 0,\n\t\t \n\t\tFN_DU0_DG5_Y1_DATA13, 0,\n\t\t \n\t\tFN_DU0_DG4_Y0_DATA12, 0,\n\t\t \n\t\tFN_DU0_DG3_C7_DATA11, 0,\n\t\t \n\t\tFN_DU0_DG2_C6_DATA10, 0,\n\t\t \n\t\tFN_DU0_DG1_DATA9, 0,\n\t\t \n\t\tFN_DU0_DG0_DATA8, 0,\n\t\t \n\t\tFN_DU0_DR7_Y9_DATA7, 0,\n\t\t \n\t\tFN_DU0_DR6_Y8_DATA6, 0,\n\t\t \n\t\tFN_DU0_DR5_Y7_DATA5, 0,\n\t\t \n\t\tFN_DU0_DR4_Y6_DATA4, 0,\n\t\t \n\t\tFN_DU0_DR3_Y5_DATA3, 0,\n\t\t \n\t\tFN_DU0_DR2_Y4_DATA2, 0,\n\t\t \n\t\tFN_DU0_DR1_DATA1, 0,\n\t\t \n\t\tFN_DU0_DR0_DATA0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR1\", 0xE6060044, 32,\n\t\t\t     GROUP(-9, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_A25, FN_SSL,\n\t\t \n\t\tFN_A24, FN_SPCLK,\n\t\t \n\t\tFN_A23, FN_IO3,\n\t\t \n\t\tFN_A22, FN_IO2,\n\t\t \n\t\tFN_A21, FN_MISO_IO1,\n\t\t \n\t\tFN_A20, FN_MOSI_IO0,\n\t\t \n\t\tFN_DU1_DG7_Y3_DATA11, 0,\n\t\t \n\t\tFN_DU1_DG6_Y2_DATA10, 0,\n\t\t \n\t\tFN_DU1_DG5_Y1_DATA9, 0,\n\t\t \n\t\tFN_DU1_DG4_Y0_DATA8, 0,\n\t\t \n\t\tFN_DU1_DG3_C7_DATA7, 0,\n\t\t \n\t\tFN_DU1_DG2_C6_DATA6, 0,\n\t\t \n\t\tFN_DU1_DR7_DATA5, 0,\n\t\t \n\t\tFN_DU1_DR6_DATA4, 0,\n\t\t \n\t\tFN_DU1_DR5_Y7_DATA3, 0,\n\t\t \n\t\tFN_DU1_DR4_Y6_DATA2, 0,\n\t\t \n\t\tFN_DU1_DR3_Y5_DATA1, 0,\n\t\t \n\t\tFN_DU1_DR2_Y4_DATA0, 0,\n\t\t \n\t\tFN_DU0_CDE, 0,\n\t\t \n\t\tFN_DU0_DISP, 0,\n\t\t \n\t\tFN_DU0_EXODDF_DU0_ODDF_DISP_CDE, 0,\n\t\t \n\t\tFN_DU0_EXVSYNC_DU0_VSYNC, 0,\n\t\t \n\t\tFN_DU0_EXHSYNC_DU0_HSYNC, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR2\", 0xE6060048, 32,\n\t\t\t     GROUP(-15, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_VI2_FIELD, FN_AVB_TXD2,\n\t\t \n\t\tFN_VI2_D11_Y3, FN_AVB_TXD1,\n\t\t \n\t\tFN_VI2_D10_Y2, FN_AVB_TXD0,\n\t\t \n\t\tFN_VI2_D9_Y1, FN_AVB_TX_EN,\n\t\t \n\t\tFN_VI2_D8_Y0, FN_AVB_TXD3,\n\t\t \n\t\tFN_VI2_D7_C7, FN_AVB_COL,\n\t\t \n\t\tFN_VI2_D6_C6, FN_AVB_RX_ER,\n\t\t \n\t\tFN_VI2_D5_C5, FN_AVB_RXD7,\n\t\t \n\t\tFN_VI2_D4_C4, FN_AVB_RXD6,\n\t\t \n\t\tFN_VI2_D3_C3, FN_AVB_RXD5,\n\t\t \n\t\tFN_VI2_D2_C2, FN_AVB_RXD4,\n\t\t \n\t\tFN_VI2_D1_C1, FN_AVB_RXD3,\n\t\t \n\t\tFN_VI2_D0_C0, FN_AVB_RXD2,\n\t\t \n\t\tFN_VI2_VSYNC_N, FN_AVB_RXD1,\n\t\t \n\t\tFN_VI2_HSYNC_N, FN_AVB_RXD0,\n\t\t \n\t\tFN_VI2_CLKENB, FN_AVB_RX_DV,\n\t\t \n\t\tFN_VI2_CLK, FN_AVB_RX_CLK ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR3\", 0xE606004C, 32,\n\t\t\t     GROUP(-17, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_VI3_D11_Y3, FN_AVB_AVTP_MATCH,\n\t\t \n\t\tFN_VI3_D9_Y1, FN_AVB_GTXREFCLK,\n\t\t \n\t\tFN_VI3_D8_Y0, FN_AVB_CRS,\n\t\t \n\t\tFN_VI3_D7_C7, FN_AVB_PHY_INT,\n\t\t \n\t\tFN_VI3_D6_C6, FN_AVB_MAGIC,\n\t\t \n\t\tFN_VI3_D5_C5, FN_AVB_LINK,\n\t\t \n\t\tFN_VI3_D4_C4, FN_AVB_MDIO,\n\t\t \n\t\tFN_VI3_D3_C3, FN_AVB_MDC,\n\t\t \n\t\tFN_VI3_D2_C2, FN_AVB_GTX_CLK,\n\t\t \n\t\tFN_VI3_D1_C1, FN_AVB_TX_ER,\n\t\t \n\t\tFN_VI3_D0_C0, FN_AVB_TXD7,\n\t\t \n\t\tFN_VI3_VSYNC_N, FN_AVB_TXD6,\n\t\t \n\t\tFN_VI3_HSYNC_N, FN_AVB_TXD5,\n\t\t \n\t\tFN_VI3_CLKENB, FN_AVB_TXD4,\n\t\t \n\t\tFN_VI3_CLK, FN_AVB_TX_CLK ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR4\", 0xE6060050, 32,\n\t\t\t     GROUP(-7, 1, 1, 1, 1, 2, 2, 2,\n\t\t\t\t   2, 2, 2, 2, 2, 1, 2, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_VI4_FIELD, FN_VI3_D15_Y7,\n\t\t \n\t\tFN_VI4_D11_Y3, FN_VI3_D14_Y6,\n\t\t \n\t\tFN_VI4_D10_Y2, FN_VI3_D13_Y5,\n\t\t \n\t\tFN_VI4_D9_Y1, FN_VI3_D12_Y4,\n\t\t \n\t\tFN_VI4_D8_Y0, FN_VI0_D23_R7, FN_VI2_D15_Y7, 0,\n\t\t \n\t\tFN_VI4_D7_C7, FN_VI0_D22_R6, FN_VI2_D14_Y6, 0,\n\t\t \n\t\tFN_VI4_D6_C6, FN_VI0_D21_R5, FN_VI2_D13_Y5, 0,\n\t\t \n\t\tFN_VI4_D5_C5, FN_VI0_D20_R4, FN_VI2_D12_Y4, 0,\n\t\t \n\t\tFN_VI4_D4_C4, FN_VI0_D19_R3, FN_VI1_D15_G7_Y7, 0,\n\t\t \n\t\tFN_VI4_D3_C3, FN_VI0_D18_R2, FN_VI1_D14_G6_Y6, 0,\n\t\t \n\t\tFN_VI4_D2_C2, 0, FN_VI0_D17_R1, FN_VI1_D13_G5_Y5,\n\t\t \n\t\tFN_VI4_D1_C1, FN_VI0_D16_R0, FN_VI1_D12_G4_Y4, 0,\n\t\t \n\t\tFN_VI4_D0_C0, FN_VI0_D15_G7_Y7,\n\t\t \n\t\tFN_VI4_VSYNC_N, FN_VI0_D14_G6_Y6, 0, 0,\n\t\t \n\t\tFN_VI4_HSYNC_N, FN_VI0_D13_G5_Y5,\n\t\t \n\t\tFN_VI4_CLKENB, FN_VI0_D12_G4_Y4 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR5\", 0xE6060054, 32,\n\t\t\t     GROUP(-20, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_VI5_D8_Y0, FN_VI1_D23_R7,\n\t\t \n\t\tFN_VI5_D7_C7, FN_VI1_D22_R6,\n\t\t \n\t\tFN_VI5_D6_C6, FN_VI1_D21_R5,\n\t\t \n\t\tFN_VI5_D5_C5, FN_VI1_D20_R4,\n\t\t \n\t\tFN_VI5_D4_C4, FN_VI1_D19_R3,\n\t\t \n\t\tFN_VI5_D3_C3, FN_VI1_D18_R2,\n\t\t \n\t\tFN_VI5_D2_C2, FN_VI1_D17_R1,\n\t\t \n\t\tFN_VI5_D1_C1, FN_VI1_D16_R0,\n\t\t \n\t\tFN_VI5_D0_C0, FN_VI1_D15_G7_Y7_B,\n\t\t \n\t\tFN_VI5_VSYNC_N, FN_VI1_D14_G6_Y6_B,\n\t\t \n\t\tFN_VI5_HSYNC_N, FN_VI1_D13_G5_Y5_B,\n\t\t \n\t\tFN_VI5_CLKENB, FN_VI1_D12_G4_Y4_B ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR6\", 0xE6060058, 32,\n\t\t\t     GROUP(-13, 2, 1, 2, 2, 2, 2,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_DREQ1_N, FN_RX3, 0, 0,\n\t\t \n\t\tFN_TX3, 0,\n\t\t \n\t\tFN_DACK1, FN_SCK3, 0, 0,\n\t\t \n\t\tFN_DREQ0_N, FN_RX2, 0, 0,\n\t\t \n\t\tFN_DACK0, FN_TX2, 0, 0,\n\t\t \n\t\tFN_DRACK0, FN_SCK2, 0, 0,\n\t\t \n\t\tFN_MSIOF1_RXD, FN_HRX1,\n\t\t \n\t\tFN_MSIOF1_TXD, FN_HTX1,\n\t\t \n\t\tFN_MSIOF1_SYNC, FN_HRTS1_N,\n\t\t \n\t\tFN_MSIOF1_SCK, FN_HSCK1,\n\t\t \n\t\tFN_MSIOF0_RXD, FN_HRX0,\n\t\t \n\t\tFN_MSIOF0_TXD, FN_HTX0,\n\t\t \n\t\tFN_MSIOF0_SYNC, FN_HCTS0_N,\n\t\t \n\t\tFN_MSIOF0_SCK, FN_HSCK0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR7\", 0xE606005C, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1,\n\t\t\t\t   2, 2, 2, 2,\n\t\t\t\t   1, 1, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_AUDIO_CLKB, 0,\n\t\t \n\t\tFN_AUDIO_CLKA, 0,\n\t\t \n\t\tFN_AUDIO_CLKOUT, 0,\n\t\t \n\t\tFN_SSI_SDATA4, 0,\n\t\t \n\t\tFN_SSI_WS4, 0,\n\t\t \n\t\tFN_SSI_SCK4, FN_TPU0TO3, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA3, FN_TPU0TO2, 0, 0,\n\t\t \n\t\tFN_SSI_WS34, FN_TPU0TO1, 0, 0,\n\t\t \n\t\tFN_SSI_SCK34, FN_TPU0TO0, 0, 0,\n\t\t \n\t\tFN_PWM4, 0,\n\t\t \n\t\tFN_PWM3, 0,\n\t\t \n\t\tFN_PWM2, FN_TCLK3, FN_FSO_TOE, 0,\n\t\t \n\t\tFN_PWM1, FN_TCLK2, FN_FSO_CFE_1, 0,\n\t\t \n\t\tFN_PWM0, FN_TCLK1, FN_FSO_CFE_0, 0 ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUPR0\", 0xe6060100, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(0, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(0, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(0, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(0, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(0, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(0, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(0, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(0, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(0, 9),\t \n\t\t[10] = RCAR_GP_PIN(0, 10),\t \n\t\t[11] = RCAR_GP_PIN(0, 11),\t \n\t\t[12] = RCAR_GP_PIN(0, 12),\t \n\t\t[13] = RCAR_GP_PIN(0, 13),\t \n\t\t[14] = RCAR_GP_PIN(0, 14),\t \n\t\t[15] = RCAR_GP_PIN(0, 15),\t \n\t\t[16] = RCAR_GP_PIN(0, 16),\t \n\t\t[17] = RCAR_GP_PIN(0, 17),\t \n\t\t[18] = RCAR_GP_PIN(0, 18),\t \n\t\t[19] = RCAR_GP_PIN(0, 19),\t \n\t\t[20] = RCAR_GP_PIN(0, 20),\t \n\t\t[21] = RCAR_GP_PIN(0, 21),\t \n\t\t[22] = RCAR_GP_PIN(0, 22),\t \n\t\t[23] = RCAR_GP_PIN(0, 23),\t \n\t\t[24] = RCAR_GP_PIN(0, 24),\t \n\t\t[25] = RCAR_GP_PIN(0, 25),\t \n\t\t[26] = RCAR_GP_PIN(0, 26),\t \n\t\t[27] = RCAR_GP_PIN(0, 27),\t \n\t\t[28] = RCAR_GP_PIN(0, 28),\t \n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR1\", 0xe6060104, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(1, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(1, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(1, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(1, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(1, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(1, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(1, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(1, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(1, 9),\t \n\t\t[10] = RCAR_GP_PIN(1, 10),\t \n\t\t[11] = RCAR_GP_PIN(1, 11),\t \n\t\t[12] = RCAR_GP_PIN(1, 12),\t \n\t\t[13] = RCAR_GP_PIN(1, 13),\t \n\t\t[14] = RCAR_GP_PIN(1, 14),\t \n\t\t[15] = RCAR_GP_PIN(1, 15),\t \n\t\t[16] = RCAR_GP_PIN(1, 16),\t \n\t\t[17] = RCAR_GP_PIN(1, 17),\t \n\t\t[18] = RCAR_GP_PIN(1, 18),\t \n\t\t[19] = RCAR_GP_PIN(1, 19),\t \n\t\t[20] = RCAR_GP_PIN(1, 20),\t \n\t\t[21] = RCAR_GP_PIN(1, 21),\t \n\t\t[22] = RCAR_GP_PIN(1, 22),\t \n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR2\", 0xe6060108, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(2, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(2, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(2, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(2, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(2, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(2, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(2, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(2, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(2, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(2, 9),\t \n\t\t[10] = RCAR_GP_PIN(2, 10),\t \n\t\t[11] = RCAR_GP_PIN(2, 11),\t \n\t\t[12] = RCAR_GP_PIN(2, 12),\t \n\t\t[13] = RCAR_GP_PIN(2, 13),\t \n\t\t[14] = RCAR_GP_PIN(2, 14),\t \n\t\t[15] = RCAR_GP_PIN(2, 15),\t \n\t\t[16] = RCAR_GP_PIN(2, 16),\t \n\t\t[17] = RCAR_GP_PIN(2, 17),\t \n\t\t[18] = RCAR_GP_PIN(2, 18),\t \n\t\t[19] = RCAR_GP_PIN(2, 19),\t \n\t\t[20] = RCAR_GP_PIN(2, 20),\t \n\t\t[21] = RCAR_GP_PIN(2, 21),\t \n\t\t[22] = RCAR_GP_PIN(2, 22),\t \n\t\t[23] = RCAR_GP_PIN(2, 23),\t \n\t\t[24] = RCAR_GP_PIN(2, 24),\t \n\t\t[25] = RCAR_GP_PIN(2, 25),\t \n\t\t[26] = RCAR_GP_PIN(2, 26),\t \n\t\t[27] = RCAR_GP_PIN(2, 27),\t \n\t\t[28] = RCAR_GP_PIN(2, 28),\t \n\t\t[29] = RCAR_GP_PIN(2, 29),\t \n\t\t[30] = RCAR_GP_PIN(2, 30),\t \n\t\t[31] = RCAR_GP_PIN(2, 31),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR3\", 0xe606010c, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(3, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(3, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(3, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(3, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(3, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(3, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(3, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(3, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(3, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(3, 9),\t \n\t\t[10] = RCAR_GP_PIN(3, 10),\t \n\t\t[11] = RCAR_GP_PIN(3, 11),\t \n\t\t[12] = RCAR_GP_PIN(3, 12),\t \n\t\t[13] = RCAR_GP_PIN(3, 13),\t \n\t\t[14] = RCAR_GP_PIN(3, 14),\t \n\t\t[15] = RCAR_GP_PIN(3, 15),\t \n\t\t[16] = RCAR_GP_PIN(3, 16),\t \n\t\t[17] = RCAR_GP_PIN(3, 17),\t \n\t\t[18] = RCAR_GP_PIN(3, 18),\t \n\t\t[19] = RCAR_GP_PIN(3, 19),\t \n\t\t[20] = RCAR_GP_PIN(3, 20),\t \n\t\t[21] = RCAR_GP_PIN(3, 21),\t \n\t\t[22] = RCAR_GP_PIN(3, 22),\t \n\t\t[23] = RCAR_GP_PIN(3, 23),\t \n\t\t[24] = RCAR_GP_PIN(3, 24),\t \n\t\t[25] = RCAR_GP_PIN(3, 25),\t \n\t\t[26] = RCAR_GP_PIN(3, 26),\t \n\t\t[27] = RCAR_GP_PIN(3, 27),\t \n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR4\", 0xe6060110, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(4, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(4, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(4, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(4, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(4, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(4, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(4, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(4, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(4, 9),\t \n\t\t[10] = RCAR_GP_PIN(4, 10),\t \n\t\t[11] = RCAR_GP_PIN(4, 11),\t \n\t\t[12] = RCAR_GP_PIN(4, 12),\t \n\t\t[13] = RCAR_GP_PIN(4, 13),\t \n\t\t[14] = RCAR_GP_PIN(4, 14),\t \n\t\t[15] = RCAR_GP_PIN(4, 15),\t \n\t\t[16] = RCAR_GP_PIN(4, 16),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR5\", 0xe6060114, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(5, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(5, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(5, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(5, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(5, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(5, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(5, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(5, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(5, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(5, 9),\t \n\t\t[10] = RCAR_GP_PIN(5, 10),\t \n\t\t[11] = RCAR_GP_PIN(5, 11),\t \n\t\t[12] = RCAR_GP_PIN(5, 12),\t \n\t\t[13] = RCAR_GP_PIN(5, 13),\t \n\t\t[14] = RCAR_GP_PIN(5, 14),\t \n\t\t[15] = RCAR_GP_PIN(5, 15),\t \n\t\t[16] = RCAR_GP_PIN(5, 16),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR6\", 0xe6060118, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(6, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(6, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(6, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(6, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(6, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(6, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(6, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(6, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(6, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(6, 9),\t \n\t\t[10] = RCAR_GP_PIN(6, 10),\t \n\t\t[11] = RCAR_GP_PIN(6, 11),\t \n\t\t[12] = RCAR_GP_PIN(6, 12),\t \n\t\t[13] = RCAR_GP_PIN(6, 13),\t \n\t\t[14] = RCAR_GP_PIN(6, 14),\t \n\t\t[15] = RCAR_GP_PIN(6, 15),\t \n\t\t[16] = RCAR_GP_PIN(6, 16),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR7\", 0xe606011c, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(7, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(7, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(7, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(7, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(7, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(7, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(7, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(7, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(7, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(7, 9),\t \n\t\t[10] = RCAR_GP_PIN(7, 10),\t \n\t\t[11] = RCAR_GP_PIN(7, 11),\t \n\t\t[12] = RCAR_GP_PIN(7, 12),\t \n\t\t[13] = RCAR_GP_PIN(7, 13),\t \n\t\t[14] = RCAR_GP_PIN(7, 14),\t \n\t\t[15] = RCAR_GP_PIN(7, 15),\t \n\t\t[16] = RCAR_GP_PIN(7, 16),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR8\", 0xe6060120, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(8, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(8, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(8, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(8, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(8, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(8, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(8, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(8, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(8, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(8, 9),\t \n\t\t[10] = RCAR_GP_PIN(8, 10),\t \n\t\t[11] = RCAR_GP_PIN(8, 11),\t \n\t\t[12] = RCAR_GP_PIN(8, 12),\t \n\t\t[13] = RCAR_GP_PIN(8, 13),\t \n\t\t[14] = RCAR_GP_PIN(8, 14),\t \n\t\t[15] = RCAR_GP_PIN(8, 15),\t \n\t\t[16] = RCAR_GP_PIN(8, 16),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR9\", 0xe6060124, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(9, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(9, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(9, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(9, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(9, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(9, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(9, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(9, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(9, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(9, 9),\t \n\t\t[10] = RCAR_GP_PIN(9, 10),\t \n\t\t[11] = RCAR_GP_PIN(9, 11),\t \n\t\t[12] = RCAR_GP_PIN(9, 12),\t \n\t\t[13] = RCAR_GP_PIN(9, 13),\t \n\t\t[14] = RCAR_GP_PIN(9, 14),\t \n\t\t[15] = RCAR_GP_PIN(9, 15),\t \n\t\t[16] = RCAR_GP_PIN(9, 16),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR10\", 0xe6060128, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(10, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(10, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(10, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(10, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(10, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(10, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(10, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(10, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(10, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(10, 9),\t \n\t\t[10] = RCAR_GP_PIN(10, 10),\t \n\t\t[11] = RCAR_GP_PIN(10, 11),\t \n\t\t[12] = RCAR_GP_PIN(10, 12),\t \n\t\t[13] = RCAR_GP_PIN(10, 13),\t \n\t\t[14] = RCAR_GP_PIN(10, 14),\t \n\t\t[15] = RCAR_GP_PIN(10, 15),\t \n\t\t[16] = RCAR_GP_PIN(10, 16),\t \n\t\t[17] = RCAR_GP_PIN(10, 17),\t \n\t\t[18] = RCAR_GP_PIN(10, 18),\t \n\t\t[19] = RCAR_GP_PIN(10, 19),\t \n\t\t[20] = RCAR_GP_PIN(10, 20),\t \n\t\t[21] = RCAR_GP_PIN(10, 21),\t \n\t\t[22] = RCAR_GP_PIN(10, 22),\t \n\t\t[23] = RCAR_GP_PIN(10, 23),\t \n\t\t[24] = RCAR_GP_PIN(10, 24),\t \n\t\t[25] = RCAR_GP_PIN(10, 25),\t \n\t\t[26] = RCAR_GP_PIN(10, 26),\t \n\t\t[27] = RCAR_GP_PIN(10, 27),\t \n\t\t[28] = RCAR_GP_PIN(10, 28),\t \n\t\t[29] = RCAR_GP_PIN(10, 29),\t \n\t\t[30] = RCAR_GP_PIN(10, 30),\t \n\t\t[31] = RCAR_GP_PIN(10, 31),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR11\", 0xe606012c, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(11, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(11, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(11, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(11, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(11, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(11, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(11, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(11, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(11, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(11, 9),\t \n\t\t[10] = RCAR_GP_PIN(11, 10),\t \n\t\t[11] = RCAR_GP_PIN(11, 11),\t \n\t\t[12] = RCAR_GP_PIN(11, 12),\t \n\t\t[13] = RCAR_GP_PIN(11, 13),\t \n\t\t[14] = RCAR_GP_PIN(11, 14),\t \n\t\t[15] = RCAR_GP_PIN(11, 15),\t \n\t\t[16] = RCAR_GP_PIN(11, 16),\t \n\t\t[17] = RCAR_GP_PIN(11, 17),\t \n\t\t[18] = RCAR_GP_PIN(11, 18),\t \n\t\t[19] = RCAR_GP_PIN(11, 19),\t \n\t\t[20] = RCAR_GP_PIN(11, 20),\t \n\t\t[21] = RCAR_GP_PIN(11, 21),\t \n\t\t[22] = RCAR_GP_PIN(11, 22),\t \n\t\t[23] = RCAR_GP_PIN(11, 23),\t \n\t\t[24] = RCAR_GP_PIN(11, 24),\t \n\t\t[25] = RCAR_GP_PIN(11, 25),\t \n\t\t[26] = RCAR_GP_PIN(11, 26),\t \n\t\t[27] = RCAR_GP_PIN(11, 27),\t \n\t\t[28] = RCAR_GP_PIN(11, 28),\t \n\t\t[29] = RCAR_GP_PIN(11, 29),\t \n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR12\", 0xe6060130, \"N/A\", 0) {\n\t\t \n\t\t[ 0] = PIN_DU0_DOTCLKIN,\t \n\t\t[ 1] = PIN_DU0_DOTCLKOUT,\t \n\t\t[ 2] = PIN_DU1_DOTCLKIN,\t \n\t\t[ 3] = PIN_DU1_DOTCLKOUT,\t \n\t\t[ 4] = PIN_TRST_N,\t\t \n\t\t[ 5] = PIN_TCK,\t\t\t \n\t\t[ 6] = PIN_TMS,\t\t\t \n\t\t[ 7] = PIN_TDI,\t\t\t \n\t\t[ 8] = SH_PFC_PIN_NONE,\n\t\t[ 9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"N/A\", 0, \"PUPR12\", 0xe6060130) {\n\t\t \n\t\t[ 0] = SH_PFC_PIN_NONE,\n\t\t[ 1] = SH_PFC_PIN_NONE,\n\t\t[ 2] = SH_PFC_PIN_NONE,\n\t\t[ 3] = SH_PFC_PIN_NONE,\n\t\t[ 4] = SH_PFC_PIN_NONE,\n\t\t[ 5] = SH_PFC_PIN_NONE,\n\t\t[ 6] = SH_PFC_PIN_NONE,\n\t\t[ 7] = SH_PFC_PIN_NONE,\n\t\t[ 8] = PIN_EDBGREQ,\t\t \n\t\t[ 9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a7792_pfc_ops = {\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\nconst struct sh_pfc_soc_info r8a7792_pinmux_info = {\n\t.name = \"r8a77920_pfc\",\n\t.ops = &r8a7792_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}