<profile>

<section name = "Vitis HLS Report for 'repack'" level="0">
<item name = "Date">Fri Jan  9 19:34:47 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">hls_pfb</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.819 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 10.260 us, 10.260 us, 1026, 1026, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- repack_loop">1024, 1024, 2, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_6_fu_93_p2">+, 0, 0, 11, 11, 1</column>
<column name="ap_condition_116">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln89_fu_87_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 1, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 11, 22</column>
<column name="ch0_out_blk_n">9, 2, 1, 2</column>
<column name="ch1_out_blk_n">9, 2, 1, 2</column>
<column name="ch2_out_blk_n">9, 2, 1, 2</column>
<column name="ch3_out_blk_n">9, 2, 1, 2</column>
<column name="i_fu_44">9, 2, 11, 22</column>
<column name="stream_fft_to_write_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_44">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, repack, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, repack, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, repack, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, repack, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, repack, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, repack, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, repack, return value</column>
<column name="ch0_out_dout">in, 32, ap_fifo, ch0_out, pointer</column>
<column name="ch0_out_num_data_valid">in, 3, ap_fifo, ch0_out, pointer</column>
<column name="ch0_out_fifo_cap">in, 3, ap_fifo, ch0_out, pointer</column>
<column name="ch0_out_empty_n">in, 1, ap_fifo, ch0_out, pointer</column>
<column name="ch0_out_read">out, 1, ap_fifo, ch0_out, pointer</column>
<column name="ch1_out_dout">in, 32, ap_fifo, ch1_out, pointer</column>
<column name="ch1_out_num_data_valid">in, 3, ap_fifo, ch1_out, pointer</column>
<column name="ch1_out_fifo_cap">in, 3, ap_fifo, ch1_out, pointer</column>
<column name="ch1_out_empty_n">in, 1, ap_fifo, ch1_out, pointer</column>
<column name="ch1_out_read">out, 1, ap_fifo, ch1_out, pointer</column>
<column name="ch2_out_dout">in, 32, ap_fifo, ch2_out, pointer</column>
<column name="ch2_out_num_data_valid">in, 3, ap_fifo, ch2_out, pointer</column>
<column name="ch2_out_fifo_cap">in, 3, ap_fifo, ch2_out, pointer</column>
<column name="ch2_out_empty_n">in, 1, ap_fifo, ch2_out, pointer</column>
<column name="ch2_out_read">out, 1, ap_fifo, ch2_out, pointer</column>
<column name="ch3_out_dout">in, 32, ap_fifo, ch3_out, pointer</column>
<column name="ch3_out_num_data_valid">in, 3, ap_fifo, ch3_out, pointer</column>
<column name="ch3_out_fifo_cap">in, 3, ap_fifo, ch3_out, pointer</column>
<column name="ch3_out_empty_n">in, 1, ap_fifo, ch3_out, pointer</column>
<column name="ch3_out_read">out, 1, ap_fifo, ch3_out, pointer</column>
<column name="stream_fft_to_write_din">out, 128, ap_fifo, stream_fft_to_write, pointer</column>
<column name="stream_fft_to_write_num_data_valid">in, 13, ap_fifo, stream_fft_to_write, pointer</column>
<column name="stream_fft_to_write_fifo_cap">in, 13, ap_fifo, stream_fft_to_write, pointer</column>
<column name="stream_fft_to_write_full_n">in, 1, ap_fifo, stream_fft_to_write, pointer</column>
<column name="stream_fft_to_write_write">out, 1, ap_fifo, stream_fft_to_write, pointer</column>
</table>
</item>
</section>
</profile>
