// Seed: 2715502648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd47
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  not primCall (id_5, id_2);
  output wire id_1;
  initial if (-1'b0) $signed(90);
  ;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5
  );
  assign id_2[id_3] = id_3;
  logic [~ "" : id_3] id_6;
  ;
endmodule
