{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764615578409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764615578413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  1 19:59:38 2025 " "Processing started: Mon Dec  1 19:59:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764615578413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764615578413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StrobeOnPCBDe1Soc -c StrobeOnPCBDe1Soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off StrobeOnPCBDe1Soc -c StrobeOnPCBDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764615578413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764615578641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung09/grppackages/pkgglobal/src/global-p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung09/grppackages/pkgglobal/src/global-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Global " "Found design unit 1: Global" {  } { { "../../../grpPackages/pkgGlobal/src/Global-p.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung09/grpPackages/pkgGlobal/src/Global-p.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764615583632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Global-body " "Found design unit 2: Global-body" {  } { { "../../../grpPackages/pkgGlobal/src/Global-p.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung09/grpPackages/pkgGlobal/src/Global-p.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764615583632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764615583632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung09/prj_strobe/uintstrobegen/src/strobegen-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung09/prj_strobe/uintstrobegen/src/strobegen-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StrobeGen-RTL " "Found design unit 1: StrobeGen-RTL" {  } { { "../../uintStrobeGen/src/StrobeGen-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uintStrobeGen/src/StrobeGen-Rtl-a.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764615583633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764615583633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung09/prj_strobe/uintstrobegen/src/strobegen-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung09/prj_strobe/uintstrobegen/src/strobegen-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 StrobeGen " "Found entity 1: StrobeGen" {  } { { "../../uintStrobeGen/src/StrobeGen-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uintStrobeGen/src/StrobeGen-e.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764615583635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764615583635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung09/prj_strobe/uinstrobegenonpcbde1soc/hdl/strobeonpcbde1soc-struct-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung09/prj_strobe/uinstrobegenonpcbde1soc/hdl/strobeonpcbde1soc-struct-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StrobeOnPCBDe1Soc-Struct " "Found design unit 1: StrobeOnPCBDe1Soc-Struct" {  } { { "../hdl/StrobeOnPCBDe1Soc-Struct-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uinStrobeGenOnPCBDe1Soc/hdl/StrobeOnPCBDe1Soc-Struct-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764615583636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764615583636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung09/prj_strobe/uinstrobegenonpcbde1soc/hdl/strobeonpcbde1soc-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung09/prj_strobe/uinstrobegenonpcbde1soc/hdl/strobeonpcbde1soc-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 StrobeOnPCBDe1Soc " "Found entity 1: StrobeOnPCBDe1Soc" {  } { { "../hdl/StrobeOnPCBDe1Soc-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uinStrobeGenOnPCBDe1Soc/hdl/StrobeOnPCBDe1Soc-e.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764615583637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764615583637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StrobeOnPCBDe1Soc " "Elaborating entity \"StrobeOnPCBDe1Soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764615583653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "StrobeGen StrobeGen:EntityStrobeGen A:rtl " "Elaborating entity \"StrobeGen\" using architecture \"A:rtl\" for hierarchy \"StrobeGen:EntityStrobeGen\"" {  } { { "../hdl/StrobeOnPCBDe1Soc-Struct-a.vhd" "EntityStrobeGen" { Text "C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uinStrobeGenOnPCBDe1Soc/hdl/StrobeOnPCBDe1Soc-Struct-a.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764615583654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764615583948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764615584118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764615584118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764615584139 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764615584139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764615584139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764615584139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764615584148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  1 19:59:44 2025 " "Processing ended: Mon Dec  1 19:59:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764615584148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764615584148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764615584148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764615584148 ""}
