This is the final project of my RTL university lesson representing a fully complete and functional Central Processing Unit of RISC V architecture. 
