/*
  set_resistance for design uart_top
  Format: for resistance: set_resistance <res in Kohm> <netName>
  Resistance Scale Factor: 1.000000
*/
auto_link_disable = true
set_resistance 0.593 "rtx/FE_OFN0_n_20"
set_resistance 1.193 "clk"
set_resistance 0.848 "rst"
set_resistance 0.168 "rx"
set_resistance 0.191 "newd"
set_resistance 0.090 "dintx[7]"
set_resistance 0.082 "dintx[6]"
set_resistance 0.043 "dintx[5]"
set_resistance 0.038 "dintx[4]"
set_resistance 0.032 "dintx[3]"
set_resistance 0.053 "dintx[2]"
set_resistance 0.092 "dintx[1]"
set_resistance 0.111 "dintx[0]"
set_resistance 0.123 "tx"
set_resistance 0.120 "donetx"
set_resistance 0.181 "donerx"
set_resistance 0.079 "doutrx[7]"
set_resistance 0.116 "doutrx[6]"
set_resistance 0.096 "doutrx[5]"
set_resistance 0.069 "doutrx[4]"
set_resistance 0.052 "doutrx[3]"
set_resistance 0.076 "doutrx[2]"
set_resistance 0.098 "doutrx[1]"
set_resistance 0.105 "doutrx[0]"
set_resistance 0.071 "rtx/count[31]"
set_resistance 0.046 "rtx/count[30]"
set_resistance 0.065 "rtx/count[29]"
set_resistance 0.080 "rtx/count[28]"
set_resistance 0.075 "rtx/count[27]"
set_resistance 0.086 "rtx/count[26]"
set_resistance 0.045 "rtx/count[25]"
set_resistance 0.049 "rtx/count[24]"
set_resistance 0.065 "rtx/count[23]"
set_resistance 0.059 "rtx/count[22]"
set_resistance 0.045 "rtx/count[21]"
set_resistance 0.040 "rtx/count[20]"
set_resistance 0.069 "rtx/count[19]"
set_resistance 0.058 "rtx/count[18]"
set_resistance 0.059 "rtx/count[17]"
set_resistance 0.036 "rtx/count[16]"
set_resistance 0.056 "rtx/count[15]"
set_resistance 0.059 "rtx/count[14]"
set_resistance 0.049 "rtx/count[13]"
set_resistance 0.050 "rtx/count[12]"
set_resistance 0.058 "rtx/count[11]"
set_resistance 0.067 "rtx/count[10]"
set_resistance 0.048 "rtx/count[9]"
set_resistance 0.059 "rtx/count[8]"
set_resistance 0.057 "rtx/count[7]"
set_resistance 0.067 "rtx/count[6]"
set_resistance 0.070 "rtx/count[5]"
set_resistance 0.030 "rtx/count[4]"
set_resistance 0.052 "rtx/count[3]"
set_resistance 0.057 "rtx/count[2]"
set_resistance 0.017 "rtx/count[1]"
set_resistance 0.043 "rtx/count[0]"
set_resistance 0.050 "rtx/counts[31]"
set_resistance 0.045 "rtx/counts[30]"
set_resistance 0.039 "rtx/counts[29]"
set_resistance 0.028 "rtx/counts[28]"
set_resistance 0.025 "rtx/counts[27]"
set_resistance 0.034 "rtx/counts[26]"
set_resistance 0.022 "rtx/counts[25]"
set_resistance 0.046 "rtx/counts[24]"
set_resistance 0.047 "rtx/counts[23]"
set_resistance 0.038 "rtx/counts[22]"
set_resistance 0.039 "rtx/counts[21]"
set_resistance 0.047 "rtx/counts[20]"
set_resistance 0.028 "rtx/counts[19]"
set_resistance 0.034 "rtx/counts[18]"
set_resistance 0.035 "rtx/counts[17]"
set_resistance 0.046 "rtx/counts[16]"
set_resistance 0.053 "rtx/counts[15]"
set_resistance 0.053 "rtx/counts[14]"
set_resistance 0.037 "rtx/counts[13]"
set_resistance 0.023 "rtx/counts[12]"
set_resistance 0.030 "rtx/counts[11]"
set_resistance 0.039 "rtx/counts[10]"
set_resistance 0.048 "rtx/counts[9]"
set_resistance 0.037 "rtx/counts[8]"
set_resistance 0.043 "rtx/counts[7]"
set_resistance 0.030 "rtx/counts[6]"
set_resistance 0.036 "rtx/counts[5]"
set_resistance 0.047 "rtx/counts[4]"
set_resistance 0.046 "rtx/counts[3]"
set_resistance 0.014 "rtx/counts[2]"
set_resistance 0.016 "rtx/counts[1]"
set_resistance 0.032 "rtx/counts[0]"
set_resistance 0.036 "rtx/state[0]"
set_resistance 0.022 "rtx/inc_add_153_24_n_317"
set_resistance 0.030 "rtx/inc_add_153_24_n_318"
set_resistance 0.044 "rtx/inc_add_153_24_n_320"
set_resistance 0.038 "rtx/inc_add_153_24_n_323"
set_resistance 0.039 "rtx/inc_add_153_24_n_328"
set_resistance 0.025 "rtx/inc_add_153_24_n_330"
set_resistance 0.038 "rtx/inc_add_153_24_n_332"
set_resistance 0.046 "rtx/inc_add_153_24_n_335"
set_resistance 0.032 "rtx/inc_add_153_24_n_338"
set_resistance 0.022 "rtx/inc_add_153_24_n_343"
set_resistance 0.041 "rtx/inc_add_153_24_n_345"
set_resistance 0.032 "rtx/inc_add_153_24_n_347"
set_resistance 0.048 "rtx/inc_add_153_24_n_349"
set_resistance 0.038 "rtx/inc_add_153_24_n_355"
set_resistance 0.041 "rtx/inc_add_153_24_n_357"
set_resistance 0.032 "rtx/inc_add_153_24_n_360"
set_resistance 0.014 "rtx/inc_add_153_24_n_362"
set_resistance 0.003 "rtx/inc_add_153_24_n_363"
set_resistance 0.028 "rtx/inc_add_153_24_n_367"
set_resistance 0.030 "rtx/inc_add_153_24_n_369"
set_resistance 0.014 "rtx/inc_add_153_24_n_372"
set_resistance 0.039 "rtx/inc_add_153_24_n_373"
set_resistance 0.039 "rtx/inc_add_153_24_n_376"
set_resistance 0.015 "rtx/inc_add_153_24_n_378"
set_resistance 0.037 "rtx/inc_add_153_24_n_379"
set_resistance 0.028 "rtx/inc_add_153_24_n_381"
set_resistance 0.074 "rtx/inc_add_153_24_n_382"
set_resistance 0.017 "rtx/inc_add_153_24_n_383"
set_resistance 0.029 "rtx/inc_add_153_24_n_387"
set_resistance 0.002 "rtx/inc_add_153_24_n_388"
set_resistance 0.017 "rtx/inc_add_153_24_n_392"
set_resistance 0.004 "rtx/inc_add_153_24_n_395"
set_resistance 0.030 "rtx/inc_add_153_24_n_400"
set_resistance 0.026 "rtx/inc_add_153_24_n_402"
set_resistance 0.041 "rtx/inc_add_153_24_n_405"
set_resistance 0.046 "rtx/inc_add_153_24_n_408"
set_resistance 0.002 "rtx/inc_add_153_24_n_409"
set_resistance 0.054 "rtx/inc_add_153_24_n_410"
set_resistance 0.040 "rtx/inc_add_153_24_n_412"
set_resistance 0.016 "rtx/inc_add_153_24_n_415"
set_resistance 0.024 "rtx/inc_add_153_24_n_416"
set_resistance 0.014 "rtx/inc_add_153_24_n_419"
set_resistance 0.017 "rtx/inc_add_153_24_n_429"
set_resistance 0.013 "rtx/inc_add_153_24_n_437"
set_resistance 0.043 "rtx/inc_add_153_24_n_445"
set_resistance 0.037 "rtx/inc_add_190_23_n_223"
set_resistance 0.044 "rtx/inc_add_190_23_n_226"
set_resistance 0.014 "rtx/inc_add_190_23_n_229"
set_resistance 0.027 "rtx/inc_add_190_23_n_231"
set_resistance 0.014 "rtx/inc_add_190_23_n_233"
set_resistance 0.019 "rtx/inc_add_190_23_n_235"
set_resistance 0.015 "rtx/inc_add_190_23_n_237"
set_resistance 0.028 "rtx/inc_add_190_23_n_239"
set_resistance 0.016 "rtx/inc_add_190_23_n_241"
set_resistance 0.031 "rtx/inc_add_190_23_n_243"
set_resistance 0.015 "rtx/inc_add_190_23_n_245"
set_resistance 0.016 "rtx/inc_add_190_23_n_247"
set_resistance 0.030 "rtx/inc_add_190_23_n_249"
set_resistance 0.013 "rtx/inc_add_190_23_n_251"
set_resistance 0.015 "rtx/inc_add_190_23_n_253"
set_resistance 0.017 "rtx/inc_add_190_23_n_255"
set_resistance 0.014 "rtx/inc_add_190_23_n_257"
set_resistance 0.016 "rtx/inc_add_190_23_n_259"
set_resistance 0.035 "rtx/inc_add_190_23_n_261"
set_resistance 0.017 "rtx/inc_add_190_23_n_263"
set_resistance 0.032 "rtx/inc_add_190_23_n_265"
set_resistance 0.030 "rtx/inc_add_190_23_n_267"
set_resistance 0.027 "rtx/inc_add_190_23_n_269"
set_resistance 0.014 "rtx/inc_add_190_23_n_271"
set_resistance 0.014 "rtx/inc_add_190_23_n_273"
set_resistance 0.027 "rtx/inc_add_190_23_n_275"
set_resistance 0.033 "rtx/inc_add_190_23_n_277"
set_resistance 0.013 "rtx/inc_add_190_23_n_279"
set_resistance 0.017 "rtx/inc_add_190_23_n_281"
set_resistance 0.034 "rtx/inc_add_190_23_n_283"
set_resistance 0.015 "rtx/n_0"
set_resistance 0.017 "rtx/n_1"
set_resistance 0.027 "rtx/n_2"
set_resistance 0.018 "rtx/n_3"
set_resistance 0.016 "rtx/n_4"
set_resistance 0.032 "rtx/n_5"
set_resistance 0.004 "rtx/n_6"
set_resistance 0.015 "rtx/n_7"
set_resistance 0.040 "rtx/n_8"
set_resistance 0.030 "rtx/n_9"
set_resistance 0.021 "rtx/n_10"
set_resistance 0.018 "rtx/n_11"
set_resistance 0.016 "rtx/n_12"
set_resistance 0.017 "rtx/n_13"
set_resistance 0.004 "rtx/n_14"
set_resistance 0.020 "rtx/n_15"
set_resistance 0.018 "rtx/n_16"
set_resistance 0.016 "rtx/n_18"
set_resistance 0.025 "rtx/n_19"
set_resistance 0.015 "rtx/n_20"
set_resistance 0.014 "rtx/n_21"
set_resistance 0.014 "rtx/n_22"
set_resistance 0.014 "rtx/n_23"
set_resistance 0.017 "rtx/n_26"
set_resistance 0.017 "rtx/n_27"
set_resistance 0.014 "rtx/n_28"
set_resistance 0.018 "rtx/n_29"
set_resistance 0.018 "rtx/n_31"
set_resistance 0.014 "rtx/n_32"
set_resistance 0.014 "rtx/n_33"
set_resistance 0.028 "rtx/n_35"
set_resistance 0.016 "rtx/n_36"
set_resistance 0.014 "rtx/n_37"
set_resistance 0.028 "rtx/n_39"
set_resistance 0.014 "rtx/n_40"
set_resistance 0.016 "rtx/n_41"
set_resistance 0.018 "rtx/n_43"
set_resistance 0.028 "rtx/n_44"
set_resistance 0.016 "rtx/n_47"
set_resistance 0.028 "rtx/n_48"
set_resistance 0.013 "rtx/n_49"
set_resistance 0.015 "rtx/n_50"
set_resistance 0.015 "rtx/n_51"
set_resistance 0.016 "rtx/n_52"
set_resistance 0.021 "rtx/n_53"
set_resistance 0.014 "rtx/n_54"
set_resistance 0.015 "rtx/n_55"
set_resistance 0.022 "rtx/n_56"
set_resistance 0.034 "rtx/n_57"
set_resistance 0.015 "rtx/n_58"
set_resistance 0.049 "rtx/n_59"
set_resistance 0.017 "rtx/n_60"
set_resistance 0.623 "rtx/n_61"
set_resistance 0.196 "rtx/n_62"
set_resistance 0.015 "rtx/n_63"
set_resistance 0.029 "rtx/n_64"
set_resistance 0.028 "rtx/n_66"
set_resistance 0.015 "rtx/n_67"
set_resistance 0.015 "rtx/n_68"
set_resistance 0.028 "rtx/n_69"
set_resistance 0.015 "rtx/n_70"
set_resistance 0.014 "rtx/n_71"
set_resistance 0.014 "rtx/n_72"
set_resistance 0.014 "rtx/n_73"
set_resistance 0.014 "rtx/n_74"
set_resistance 0.014 "rtx/n_75"
set_resistance 0.016 "rtx/n_76"
set_resistance 0.014 "rtx/n_77"
set_resistance 0.015 "rtx/n_78"
set_resistance 0.015 "rtx/n_79"
set_resistance 0.014 "rtx/n_80"
set_resistance 0.014 "rtx/n_81"
set_resistance 0.014 "rtx/n_82"
set_resistance 0.013 "rtx/n_83"
set_resistance 0.014 "rtx/n_84"
set_resistance 0.018 "rtx/n_85"
set_resistance 0.018 "rtx/n_86"
set_resistance 0.013 "rtx/n_87"
set_resistance 0.014 "rtx/n_88"
set_resistance 0.015 "rtx/n_89"
set_resistance 0.013 "rtx/n_90"
set_resistance 0.015 "rtx/n_91"
set_resistance 0.015 "rtx/n_92"
set_resistance 0.015 "rtx/n_93"
set_resistance 0.029 "rtx/n_94"
set_resistance 0.017 "rtx/n_95"
set_resistance 0.014 "rtx/n_96"
set_resistance 0.027 "rtx/n_97"
set_resistance 0.026 "rtx/n_98"
set_resistance 0.015 "rtx/n_99"
set_resistance 0.014 "rtx/n_100"
set_resistance 0.027 "rtx/n_101"
set_resistance 0.013 "rtx/n_102"
set_resistance 0.028 "rtx/n_103"
set_resistance 0.030 "rtx/n_104"
set_resistance 0.026 "rtx/n_105"
set_resistance 0.016 "rtx/n_106"
set_resistance 0.030 "rtx/n_107"
set_resistance 0.014 "rtx/n_108"
set_resistance 0.026 "rtx/n_109"
set_resistance 0.025 "rtx/n_110"
set_resistance 0.026 "rtx/n_111"
set_resistance 0.026 "rtx/n_112"
set_resistance 0.015 "rtx/n_113"
set_resistance 0.018 "rtx/n_114"
set_resistance 0.015 "rtx/n_115"
set_resistance 0.028 "rtx/n_116"
set_resistance 0.016 "rtx/n_117"
set_resistance 0.027 "rtx/n_118"
set_resistance 0.015 "rtx/n_119"
set_resistance 0.027 "rtx/n_120"
set_resistance 0.027 "rtx/n_121"
set_resistance 0.014 "rtx/n_122"
set_resistance 0.018 "rtx/n_123"
set_resistance 0.018 "rtx/n_124"
set_resistance 0.015 "rtx/n_125"
set_resistance 0.014 "rtx/n_126"
set_resistance 0.014 "rtx/n_127"
set_resistance 0.015 "rtx/n_128"
set_resistance 0.016 "rtx/n_129"
set_resistance 0.015 "rtx/n_130"
set_resistance 0.014 "rtx/n_131"
set_resistance 0.028 "rtx/n_132"
set_resistance 0.013 "rtx/n_133"
set_resistance 0.014 "rtx/n_135"
set_resistance 0.014 "rtx/n_137"
set_resistance 0.015 "rtx/n_138"
set_resistance 0.015 "rtx/n_139"
set_resistance 0.027 "rtx/n_141"
set_resistance 0.016 "rtx/n_143"
set_resistance 0.015 "rtx/n_144"
set_resistance 0.014 "rtx/n_145"
set_resistance 0.015 "rtx/n_147"
set_resistance 0.029 "rtx/n_148"
set_resistance 0.003 "rtx/n_149"
set_resistance 0.028 "rtx/n_151"
set_resistance 0.015 "rtx/n_152"
set_resistance 0.015 "rtx/n_153"
set_resistance 0.029 "rtx/n_155"
set_resistance 0.016 "rtx/n_156"
set_resistance 0.027 "rtx/n_157"
set_resistance 0.016 "rtx/n_159"
set_resistance 0.026 "rtx/n_160"
set_resistance 0.028 "rtx/n_161"
set_resistance 0.014 "rtx/n_163"
set_resistance 0.014 "rtx/n_164"
set_resistance 0.014 "rtx/n_165"
set_resistance 0.028 "rtx/n_167"
set_resistance 0.014 "rtx/n_170"
set_resistance 0.029 "rtx/n_171"
set_resistance 0.014 "rtx/n_172"
set_resistance 0.014 "rtx/n_173"
set_resistance 0.016 "rtx/n_174"
set_resistance 0.016 "rtx/n_175"
set_resistance 0.015 "rtx/n_176"
set_resistance 0.015 "rtx/n_177"
set_resistance 0.014 "rtx/n_178"
set_resistance 0.015 "rtx/n_179"
set_resistance 0.645 "rtx/uclk"
set_resistance 0.032 "utx/count[31]"
set_resistance 0.038 "utx/count[30]"
set_resistance 0.048 "utx/count[29]"
set_resistance 0.047 "utx/count[28]"
set_resistance 0.075 "utx/count[27]"
set_resistance 0.070 "utx/count[26]"
set_resistance 0.038 "utx/count[25]"
set_resistance 0.030 "utx/count[24]"
set_resistance 0.033 "utx/count[23]"
set_resistance 0.080 "utx/count[22]"
set_resistance 0.075 "utx/count[21]"
set_resistance 0.022 "utx/count[20]"
set_resistance 0.057 "utx/count[19]"
set_resistance 0.046 "utx/count[18]"
set_resistance 0.047 "utx/count[17]"
set_resistance 0.053 "utx/count[16]"
set_resistance 0.060 "utx/count[15]"
set_resistance 0.056 "utx/count[14]"
set_resistance 0.068 "utx/count[13]"
set_resistance 0.063 "utx/count[12]"
set_resistance 0.059 "utx/count[11]"
set_resistance 0.052 "utx/count[10]"
set_resistance 0.042 "utx/count[9]"
set_resistance 0.048 "utx/count[8]"
set_resistance 0.061 "utx/count[7]"
set_resistance 0.074 "utx/count[6]"
set_resistance 0.047 "utx/count[5]"
set_resistance 0.030 "utx/count[4]"
set_resistance 0.039 "utx/count[3]"
set_resistance 0.070 "utx/count[2]"
set_resistance 0.027 "utx/count[1]"
set_resistance 0.037 "utx/count[0]"
set_resistance 0.039 "utx/counts[31]"
set_resistance 0.060 "utx/counts[30]"
set_resistance 0.051 "utx/counts[29]"
set_resistance 0.045 "utx/counts[28]"
set_resistance 0.053 "utx/counts[27]"
set_resistance 0.051 "utx/counts[26]"
set_resistance 0.047 "utx/counts[25]"
set_resistance 0.060 "utx/counts[24]"
set_resistance 0.048 "utx/counts[23]"
set_resistance 0.051 "utx/counts[22]"
set_resistance 0.055 "utx/counts[21]"
set_resistance 0.051 "utx/counts[20]"
set_resistance 0.040 "utx/counts[19]"
set_resistance 0.059 "utx/counts[18]"
set_resistance 0.049 "utx/counts[17]"
set_resistance 0.046 "utx/counts[16]"
set_resistance 0.045 "utx/counts[15]"
set_resistance 0.061 "utx/counts[14]"
set_resistance 0.044 "utx/counts[13]"
set_resistance 0.040 "utx/counts[12]"
set_resistance 0.047 "utx/counts[11]"
set_resistance 0.040 "utx/counts[10]"
set_resistance 0.051 "utx/counts[9]"
set_resistance 0.054 "utx/counts[8]"
set_resistance 0.055 "utx/counts[7]"
set_resistance 0.069 "utx/counts[6]"
set_resistance 0.065 "utx/counts[5]"
set_resistance 0.070 "utx/counts[4]"
set_resistance 0.061 "utx/counts[3]"
set_resistance 0.071 "utx/counts[2]"
set_resistance 0.076 "utx/counts[1]"
set_resistance 0.049 "utx/counts[0]"
set_resistance 0.034 "utx/din[7]"
set_resistance 0.040 "utx/din[6]"
set_resistance 0.056 "utx/din[5]"
set_resistance 0.035 "utx/din[4]"
set_resistance 0.044 "utx/din[3]"
set_resistance 0.029 "utx/din[2]"
set_resistance 0.045 "utx/din[1]"
set_resistance 0.032 "utx/din[0]"
set_resistance 0.058 "utx/state[1]"
set_resistance 0.029 "utx/inc_add_54_24_n_317"
set_resistance 0.016 "utx/inc_add_54_24_n_318"
set_resistance 0.045 "utx/inc_add_54_24_n_320"
set_resistance 0.029 "utx/inc_add_54_24_n_323"
set_resistance 0.042 "utx/inc_add_54_24_n_328"
set_resistance 0.024 "utx/inc_add_54_24_n_330"
set_resistance 0.034 "utx/inc_add_54_24_n_332"
set_resistance 0.037 "utx/inc_add_54_24_n_335"
set_resistance 0.031 "utx/inc_add_54_24_n_338"
set_resistance 0.042 "utx/inc_add_54_24_n_343"
set_resistance 0.042 "utx/inc_add_54_24_n_345"
set_resistance 0.053 "utx/inc_add_54_24_n_347"
set_resistance 0.032 "utx/inc_add_54_24_n_349"
set_resistance 0.036 "utx/inc_add_54_24_n_355"
set_resistance 0.052 "utx/inc_add_54_24_n_357"
set_resistance 0.013 "utx/inc_add_54_24_n_360"
set_resistance 0.017 "utx/inc_add_54_24_n_362"
set_resistance 0.016 "utx/inc_add_54_24_n_363"
set_resistance 0.016 "utx/inc_add_54_24_n_367"
set_resistance 0.015 "utx/inc_add_54_24_n_369"
set_resistance 0.016 "utx/inc_add_54_24_n_372"
set_resistance 0.045 "utx/inc_add_54_24_n_373"
set_resistance 0.024 "utx/inc_add_54_24_n_376"
set_resistance 0.014 "utx/inc_add_54_24_n_378"
set_resistance 0.035 "utx/inc_add_54_24_n_379"
set_resistance 0.014 "utx/inc_add_54_24_n_381"
set_resistance 0.038 "utx/inc_add_54_24_n_382"
set_resistance 0.026 "utx/inc_add_54_24_n_383"
set_resistance 0.045 "utx/inc_add_54_24_n_387"
set_resistance 0.014 "utx/inc_add_54_24_n_388"
set_resistance 0.004 "utx/inc_add_54_24_n_392"
set_resistance 0.031 "utx/inc_add_54_24_n_395"
set_resistance 0.027 "utx/inc_add_54_24_n_400"
set_resistance 0.027 "utx/inc_add_54_24_n_402"
set_resistance 0.053 "utx/inc_add_54_24_n_405"
set_resistance 0.026 "utx/inc_add_54_24_n_408"
set_resistance 0.015 "utx/inc_add_54_24_n_409"
set_resistance 0.054 "utx/inc_add_54_24_n_410"
set_resistance 0.047 "utx/inc_add_54_24_n_412"
set_resistance 0.013 "utx/inc_add_54_24_n_415"
set_resistance 0.040 "utx/inc_add_54_24_n_416"
set_resistance 0.016 "utx/inc_add_54_24_n_419"
set_resistance 0.013 "utx/inc_add_54_24_n_429"
set_resistance 0.030 "utx/inc_add_54_24_n_437"
set_resistance 0.052 "utx/inc_add_54_24_n_445"
set_resistance 0.022 "utx/inc_add_95_29_n_223"
set_resistance 0.038 "utx/inc_add_95_29_n_226"
set_resistance 0.014 "utx/inc_add_95_29_n_229"
set_resistance 0.014 "utx/inc_add_95_29_n_231"
set_resistance 0.028 "utx/inc_add_95_29_n_233"
set_resistance 0.014 "utx/inc_add_95_29_n_235"
set_resistance 0.018 "utx/inc_add_95_29_n_237"
set_resistance 0.030 "utx/inc_add_95_29_n_239"
set_resistance 0.016 "utx/inc_add_95_29_n_241"
set_resistance 0.017 "utx/inc_add_95_29_n_243"
set_resistance 0.029 "utx/inc_add_95_29_n_245"
set_resistance 0.013 "utx/inc_add_95_29_n_247"
set_resistance 0.015 "utx/inc_add_95_29_n_249"
set_resistance 0.018 "utx/inc_add_95_29_n_251"
set_resistance 0.034 "utx/inc_add_95_29_n_253"
set_resistance 0.014 "utx/inc_add_95_29_n_255"
set_resistance 0.014 "utx/inc_add_95_29_n_257"
set_resistance 0.017 "utx/inc_add_95_29_n_259"
set_resistance 0.013 "utx/inc_add_95_29_n_261"
set_resistance 0.017 "utx/inc_add_95_29_n_263"
set_resistance 0.028 "utx/inc_add_95_29_n_265"
set_resistance 0.021 "utx/inc_add_95_29_n_267"
set_resistance 0.013 "utx/inc_add_95_29_n_269"
set_resistance 0.022 "utx/inc_add_95_29_n_271"
set_resistance 0.020 "utx/inc_add_95_29_n_273"
set_resistance 0.015 "utx/inc_add_95_29_n_275"
set_resistance 0.013 "utx/inc_add_95_29_n_277"
set_resistance 0.017 "utx/inc_add_95_29_n_279"
set_resistance 0.019 "utx/inc_add_95_29_n_281"
set_resistance 0.034 "utx/inc_add_95_29_n_283"
set_resistance 0.026 "utx/n_0"
set_resistance 0.014 "utx/n_1"
set_resistance 0.028 "utx/n_2"
set_resistance 0.016 "utx/n_3"
set_resistance 0.015 "utx/n_5"
set_resistance 0.059 "utx/n_6"
set_resistance 0.015 "utx/n_7"
set_resistance 0.206 "utx/n_8"
set_resistance 0.015 "utx/n_9"
set_resistance 0.029 "utx/n_10"
set_resistance 0.028 "utx/n_11"
set_resistance 0.036 "utx/n_12"
set_resistance 0.034 "utx/n_13"
set_resistance 0.032 "utx/n_14"
set_resistance 0.016 "utx/n_15"
set_resistance 0.014 "utx/n_16"
set_resistance 0.016 "utx/n_17"
set_resistance 0.014 "utx/n_18"
set_resistance 0.014 "utx/n_19"
set_resistance 0.015 "utx/n_20"
set_resistance 0.020 "utx/n_21"
set_resistance 0.016 "utx/n_22"
set_resistance 0.014 "utx/n_23"
set_resistance 0.053 "utx/n_24"
set_resistance 0.033 "utx/n_25"
set_resistance 0.028 "utx/n_26"
set_resistance 0.015 "utx/n_27"
set_resistance 0.018 "utx/n_28"
set_resistance 0.025 "utx/n_29"
set_resistance 0.020 "utx/n_30"
set_resistance 0.019 "utx/n_31"
set_resistance 0.021 "utx/n_32"
set_resistance 0.002 "utx/n_33"
set_resistance 0.032 "utx/n_34"
set_resistance 0.016 "utx/n_35"
set_resistance 0.523 "utx/n_36"
set_resistance 0.013 "utx/n_38"
set_resistance 0.016 "utx/n_39"
set_resistance 0.017 "utx/n_40"
set_resistance 0.017 "utx/n_41"
set_resistance 0.016 "utx/n_42"
set_resistance 0.015 "utx/n_43"
set_resistance 0.029 "utx/n_46"
set_resistance 0.013 "utx/n_47"
set_resistance 0.014 "utx/n_48"
set_resistance 0.013 "utx/n_50"
set_resistance 0.028 "utx/n_51"
set_resistance 0.014 "utx/n_52"
set_resistance 0.014 "utx/n_54"
set_resistance 0.017 "utx/n_56"
set_resistance 0.015 "utx/n_58"
set_resistance 0.013 "utx/n_59"
set_resistance 0.015 "utx/n_60"
set_resistance 0.015 "utx/n_62"
set_resistance 0.015 "utx/n_63"
set_resistance 0.016 "utx/n_64"
set_resistance 0.029 "utx/n_66"
set_resistance 0.014 "utx/n_67"
set_resistance 0.014 "utx/n_68"
set_resistance 0.018 "utx/n_69"
set_resistance 0.015 "utx/n_70"
set_resistance 0.014 "utx/n_71"
set_resistance 0.035 "utx/n_72"
set_resistance 0.027 "utx/n_73"
set_resistance 0.038 "utx/n_74"
set_resistance 0.031 "utx/n_75"
set_resistance 0.036 "utx/n_76"
set_resistance 0.601 "utx/n_78"
set_resistance 0.042 "utx/n_79"
set_resistance 0.014 "utx/n_80"
set_resistance 0.018 "utx/n_81"
set_resistance 0.014 "utx/n_82"
set_resistance 0.032 "utx/n_83"
set_resistance 0.013 "utx/n_84"
set_resistance 0.014 "utx/n_85"
set_resistance 0.014 "utx/n_86"
set_resistance 0.013 "utx/n_87"
set_resistance 0.015 "utx/n_88"
set_resistance 0.015 "utx/n_89"
set_resistance 0.017 "utx/n_90"
set_resistance 0.014 "utx/n_91"
set_resistance 0.014 "utx/n_92"
set_resistance 0.014 "utx/n_93"
set_resistance 0.015 "utx/n_94"
set_resistance 0.013 "utx/n_95"
set_resistance 0.015 "utx/n_96"
set_resistance 0.015 "utx/n_97"
set_resistance 0.017 "utx/n_98"
set_resistance 0.015 "utx/n_99"
set_resistance 0.014 "utx/n_100"
set_resistance 0.018 "utx/n_101"
set_resistance 0.014 "utx/n_102"
set_resistance 0.017 "utx/n_103"
set_resistance 0.014 "utx/n_104"
set_resistance 0.017 "utx/n_105"
set_resistance 0.016 "utx/n_106"
set_resistance 0.014 "utx/n_107"
set_resistance 0.027 "utx/n_108"
set_resistance 0.013 "utx/n_109"
set_resistance 0.031 "utx/n_110"
set_resistance 0.015 "utx/n_111"
set_resistance 0.015 "utx/n_113"
set_resistance 0.028 "utx/n_114"
set_resistance 0.028 "utx/n_115"
set_resistance 0.028 "utx/n_116"
set_resistance 0.016 "utx/n_117"
set_resistance 0.015 "utx/n_118"
set_resistance 0.014 "utx/n_119"
set_resistance 0.014 "utx/n_120"
set_resistance 0.032 "utx/n_121"
set_resistance 0.014 "utx/n_122"
set_resistance 0.013 "utx/n_123"
set_resistance 0.028 "utx/n_124"
set_resistance 0.027 "utx/n_125"
set_resistance 0.014 "utx/n_126"
set_resistance 0.026 "utx/n_127"
set_resistance 0.027 "utx/n_128"
set_resistance 0.018 "utx/n_129"
set_resistance 0.028 "utx/n_130"
set_resistance 0.014 "utx/n_131"
set_resistance 0.028 "utx/n_132"
set_resistance 0.016 "utx/n_133"
set_resistance 0.032 "utx/n_134"
set_resistance 0.013 "utx/n_135"
set_resistance 0.014 "utx/n_136"
set_resistance 0.026 "utx/n_137"
set_resistance 0.029 "utx/n_138"
set_resistance 0.015 "utx/n_139"
set_resistance 0.027 "utx/n_140"
set_resistance 0.014 "utx/n_141"
set_resistance 0.030 "utx/n_142"
set_resistance 0.015 "utx/n_143"
set_resistance 0.015 "utx/n_154"
set_resistance 0.015 "utx/n_155"
set_resistance 0.017 "utx/n_156"
set_resistance 0.016 "utx/n_158"
set_resistance 0.028 "utx/n_160"
set_resistance 0.026 "utx/n_161"
set_resistance 0.027 "utx/n_162"
set_resistance 0.028 "utx/n_164"
set_resistance 0.028 "utx/n_165"
set_resistance 0.014 "utx/n_166"
set_resistance 0.027 "utx/n_168"
set_resistance 0.027 "utx/n_169"
set_resistance 0.015 "utx/n_170"
set_resistance 0.026 "utx/n_172"
set_resistance 0.027 "utx/n_173"
set_resistance 0.013 "utx/n_174"
set_resistance 0.013 "utx/n_176"
set_resistance 0.028 "utx/n_177"
set_resistance 0.016 "utx/n_178"
set_resistance 0.013 "utx/n_180"
set_resistance 0.027 "utx/n_181"
set_resistance 0.015 "utx/n_182"
set_resistance 0.027 "utx/n_184"
set_resistance 0.016 "utx/n_187"
set_resistance 0.018 "utx/n_188"
set_resistance 0.079 "utx/n_189"
set_resistance 0.014 "utx/n_190"
set_resistance 0.014 "utx/n_191"
set_resistance 0.027 "utx/n_192"
set_resistance 0.014 "utx/n_193"
set_resistance 0.018 "utx/n_194"
set_resistance 0.017 "utx/n_195"
set_resistance 0.015 "utx/n_196"
set_resistance 0.017 "utx/n_197"
set_resistance 0.732 "utx/uclk"


auto_link_disable = false
