/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 22 17:16:04 2010
 *                 MD5 Checksum         e645cb91be669b614b9400e5da71f4fa
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_MDI_FCB_0_H__
#define BCHP_MDI_FCB_0_H__

/***************************************************************************
 *MDI_FCB_0 - Motion Compensated Deinterlacer 0 Field Control Block Registers
 ***************************************************************************/
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0 0x00796400 /* Field State FIFO Status 0 */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1 0x00796404 /* Field State FIFO Status 1 */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS 0x0079640c /* Inverse Telecine Statistics Store Status */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER 0x00796410 /* Inverse Telecine Phase 0 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER 0x00796414 /* Inverse Telecine Phase 1 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER 0x00796418 /* Inverse Telecine Phase 2 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER 0x0079641c /* Inverse Telecine Phase 3 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER 0x00796420 /* Inverse Telecine Phase 4 Correlation Counter */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0        0x00796424 /* Inverse Telecine Histogram Bin 0 */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1        0x00796428 /* Inverse Telecine Histogram Bin 1 */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2        0x0079642c /* Inverse Telecine Histogram Bin 2 */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3        0x00796430 /* Inverse Telecine Histogram Bin 3 */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4        0x00796434 /* Inverse Telecine Histogram Bin 4 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0 0x00796438 /* Inverse Telecine Frame Unexpected Motion 0 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1 0x0079643c /* Inverse Telecine Frame Unexpected Motion 1 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2 0x00796440 /* Inverse Telecine Frame Unexpected Motion 2 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3 0x00796444 /* Inverse Telecine Frame Unexpected Motion 3 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4 0x00796448 /* Inverse Telecine Frame Unexpected Motion 4 */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER 0x0079644c /* Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER 0x00796450 /* Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
#define BCHP_MDI_FCB_0_PCC_ACCUM_FWD             0x00796454 /* FWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_PCC_ACCUM_BWD             0x00796458 /* BWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VD           0x0079645c /* Top/Bottom Field Vertically Moving Down Count */
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VU           0x00796460 /* Top/Bottom Field Vertically Moving Up Count */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0              0x00796464 /* Repeate Field Polarity-Change Count 0 */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1              0x00796468 /* Repeate Field Polarity-Change Count 1 */
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT    0x0079646c /* Inverse Telecine 2:2 Phase Detection Counter */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR         0x00796470 /* Current FWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR         0x00796474 /* Current BWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE         0x00796478 /* Previous FWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD            0x0079647c /* fFWD Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD             0x00796480 /* FWD Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD             0x00796484 /* BWD Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG             0x00796488 /* AVG Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG            0x0079648c /* fAVG Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0     0x00796490 /* MC Path Decision Control Set 0 */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1     0x00796494 /* MC Path Decision Control Set 1 */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0 0x00796498 /* Current Field Control Set 0 */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1 0x0079649c /* Current Field Control Set 1 */
#define BCHP_MDI_FCB_0_SCRATCH_0                 0x007964a4 /* Scratch register 0 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0 0x007964a8 /* Inverse Telecine Field Phase Calculation Control Set 0 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1 0x007964ac /* Inverse Telecine Field Phase Calculation Control Set 1 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2 0x007964b0 /* Inverse Telecine Field Phase Calculation Control Set 2 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3 0x007964b4 /* Inverse Telecine Field Phase Calculation Control Set 3 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4 0x007964b8 /* Inverse Telecine Field Phase Calculation Control Set 4 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5 0x007964bc /* Inverse Telecine Field Phase Calculation Control Set 5 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6 0x007964c0 /* Inverse Telecine Field Phase Calculation Control Set 6 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7 0x007964c4 /* Inverse Telecine Field Phase Calculation Control Set 7 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8 0x007964c8 /* Inverse Telecine Field Phase Calculation Control Set 8 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9 0x007964cc /* Inverse Telecine Field Phase Calculation Control Set 9 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10 0x007964d0 /* Inverse Telecine Field Phase Calculation Control Set 10 */
#define BCHP_MDI_FCB_0_BWV_CONTROL_0             0x007964d4 /* Bad Weave Control Set 0 */
#define BCHP_MDI_FCB_0_BWV_CONTROL_1             0x007964d8 /* Bad Weave Control Set 1 */
#define BCHP_MDI_FCB_0_BWV_CONTROL_2             0x007964dc /* Bad Weave Control Set 2 */
#define BCHP_MDI_FCB_0_BWV_CONTROL_3             0x007964e0 /* Bad Weave Control Set 3 */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL         0x007964e4 /* Inverse Telecine Output Control */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0            0x007964e8 /* Operation Mode Set 0 */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1            0x007964ec /* Operation Mode Set 1 */

/***************************************************************************
 *FIELD_STATE_FIFO_STATUS_0 - Field State FIFO Status 0
 ***************************************************************************/
/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved0_MASK    0xf0000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved0_SHIFT   28

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: H0 [27:27] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H0_MASK           0x08000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H0_SHIFT          27

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS0 [26:26] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS0_MASK          0x04000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS0_SHIFT         26

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FL0 [25:25] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FL0_MASK          0x02000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FL0_SHIFT         25

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FT0 [24:24] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT0_MASK          0x01000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT0_SHIFT         24

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved1 [23:23] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved1_MASK    0x00800000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved1_SHIFT   23

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FCT0 [22:20] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT0_MASK         0x00700000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT0_SHIFT        20

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved2 [19:18] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved2_MASK    0x000c0000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved2_SHIFT   18

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FIELD_STORE0 [17:16] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_MASK 0x00030000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_SHIFT 16

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved3 [15:12] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved3_MASK    0x0000f000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved3_SHIFT   12

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: H1 [11:11] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H1_MASK           0x00000800
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H1_SHIFT          11

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS1 [10:10] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS1_MASK          0x00000400
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS1_SHIFT         10

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved4 [09:09] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved4_MASK    0x00000200
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved4_SHIFT   9

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FT1 [08:08] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT1_MASK          0x00000100
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT1_SHIFT         8

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved5 [07:07] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved5_MASK    0x00000080
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved5_SHIFT   7

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FCT1 [06:04] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT1_MASK         0x00000070
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT1_SHIFT        4

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved6 [03:02] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved6_MASK    0x0000000c
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved6_SHIFT   2

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FIELD_STORE1 [01:00] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_MASK 0x00000003
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_SHIFT 0

/***************************************************************************
 *FIELD_STATE_FIFO_STATUS_1 - Field State FIFO Status 1
 ***************************************************************************/
/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved0 [31:27] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved0_MASK    0xf8000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved0_SHIFT   27

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FS2 [26:26] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS2_MASK          0x04000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS2_SHIFT         26

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved1 [25:25] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved1_MASK    0x02000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved1_SHIFT   25

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FT2 [24:24] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FT2_MASK          0x01000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FT2_SHIFT         24

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved2 [23:23] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved2_MASK    0x00800000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved2_SHIFT   23

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FCT2 [22:20] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FCT2_MASK         0x00700000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FCT2_SHIFT        20

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved3 [19:18] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved3_MASK    0x000c0000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved3_SHIFT   18

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FIELD_STORE2 [17:16] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE2_MASK 0x00030000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE2_SHIFT 16

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved4 [15:11] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved4_MASK    0x0000f800
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved4_SHIFT   11

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FS3 [10:10] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS3_MASK          0x00000400
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS3_SHIFT         10

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved5 [09:02] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved5_MASK    0x000003fc
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved5_SHIFT   2

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FIELD_STORE3 [01:00] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE3_MASK 0x00000003
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE3_SHIFT 0

/***************************************************************************
 *IT_STATISTICS_STORE_STATUS - Inverse Telecine Statistics Store Status
 ***************************************************************************/
/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: EARLY_UNLOCK [31:31] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_MASK 0x80000000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_SHIFT 31
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_OFF 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_ON  1

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: MATCH_BIT [30:30] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_MATCH_BIT_MASK   0x40000000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_MATCH_BIT_SHIFT  30

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: WEAVE_DIR [29:28] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_WEAVE_DIR_MASK   0x30000000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_WEAVE_DIR_SHIFT  28
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_WEAVE_DIR_USE_MC 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_WEAVE_DIR_USE_G  1
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_WEAVE_DIR_USE_B  2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_WEAVE_DIR_RESERVED_DIR 3

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: reserved0 [27:16] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved0_MASK   0x0fff0000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved0_SHIFT  16

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV22_LOCKED [15:15] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_LOCKED_MASK 0x00008000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_LOCKED_SHIFT 15

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: reserved1 [14:13] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved1_MASK   0x00006000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved1_SHIFT  13

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV22_FIELD_PHASE [12:12] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_FIELD_PHASE_MASK 0x00001000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_FIELD_PHASE_SHIFT 12

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: reserved2 [11:09] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved2_MASK   0x00000e00
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved2_SHIFT  9

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV32_AUTOPP [08:08] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_AUTOPP_MASK 0x00000100
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_AUTOPP_SHIFT 8

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV32_LOCKED [07:07] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_LOCKED_MASK 0x00000080
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_LOCKED_SHIFT 7

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV32_FIELD_PHASE [06:04] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_MASK 0x00000070
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_SHIFT 4
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_0 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_1 1
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_2 2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_3 3
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_4 4
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_5 5
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_6 6
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_7 7

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: SELECTED_LOCK [03:02] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_MASK 0x0000000c
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_SHIFT 2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_NO_LOCK 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_REV32_LOCK 1
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_REV22_LOCK 2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_RESERVED_LOCK 3

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: LOOPS_RESET [01:00] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_MASK 0x00000003
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_SHIFT 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_NEITHER 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_REV32 1
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_REV22 2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_BOTH 3

/***************************************************************************
 *DEBUG_IT_PHASE_0_CORRELATION_COUNTER - Inverse Telecine Phase 0 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_0_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_0_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_VALUE_SHIFT 0

/***************************************************************************
 *DEBUG_IT_PHASE_1_CORRELATION_COUNTER - Inverse Telecine Phase 1 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_1_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_1_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_VALUE_SHIFT 0

/***************************************************************************
 *DEBUG_IT_PHASE_2_CORRELATION_COUNTER - Inverse Telecine Phase 2 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_2_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_2_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_VALUE_SHIFT 0

/***************************************************************************
 *DEBUG_IT_PHASE_3_CORRELATION_COUNTER - Inverse Telecine Phase 3 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_3_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_3_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_VALUE_SHIFT 0

/***************************************************************************
 *DEBUG_IT_PHASE_4_CORRELATION_COUNTER - Inverse Telecine Phase 4 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_4_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_4_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_VALUE_SHIFT 0

/***************************************************************************
 *IT_HISTOGRAM_BIN_0 - Inverse Telecine Histogram Bin 0
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_0 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_reserved0_MASK           0xfff00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_reserved0_SHIFT          20

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_0 :: BIN [19:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_BIN_MASK                 0x000fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_BIN_SHIFT                0

/***************************************************************************
 *IT_HISTOGRAM_BIN_1 - Inverse Telecine Histogram Bin 1
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_1 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_reserved0_MASK           0xfff00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_reserved0_SHIFT          20

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_1 :: BIN [19:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_BIN_MASK                 0x000fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_BIN_SHIFT                0

/***************************************************************************
 *IT_HISTOGRAM_BIN_2 - Inverse Telecine Histogram Bin 2
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_2 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_reserved0_MASK           0xfff00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_reserved0_SHIFT          20

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_2 :: BIN [19:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_BIN_MASK                 0x000fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_BIN_SHIFT                0

/***************************************************************************
 *IT_HISTOGRAM_BIN_3 - Inverse Telecine Histogram Bin 3
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_3 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_reserved0_MASK           0xfff00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_reserved0_SHIFT          20

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_3 :: BIN [19:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_BIN_MASK                 0x000fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_BIN_SHIFT                0

/***************************************************************************
 *IT_HISTOGRAM_BIN_4 - Inverse Telecine Histogram Bin 4
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_4 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_reserved0_MASK           0xfff00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_reserved0_SHIFT          20

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_4 :: BIN [19:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_BIN_MASK                 0x000fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_BIN_SHIFT                0

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_0 - Inverse Telecine Frame Unexpected Motion 0
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_0 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_reserved0_SHIFT 23

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_0 :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_VALUE_MASK     0x007fffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_VALUE_SHIFT    0

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_1 - Inverse Telecine Frame Unexpected Motion 1
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_1 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_reserved0_SHIFT 23

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_1 :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_VALUE_MASK     0x007fffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_VALUE_SHIFT    0

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_2 - Inverse Telecine Frame Unexpected Motion 2
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_2 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_reserved0_SHIFT 23

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_2 :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_VALUE_MASK     0x007fffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_VALUE_SHIFT    0

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_3 - Inverse Telecine Frame Unexpected Motion 3
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_3 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_reserved0_SHIFT 23

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_3 :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_VALUE_MASK     0x007fffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_VALUE_SHIFT    0

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_4 - Inverse Telecine Frame Unexpected Motion 4
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_4 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_reserved0_SHIFT 23

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_4 :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_VALUE_MASK     0x007fffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_VALUE_SHIFT    0

/***************************************************************************
 *DEBUG_IT_REV22_PHASE_0_COUNTER - Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_REV22_PHASE_0_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_REV22_PHASE_0_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_VALUE_MASK   0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_VALUE_SHIFT  0

/***************************************************************************
 *DEBUG_IT_REV22_PHASE_1_COUNTER - Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_REV22_PHASE_1_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_REV22_PHASE_1_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_VALUE_MASK   0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_VALUE_SHIFT  0

/***************************************************************************
 *PCC_ACCUM_FWD - FWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: PCC_ACCUM_FWD :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_PCC_ACCUM_FWD_reserved0_MASK                0xfff00000
#define BCHP_MDI_FCB_0_PCC_ACCUM_FWD_reserved0_SHIFT               20

/* MDI_FCB_0 :: PCC_ACCUM_FWD :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_PCC_ACCUM_FWD_VALUE_MASK                    0x000fffff
#define BCHP_MDI_FCB_0_PCC_ACCUM_FWD_VALUE_SHIFT                   0

/***************************************************************************
 *PCC_ACCUM_BWD - BWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: PCC_ACCUM_BWD :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_PCC_ACCUM_BWD_reserved0_MASK                0xfff00000
#define BCHP_MDI_FCB_0_PCC_ACCUM_BWD_reserved0_SHIFT               20

/* MDI_FCB_0 :: PCC_ACCUM_BWD :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_PCC_ACCUM_BWD_VALUE_MASK                    0x000fffff
#define BCHP_MDI_FCB_0_PCC_ACCUM_BWD_VALUE_SHIFT                   0

/***************************************************************************
 *TB_MATCH_CNT_VD - Top/Bottom Field Vertically Moving Down Count
 ***************************************************************************/
/* MDI_FCB_0 :: TB_MATCH_CNT_VD :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VD_reserved0_MASK              0xfff00000
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VD_reserved0_SHIFT             20

/* MDI_FCB_0 :: TB_MATCH_CNT_VD :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VD_VALUE_MASK                  0x000fffff
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VD_VALUE_SHIFT                 0

/***************************************************************************
 *TB_MATCH_CNT_VU - Top/Bottom Field Vertically Moving Up Count
 ***************************************************************************/
/* MDI_FCB_0 :: TB_MATCH_CNT_VU :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VU_reserved0_MASK              0xfff00000
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VU_reserved0_SHIFT             20

/* MDI_FCB_0 :: TB_MATCH_CNT_VU :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VU_VALUE_MASK                  0x000fffff
#define BCHP_MDI_FCB_0_TB_MATCH_CNT_VU_VALUE_SHIFT                 0

/***************************************************************************
 *RF_PCC_CNT_0 - Repeate Field Polarity-Change Count 0
 ***************************************************************************/
/* MDI_FCB_0 :: RF_PCC_CNT_0 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_reserved0_MASK                 0xfff00000
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_reserved0_SHIFT                20

/* MDI_FCB_0 :: RF_PCC_CNT_0 :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_VALUE_MASK                     0x000fffff
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_VALUE_SHIFT                    0

/***************************************************************************
 *RF_PCC_CNT_1 - Repeate Field Polarity-Change Count 1
 ***************************************************************************/
/* MDI_FCB_0 :: RF_PCC_CNT_1 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_reserved0_MASK                 0xfff00000
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_reserved0_SHIFT                20

/* MDI_FCB_0 :: RF_PCC_CNT_1 :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_VALUE_MASK                     0x000fffff
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_VALUE_SHIFT                    0

/***************************************************************************
 *IT_BAD_22_PHASE_DETECT - Inverse Telecine 2:2 Phase Detection Counter
 ***************************************************************************/
/* MDI_FCB_0 :: IT_BAD_22_PHASE_DETECT :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_reserved0_MASK       0xfff00000
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_reserved0_SHIFT      20

/* MDI_FCB_0 :: IT_BAD_22_PHASE_DETECT :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_VALUE_MASK           0x000fffff
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_VALUE_SHIFT          0

/***************************************************************************
 *ACCUM_PCC_FWD_CUR - Current FWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: ACCUM_PCC_FWD_CUR :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_reserved0_MASK            0xfff00000
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_reserved0_SHIFT           20

/* MDI_FCB_0 :: ACCUM_PCC_FWD_CUR :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_VALUE_MASK                0x000fffff
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_VALUE_SHIFT               0

/***************************************************************************
 *ACCUM_PCC_BWD_CUR - Current BWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: ACCUM_PCC_BWD_CUR :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_reserved0_MASK            0xfff00000
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_reserved0_SHIFT           20

/* MDI_FCB_0 :: ACCUM_PCC_BWD_CUR :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_VALUE_MASK                0x000fffff
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_VALUE_SHIFT               0

/***************************************************************************
 *ACCUM_PCC_FWD_PRE - Previous FWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: ACCUM_PCC_FWD_PRE :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_reserved0_MASK            0xfff00000
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_reserved0_SHIFT           20

/* MDI_FCB_0 :: ACCUM_PCC_FWD_PRE :: VALUE [19:00] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_VALUE_MASK                0x000fffff
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_VALUE_SHIFT               0

/***************************************************************************
 *RANGE_PCC_FFWD - fFWD Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_FFWD :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_reserved0_MASK               0xffc00000
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_reserved0_SHIFT              22

/* MDI_FCB_0 :: RANGE_PCC_FFWD :: VALUE [21:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_VALUE_MASK                   0x003fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_VALUE_SHIFT                  0

/***************************************************************************
 *RANGE_PCC_FWD - FWD Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_FWD :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_reserved0_MASK                0xffc00000
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_reserved0_SHIFT               22

/* MDI_FCB_0 :: RANGE_PCC_FWD :: VALUE [21:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_VALUE_MASK                    0x003fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_VALUE_SHIFT                   0

/***************************************************************************
 *RANGE_PCC_BWD - BWD Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_BWD :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_reserved0_MASK                0xffc00000
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_reserved0_SHIFT               22

/* MDI_FCB_0 :: RANGE_PCC_BWD :: VALUE [21:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_VALUE_MASK                    0x003fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_VALUE_SHIFT                   0

/***************************************************************************
 *RANGE_PCC_AVG - AVG Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_AVG :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_reserved0_MASK                0xffc00000
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_reserved0_SHIFT               22

/* MDI_FCB_0 :: RANGE_PCC_AVG :: VALUE [21:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_VALUE_MASK                    0x003fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_VALUE_SHIFT                   0

/***************************************************************************
 *RANGE_PCC_FAVG - fAVG Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_FAVG :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_reserved0_MASK               0xffc00000
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_reserved0_SHIFT              22

/* MDI_FCB_0 :: RANGE_PCC_FAVG :: VALUE [21:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_VALUE_MASK                   0x003fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_VALUE_SHIFT                  0

/***************************************************************************
 *MC_DECISION_CONTROL_0 - MC Path Decision Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: MC_DECISION_CONTROL_0 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_reserved0_MASK        0xffe00000
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_reserved0_SHIFT       21

/* MDI_FCB_0 :: MC_DECISION_CONTROL_0 :: PCC_TOTAL_THRESH [20:00] */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_PCC_TOTAL_THRESH_MASK 0x001fffff
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_PCC_TOTAL_THRESH_SHIFT 0

/***************************************************************************
 *MC_DECISION_CONTROL_1 - MC Path Decision Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: MC_DECISION_CONTROL_1 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_reserved0_MASK        0xffe00000
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_reserved0_SHIFT       21

/* MDI_FCB_0 :: MC_DECISION_CONTROL_1 :: TB_MATCH_CNT_THRESH [20:00] */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_TB_MATCH_CNT_THRESH_MASK 0x001fffff
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_TB_MATCH_CNT_THRESH_SHIFT 0

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_0 - Current Field Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved0_SHIFT 24

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_J_CHROMA_TYPE [23:21] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_MASK 0x00e00000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_SHIFT 21
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_CHROMA_422 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_CHROMA_FIELD_420 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_CHROMA_FRAME_420 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_RESERVED_MODE_3 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_RESERVED_MODE_4 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_RESERVED_MODE_5 5
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_RESERVED_MODE_6 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_CHROMA_AUTO 7

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: PDB_HARDSTART [20:20] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_MASK 0x00100000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_SHIFT 20
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_SPATIAL [19:19] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_MASK 0x00080000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_SHIFT 19
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_FLUSH [18:18] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_MASK 0x00040000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_SHIFT 18
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_J_TYPE [17:17] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_MASK 0x00020000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_SHIFT 17
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_TOP 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_BOTTOM 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_CONST_COLOR [16:16] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_MASK 0x00010000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_SHIFT 16
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved1 [15:14] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved1_MASK 0x0000c000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved1_SHIFT 14

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_CAPTURE [13:12] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_MASK 0x00003000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_SHIFT 12
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_FIELD_3_ADDR 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved2 [11:10] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved2_MASK 0x00000c00
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved2_SHIFT 10

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_FEED_B [09:08] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_MASK 0x00000300
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_SHIFT 8
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_FIELD_3_ADDR 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved3 [07:06] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved3_MASK 0x000000c0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved3_SHIFT 6

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_FEED_J [05:04] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_MASK 0x00000030
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_SHIFT 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_FIELD_3_ADDR 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved4 [03:02] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved4_MASK 0x0000000c
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved4_SHIFT 2

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_FEED_G [01:00] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_MASK 0x00000003
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_FIELD_3_ADDR 3

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_1 - Current Field Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: reserved0 [31:09] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved0_MASK 0xfffffe00
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved0_SHIFT 9

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_DEBUG_MODE_FORCE [08:08] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_MASK 0x00000100
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_SHIFT 8
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_MODE_SEL [07:06] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_MASK 0x000000c0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_SHIFT 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_FWD 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_BWD 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_AVG 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_RF_SEL [05:04] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_MASK 0x00000030
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_SHIFT 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_RF_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_RF_AB 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_RF_CE_DF 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_RF_BG 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_HL_PAT_SEL [03:01] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_MASK 0x0000000e
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_SHIFT 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_0 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_1 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_2 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_3 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_4 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_RESERVED_5 5
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_RESERVED_6 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_RESERVED_7 7

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_PPUFM_ENABLE [00:00] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_MASK 0x00000001
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_ON 1

/***************************************************************************
 *SCRATCH_0 - Scratch register 0
 ***************************************************************************/
/* MDI_FCB_0 :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_MDI_FCB_0_SCRATCH_0_VALUE_MASK                        0xffffffff
#define BCHP_MDI_FCB_0_SCRATCH_0_VALUE_SHIFT                       0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_0 - Inverse Telecine Field Phase Calculation Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_SHIFT 28

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_PHASE_MATCH_THRESH [27:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_PHASE_MATCH_THRESH_MASK 0x0f000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_PHASE_MATCH_THRESH_SHIFT 24

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved1 [23:23] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved1_MASK 0x00800000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved1_SHIFT 23

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_ENTER_LOCK_LEVEL [22:12] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_ENTER_LOCK_LEVEL_MASK 0x007ff000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_ENTER_LOCK_LEVEL_SHIFT 12

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved2 [11:11] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved2_MASK 0x00000800
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved2_SHIFT 11

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_EXIT_LOCK_LEVEL [10:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_EXIT_LOCK_LEVEL_MASK 0x000007ff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_EXIT_LOCK_LEVEL_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_1 - Inverse Telecine Field Phase Calculation Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_1 :: REV32_REPF_VETO_LEVEL [31:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_VETO_LEVEL_MASK 0xffff0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_VETO_LEVEL_SHIFT 16

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_1 :: REV32_REPF_PIX_CORRECT_LEVEL [15:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_PIX_CORRECT_LEVEL_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_PIX_CORRECT_LEVEL_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_2 - Inverse Telecine Field Phase Calculation Control Set 2
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_2 :: reserved0 [31:27] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_reserved0_MASK 0xf8000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_reserved0_SHIFT 27

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_2 :: REV32_LOCK_SAT_LEVEL [26:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_LOCK_SAT_LEVEL_MASK 0x07ff0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_LOCK_SAT_LEVEL_SHIFT 16

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_2 :: REV32_BAD_EDIT_LEVEL [15:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_BAD_EDIT_LEVEL_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_BAD_EDIT_LEVEL_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_3 - Inverse Telecine Field Phase Calculation Control Set 3
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: REV32_MIN_SIGMA_RANGE [31:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV32_MIN_SIGMA_RANGE_MASK 0xffff0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV32_MIN_SIGMA_RANGE_SHIFT 16

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: reserved0 [15:08] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_MASK 0x0000ff00
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_SHIFT 8

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: REV32_LOCK_SAT_THRESH [07:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV32_LOCK_SAT_THRESH_MASK 0x000000ff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV32_LOCK_SAT_THRESH_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_4 - Inverse Telecine Field Phase Calculation Control Set 4
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_SHIFT 28

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: REV22_NONMATCH_MATCH_RATIO [27:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_NONMATCH_MATCH_RATIO_MASK 0x0f000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_NONMATCH_MATCH_RATIO_SHIFT 24

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved1 [23:23] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved1_MASK 0x00800000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved1_SHIFT 23

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: REV22_ENTER_LOCK_LEVEL [22:12] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_ENTER_LOCK_LEVEL_MASK 0x007ff000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_ENTER_LOCK_LEVEL_SHIFT 12

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved2 [11:11] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved2_MASK 0x00000800
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved2_SHIFT 11

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: REV22_EXIT_LOCK_LEVEL [10:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_EXIT_LOCK_LEVEL_MASK 0x000007ff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_EXIT_LOCK_LEVEL_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_5 - Inverse Telecine Field Phase Calculation Control Set 5
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved0 [31:27] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_MASK 0xf8000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_SHIFT 27

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: REV22_LOCK_SAT_LEVEL [26:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV22_LOCK_SAT_LEVEL_MASK 0x07ff0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV22_LOCK_SAT_LEVEL_SHIFT 16

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved1 [15:12] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved1_MASK 0x0000f000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved1_SHIFT 12

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: PCC_NONMATCH_MATCH_RATIO [11:08] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_PCC_NONMATCH_MATCH_RATIO_MASK 0x00000f00
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_PCC_NONMATCH_MATCH_RATIO_SHIFT 8

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved2 [07:05] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved2_MASK 0x000000e0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved2_SHIFT 5

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: ALT_ENTER_LOCK_ENABLE [04:04] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_ALT_ENTER_LOCK_ENABLE_MASK 0x00000010
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_ALT_ENTER_LOCK_ENABLE_SHIFT 4
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_ALT_ENTER_LOCK_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_ALT_ENTER_LOCK_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: ALT_REPF_VETO_LEVEL_ENABLE [03:03] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_ALT_REPF_VETO_LEVEL_ENABLE_MASK 0x00000008
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_ALT_REPF_VETO_LEVEL_ENABLE_SHIFT 3
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_ALT_REPF_VETO_LEVEL_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_ALT_REPF_VETO_LEVEL_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: REV32_BAD_EDIT_PHASE_VETO [02:02] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_BAD_EDIT_PHASE_VETO_MASK 0x00000004
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_BAD_EDIT_PHASE_VETO_SHIFT 2
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_BAD_EDIT_PHASE_VETO_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_BAD_EDIT_PHASE_VETO_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: BAD_EDIT_DETECT_ENABLE [01:01] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_BAD_EDIT_DETECT_ENABLE_MASK 0x00000002
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_BAD_EDIT_DETECT_ENABLE_SHIFT 1
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_BAD_EDIT_DETECT_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_BAD_EDIT_DETECT_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: BAD_WEAVE_DETECT_ENABLE [00:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_BAD_WEAVE_DETECT_ENABLE_MASK 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_BAD_WEAVE_DETECT_ENABLE_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_BAD_WEAVE_DETECT_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_BAD_WEAVE_DETECT_ENABLE_ON 1

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_6 - Inverse Telecine Field Phase Calculation Control Set 6
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_6 :: reserved0 [31:26] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_reserved0_MASK 0xfc000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_reserved0_SHIFT 26

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_6 :: REV22_UPPER_MATCH_THRESH [25:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_REV22_UPPER_MATCH_THRESH_MASK 0x03ff0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_REV22_UPPER_MATCH_THRESH_SHIFT 16

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_6 :: reserved1 [15:10] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_reserved1_MASK 0x0000fc00
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_reserved1_SHIFT 10

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_6 :: REV22_LOWER_NONMATCH_THRESH [09:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_REV22_LOWER_NONMATCH_THRESH_MASK 0x000003ff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_REV22_LOWER_NONMATCH_THRESH_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_7 - Inverse Telecine Field Phase Calculation Control Set 7
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_7 :: MIN_USABLE_PCC [31:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_MIN_USABLE_PCC_MASK 0xffff0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_MIN_USABLE_PCC_SHIFT 16

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_7 :: reserved0 [15:12] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_reserved0_MASK 0x0000f000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_reserved0_SHIFT 12

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_7 :: PW_MATCH_MULTIPLIER [11:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_PW_MATCH_MULTIPLIER_MASK 0x00000fff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_PW_MATCH_MULTIPLIER_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_8 - Inverse Telecine Field Phase Calculation Control Set 8
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_8 :: HISTOGRAM4_RATIO [31:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_HISTOGRAM4_RATIO_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_HISTOGRAM4_RATIO_SHIFT 24

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_8 :: reserved0 [23:20] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_reserved0_MASK 0x00f00000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_reserved0_SHIFT 20

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_8 :: HISTOGRAM4_OFFSET [19:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_HISTOGRAM4_OFFSET_MASK 0x000fffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_HISTOGRAM4_OFFSET_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_9 - Inverse Telecine Field Phase Calculation Control Set 9
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_9 :: reserved0 [31:08] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_reserved0_MASK 0xffffff00
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_reserved0_SHIFT 8

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_9 :: HISTOCHECK_DEC [07:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_HISTOCHECK_DEC_MASK 0x000000ff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_HISTOCHECK_DEC_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_10 - Inverse Telecine Field Phase Calculation Control Set 10
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_10 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_10 :: RM_CHECK_RATIO [23:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_RM_CHECK_RATIO_MASK 0x00ff0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_RM_CHECK_RATIO_SHIFT 16

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_10 :: RM_CHECK_THRESH [15:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_RM_CHECK_THRESH_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_RM_CHECK_THRESH_SHIFT 0

/***************************************************************************
 *BWV_CONTROL_0 - Bad Weave Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: BWV_CONTROL_0 :: reserved0 [31:16] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_reserved0_MASK                0xffff0000
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_reserved0_SHIFT               16

/* MDI_FCB_0 :: BWV_CONTROL_0 :: LUMA_22_THRESH [15:00] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_LUMA_22_THRESH_MASK           0x0000ffff
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_LUMA_22_THRESH_SHIFT          0

/***************************************************************************
 *BWV_CONTROL_1 - Bad Weave Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: BWV_CONTROL_1 :: LUMA_32_THRESH [31:16] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_THRESH_MASK           0xffff0000
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_THRESH_SHIFT          16

/* MDI_FCB_0 :: BWV_CONTROL_1 :: LUMA_32_AVG_THRESH [15:00] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_AVG_THRESH_MASK       0x0000ffff
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_AVG_THRESH_SHIFT      0

/***************************************************************************
 *BWV_CONTROL_2 - Bad Weave Control Set 2
 ***************************************************************************/
/* MDI_FCB_0 :: BWV_CONTROL_2 :: REV22_DONTCARE [31:16] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_REV22_DONTCARE_MASK           0xffff0000
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_REV22_DONTCARE_SHIFT          16

/* MDI_FCB_0 :: BWV_CONTROL_2 :: IT_MAX_PCC_CHANGE [15:00] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_IT_MAX_PCC_CHANGE_MASK        0x0000ffff
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_IT_MAX_PCC_CHANGE_SHIFT       0

/***************************************************************************
 *BWV_CONTROL_3 - Bad Weave Control Set 3
 ***************************************************************************/
/* MDI_FCB_0 :: BWV_CONTROL_3 :: TKR_PCC_MULT [31:16] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_PCC_MULT_MASK             0xffff0000
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_PCC_MULT_SHIFT            16

/* MDI_FCB_0 :: BWV_CONTROL_3 :: TKR_MIN_REPF_VETO_LEVEL [15:00] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_MIN_REPF_VETO_LEVEL_MASK  0x0000ffff
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_MIN_REPF_VETO_LEVEL_SHIFT 0

/***************************************************************************
 *IT_OUTPUT_CONTROL - Inverse Telecine Output Control
 ***************************************************************************/
/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: reserved0 [31:30] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved0_MASK            0xc0000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved0_SHIFT           30

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: LOOPS_RESET [29:28] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_MASK          0x30000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_SHIFT         28
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_NEITHER       0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_REV32         1
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_REV22         2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_BOTH          3

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: reserved1 [27:26] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved1_MASK            0x0c000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved1_SHIFT           26

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: AUTOREV22_ENABLE [25:25] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_MASK     0x02000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_SHIFT    25
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_OFF      0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_ON       1

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: AUTOREV32_ENABLE [24:24] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_MASK     0x01000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_SHIFT    24
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_OFF      0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_ON       1

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: reserved2 [23:16] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved2_MASK            0x00ff0000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved2_SHIFT           16

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV22_LOCKED [15:15] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_LOCKED_MASK         0x00008000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_LOCKED_SHIFT        15

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: reserved3 [14:13] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved3_MASK            0x00006000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved3_SHIFT           13

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV22_FIELD_PHASE [12:12] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_FIELD_PHASE_MASK    0x00001000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_FIELD_PHASE_SHIFT   12

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: reserved4 [11:09] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved4_MASK            0x00000e00
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved4_SHIFT           9

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV32_AUTOPP [08:08] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_AUTOPP_MASK         0x00000100
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_AUTOPP_SHIFT        8

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV32_LOCKED [07:07] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_LOCKED_MASK         0x00000080
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_LOCKED_SHIFT        7

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV32_FIELD_PHASE [06:04] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_MASK    0x00000070
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_SHIFT   4
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_0 0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_1 1
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_2 2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_3 3
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_4 4
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_5 5
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_6 6
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_7 7

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: PPUFM_MODE [03:02] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_MASK           0x0000000c
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_SHIFT          2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_OFF            0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_ON             1
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_AUTO           2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_AUTO_ALL       3

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: PPRFM_MODE [01:00] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_MASK           0x00000003
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_SHIFT          0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_OFF            0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_ON             1
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_AUTO           2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_AUTO_ALL       3

/***************************************************************************
 *MODE_CONTROL_0 - Operation Mode Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: MODE_CONTROL_0 :: reserved0 [31:13] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved0_MASK               0xffffe000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved0_SHIFT              13

/* MDI_FCB_0 :: MODE_CONTROL_0 :: TOP_FIELD_FIRST [12:12] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_MASK         0x00001000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_SHIFT        12
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_IS_TRUE      1
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_IS_FALSE     0

/* MDI_FCB_0 :: MODE_CONTROL_0 :: reserved1 [11:05] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved1_MASK               0x00000fe0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved1_SHIFT              5

/* MDI_FCB_0 :: MODE_CONTROL_0 :: HARD_START_SEL [04:04] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_MASK          0x00000010
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_SHIFT         4
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_FREEZE_FRAME  0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_CONSTANT_COLOR 1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: reserved2 [03:02] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved2_MASK               0x0000000c
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved2_SHIFT              2

/* MDI_FCB_0 :: MODE_CONTROL_0 :: FIELD_STATE_UPDATE_SEL_0 [01:01] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_MASK 0x00000002
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_SHIFT 1
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_FIELD_STATE_FIFO 0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_CPU_OR_RDMA 1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: FIELD_STATE_UPDATE_SEL_1 [00:00] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_MASK 0x00000001
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_SHIFT 0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_IT_BLOCK 0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_CPU_OR_RDMA 1

/***************************************************************************
 *MODE_CONTROL_1 - Operation Mode Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: MODE_CONTROL_1 :: reserved0 [31:08] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_reserved0_MASK               0xffffff00
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_reserved0_SHIFT              8

/* MDI_FCB_0 :: MODE_CONTROL_1 :: CHROMA_MODE_SEL [07:05] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_MASK         0x000000e0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_SHIFT        5
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_CHROMA_422   0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_CHROMA_FIELD_420 1
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_CHROMA_FRAME_420 2
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_RESERVED_MODE_3 3
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_RESERVED_MODE_4 4
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_RESERVED_MODE_5 5
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_RESERVED_MODE_6 6
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_CHROMA_AUTO  7

/* MDI_FCB_0 :: MODE_CONTROL_1 :: TRICK_MODE_SEL [04:03] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_MASK          0x00000018
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_SHIFT         3
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_OFF           0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_FIELD_FREEZE  1
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_FRAME_SKIP    2
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_RESERVED_3_SEL 3

/* MDI_FCB_0 :: MODE_CONTROL_1 :: MODE_SEL [02:01] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_MASK                0x00000006
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_SHIFT               1
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_NORMAL              0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_FORCE_SPATIAL       1
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_HARD_START          2
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_FLUSH               3

/* MDI_FCB_0 :: MODE_CONTROL_1 :: FIELD_D_TYPE [00:00] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_MASK            0x00000001
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_SHIFT           0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_TOP             0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_BOTTOM          1

#endif /* #ifndef BCHP_MDI_FCB_0_H__ */

/* End of File */
