
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118471                       # Number of seconds simulated
sim_ticks                                118470719416                       # Number of ticks simulated
final_tick                               1176329540729                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132731                       # Simulator instruction rate (inst/s)
host_op_rate                                   171002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3646427                       # Simulator tick rate (ticks/s)
host_mem_usage                               16942840                       # Number of bytes of host memory used
host_seconds                                 32489.53                       # Real time elapsed on the host
sim_insts                                  4312369699                       # Number of instructions simulated
sim_ops                                    5555760237                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       784512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       927872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       371456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       505856                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2596224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1947776                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1947776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6129                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7249                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2902                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3952                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20283                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15217                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15217                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6621991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7832079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3135425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      4269882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21914478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10804                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15126                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15126                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55102                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16440991                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16440991                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16440991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6621991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7832079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3135425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      4269882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               38355469                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142221753                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23176846                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086362                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932566                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9370146                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671077                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437956                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87615                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104480368                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128044347                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23176846                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109033                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262022                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4453312                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104833                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140423207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.552145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113231167     80.64%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783126      1.98%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366129      1.68%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380765      1.70%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268716      1.62%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1123475      0.80%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778143      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1976856      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514830      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140423207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162963                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.900315                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103315744                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5862318                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26844451                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109662                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291023                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731225                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6465                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154451219                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291023                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103830561                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3427735                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1286249                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428576                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1159055                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153004148                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          467                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401019                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621613                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8899                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214073025                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713161507                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713161507                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45813800                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33711                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17689                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3797374                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308521                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1686636                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149136575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139190359                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107224                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25208772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57186959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1667                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140423207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.991220                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586210                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83056568     59.15%     59.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23714920     16.89%     76.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11949922      8.51%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812544      5.56%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6901055      4.91%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705954      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067341      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119297      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95606      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140423207                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976198     74.72%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157405     12.05%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172807     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114957977     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012681      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359627     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844052      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139190359                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.978685                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306410                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009386                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420217559                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174379728                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135075994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140496769                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201192                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974704                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1201                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158664                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          599                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291023                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2775105                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       247865                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149170286                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186833                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900334                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17689                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        197548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13028                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234382                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136817996                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111654                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372363                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954191                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19290586                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842537                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.962005                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135082881                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135075994                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81513069                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221135668                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.949756                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368611                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26755833                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957547                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136132184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.899287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714368                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87036478     63.94%     63.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22501066     16.53%     80.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810428      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817443      3.54%     91.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764753      2.77%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536407      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560839      1.15%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096576      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008194      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136132184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008194                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282301739                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302646828                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1798546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.422218                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.422218                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703127                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703127                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618271433                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186392873                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145816335                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142221753                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21191506                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18570294                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1654529                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10542100                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10237309                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1474948                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51736                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111823045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117822089                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21191506                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11712257                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23970561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5397662                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1604255                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12746475                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1043653                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141131344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.949359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.318327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117160783     83.02%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1205101      0.85%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2208744      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1853314      1.31%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3394485      2.41%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3672921      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800960      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          626791      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10208245      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141131344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.149003                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.828439                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111024828                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2584883                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23769898                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23176                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3728558                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2274660                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4931                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132950736                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3728558                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111464148                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1110026                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       735147                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23342514                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       750950                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132028795                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         82544                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       434750                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175325550                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    599049593                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    599049593                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141509049                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33816439                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18829                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9418                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2459838                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21988844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4264664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75978                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       946993                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130473925                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122585838                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98533                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21555005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46427720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141131344                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.868594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90123703     63.86%     63.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20759150     14.71%     78.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10415054      7.38%     85.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6863902      4.86%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7140114      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3695802      2.62%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1648012      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       407520      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78087      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141131344                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         304283     60.12%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125079     24.71%     84.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76737     15.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96754671     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1026124      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9411      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20562019     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4233613      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122585838                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.861935                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             506099                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004129                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386907651                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152048061                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119809882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123091937                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       226797                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3956100                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131454                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3728558                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         713567                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47724                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130492753                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21988844                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4264664                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9418                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32469                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          152                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       801902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       981412                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1783314                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121267915                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20244104                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1317922                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24477503                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18678621                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4233399                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.852668                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119918327                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119809882                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69207215                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164293886                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.842416                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421240                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95098055                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108008501                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22485074                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18820                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1659024                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137402786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.786072                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661589                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97285265     70.80%     70.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15563406     11.33%     82.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11259920      8.19%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2515279      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2863256      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1013483      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4251056      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856325      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1794796      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137402786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95098055                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108008501                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22165950                       # Number of memory references committed
system.switch_cpus1.commit.loads             18032740                       # Number of loads committed
system.switch_cpus1.commit.membars               9410                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16915894                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94279345                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1458344                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1794796                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266101565                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264715816                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1090409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95098055                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108008501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95098055                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.495527                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.495527                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.668660                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.668660                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561065604                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157379754                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139485189                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18820                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142221753                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23932142                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19406115                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2043917                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9725828                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9205369                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2573731                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94669                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104518643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130860325                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23932142                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11779100                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28792167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6652671                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2587665                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12208703                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1604253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140481153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111688986     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2023726      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3708583      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3365246      2.40%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2142510      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1756370      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1017318      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1063421      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13714993      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140481153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168273                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.920115                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103460188                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3973707                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28420806                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47704                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4578742                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4140211                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3940                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158318789                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        30982                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4578742                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104296539                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1072782                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1718725                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27613150                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1201209                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156551280                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        225805                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       519722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221448453                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728976056                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728976056                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175329867                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46118586                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34528                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17264                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4322612                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14835855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7366728                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83874                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1648578                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153593673                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142749178                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       160197                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26916674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59017860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    140481153                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016145                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561053                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80692464     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24603035     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12941239      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7477186      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8276704      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3071702      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2730240      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       523323      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165260      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140481153                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         571736     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117297     14.14%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       140756     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120208759     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2020025      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17264      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13174490      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7328640      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142749178                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.003708                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             829789                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426969495                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180545089                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139612527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143578967                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       276729                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3405956                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125899                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4578742                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         697803                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       105812                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153628201                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14835855                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7366728                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17264                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1138961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1142625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2281586                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140393130                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12654654                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2356048                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19982919                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19980281                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7328265                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.987142                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139740880                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139612527                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81469255                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        228787118                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.981654                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356092                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102111860                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125729746                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27898922                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2065877                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135902411                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.925147                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84182893     61.94%     61.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23959556     17.63%     79.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11902259      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4048519      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4983630      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1747072      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1229855      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1017911      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2830716      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135902411                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102111860                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125729746                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18670728                       # Number of memory references committed
system.switch_cpus2.commit.loads             11429899                       # Number of loads committed
system.switch_cpus2.commit.membars              17264                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18147736                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113272878                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2593184                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2830716                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286700363                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311836277                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1740600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102111860                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125729746                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102111860                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.392803                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.392803                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.717976                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.717976                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632135831                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195426580                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147554144                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34528                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142221753                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22208778                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18309411                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984294                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9172942                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8524919                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2329991                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87807                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108223033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             121974768                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22208778                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10854910                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25504253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5869037                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2806827                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12557143                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1642602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140385902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114881649     81.83%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1332506      0.95%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1883071      1.34%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2462840      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2762933      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2052536      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184460      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1737908      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12087999      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140385902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.156156                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.857638                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107033341                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4395663                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25046709                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58633                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3851555                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3545914                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147187531                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3851555                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107777154                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1050375                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2018227                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24364496                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1324089                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146200460                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          332                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266923                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547629                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          217                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    203878340                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683028554                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683028554                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166580536                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37297788                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38642                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22381                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4003052                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13892827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7218229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119220                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1572726                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142072540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        132958622                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26404                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20431361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48224149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6087                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140385902                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947094                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506280                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84112481     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22670381     16.15%     76.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12563119      8.95%     85.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8094515      5.77%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7423129      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2959886      2.11%     98.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1799242      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514132      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249017      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140385902                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64133     22.80%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93761     33.34%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123354     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111626071     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2027500      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16261      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12126584      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7162206      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     132958622                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.934868                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281248                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406610798                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162542831                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130416712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133239870                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       322600                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2900237                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172355                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3851555                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         790090                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108574                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142111147                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1364383                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13892827                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7218229                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22347                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1168056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1118131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2286187                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131159220                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11961199                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1799402                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19121996                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18381152                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7160797                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.922216                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130416954                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130416712                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76392516                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207501677                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.916996                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368154                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97557875                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119902909                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22217186                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2016710                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136534347                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878189                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87929474     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23368291     17.12%     81.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9180573      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4722625      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4120767      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1980537      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1714283      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808230      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2709567      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136534347                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97557875                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119902909                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18038461                       # Number of memory references committed
system.switch_cpus3.commit.loads             10992587                       # Number of loads committed
system.switch_cpus3.commit.membars              16260                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17196861                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108076257                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2446543                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2709567                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           275944875                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288091796                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1835851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97557875                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119902909                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97557875                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.457819                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.457819                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.685956                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.685956                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591003151                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      180950602                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137870635                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32520                       # number of misc regfile writes
system.l2.replacements                          20283                       # number of replacements
system.l2.tagsinuse                      131071.975420                       # Cycle average of tags in use
system.l2.total_refs                          2062981                       # Total number of references to valid blocks.
system.l2.sampled_refs                         151355                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.630082                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         32492.090453                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.649583                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3227.182342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.750117                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3651.424173                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.996670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1460.829834                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.995883                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1995.106510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          28759.267560                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             88.111547                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20289.545693                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst              0.362306                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          16668.064067                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst              0.592041                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          22388.006641                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.247895                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000074                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024621                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.027858                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.011145                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015221                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.219416                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000672                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.154797                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000003                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.127167                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000005                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.170807                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        90570                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39857                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        36855                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        47091                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  214374                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            72011                       # number of Writeback hits
system.l2.Writeback_hits::total                 72011                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        90570                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39857                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        36855                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        47091                       # number of demand (read+write) hits
system.l2.demand_hits::total                   214374                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        90570                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39857                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        36855                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        47091                       # number of overall hits
system.l2.overall_hits::total                  214374                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         6129                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7249                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2902                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3947                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 20278                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6129                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7249                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2902                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3952                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20283                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6129                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7249                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2902                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3952                       # number of overall misses
system.l2.overall_misses::total                 20283                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1768678                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1229279440                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2168683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1440241003                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2435806                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    597325684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2407927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    789294361                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4064921582                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       940461                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        940461                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1768678                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1229279440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2168683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1440241003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2435806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    597325684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2407927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    790234822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4065862043                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1768678                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1229279440                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2168683                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1440241003                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2435806                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    597325684                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2407927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    790234822                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4065862043                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39757                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              234652                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        72011                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             72011                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39757                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51043                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               234657                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39757                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51043                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              234657                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.063382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.153887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.072993                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.077335                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.086417                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.063382                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.153887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.072993                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.077425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086437                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.063382                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.153887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.072993                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.077425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086437                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 176867.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 200567.701093                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 166821.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198681.335770                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 173986.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 205832.420400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 171994.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 199973.235622                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200459.689417                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 188092.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 188092.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 176867.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 200567.701093                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 166821.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198681.335770                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 173986.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 205832.420400                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 171994.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 199958.203947                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200456.640684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 176867.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 200567.701093                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 166821.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198681.335770                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 173986.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 205832.420400                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 171994.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 199958.203947                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200456.640684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15217                       # number of writebacks
system.l2.writebacks::total                     15217                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         6129                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2902                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3947                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            20278                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         6129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20283                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         6129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20283                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1186371                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    872182687                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1412430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1017845388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1619535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    428375108                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1591464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    559262163                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2883475146                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       648810                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       648810                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1186371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    872182687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1412430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1017845388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1619535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    428375108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1591464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    559910973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2884123956                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1186371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    872182687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1412430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1017845388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1619535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    428375108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1591464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    559910973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2884123956                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.063382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.153887                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.072993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.077335                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.086417                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.063382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.153887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.072993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.077425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.063382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.153887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.072993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.077425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086437                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118637.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142304.240007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108648.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140411.834460                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115681.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147613.751895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       113676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141692.972637                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142197.215998                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       129762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       129762                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 118637.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142304.240007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 108648.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140411.834460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 115681.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 147613.751895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst       113676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 141677.877783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142194.150569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 118637.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142304.240007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 108648.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140411.834460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 115681.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 147613.751895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst       113676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 141677.877783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142194.150569                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.649578                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112484                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840204.516364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.649578                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880849                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104823                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104823                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104823                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104823                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104823                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104823                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1956678                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1956678                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1956678                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1956678                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1956678                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1956678                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104833                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 195667.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 195667.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 195667.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 195667.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 195667.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 195667.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1851878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1851878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1851878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1851878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1851878                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1851878                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185187.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 185187.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 185187.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 185187.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 185187.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 185187.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96699                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191230201                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96955                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1972.360384                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.498901                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.501099                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916011                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083989                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965670                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17267                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17267                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18675090                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18675090                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18675090                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18675090                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400351                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400351                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400351                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400351                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34446224882                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34446224882                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8642484                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8642484                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34454867366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34454867366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34454867366                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34454867366                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365916                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365916                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075441                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075441                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075441                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075441                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035215                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035215                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020988                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020988                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020988                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020988                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 86062.633685                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86062.633685                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82309.371429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82309.371429                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 86061.649318                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86061.649318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 86061.649318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86061.649318                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19510                       # number of writebacks
system.cpu0.dcache.writebacks::total            19510                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303547                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303547                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303652                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303652                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96699                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96699                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96699                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96699                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7359266787                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7359266787                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7359266787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7359266787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7359266787                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7359266787                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008508                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008508                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005069                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005069                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005069                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005069                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76104.890299                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76104.890299                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 76104.890299                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76104.890299                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 76104.890299                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76104.890299                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.749932                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924212450                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708340.942699                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.749932                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866586                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12746460                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12746460                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12746460                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12746460                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12746460                       # number of overall hits
system.cpu1.icache.overall_hits::total       12746460                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2577109                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2577109                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2577109                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2577109                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2577109                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2577109                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12746475                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12746475                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12746475                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12746475                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12746475                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12746475                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171807.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171807.266667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171807.266667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171807.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171807.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171807.266667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2371836                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2371836                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2371836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2371836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2371836                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2371836                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169416.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169416.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169416.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169416.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169416.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169416.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47106                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227436671                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47362                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4802.091782                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.538142                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.461858                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826321                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173679                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18334265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18334265                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4114375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4114375                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9417                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9417                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9410                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9410                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22448640                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22448640                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22448640                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22448640                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       161784                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       161784                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       161784                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        161784                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       161784                       # number of overall misses
system.cpu1.dcache.overall_misses::total       161784                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16222874306                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16222874306                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16222874306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16222874306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16222874306                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16222874306                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18496049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18496049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4114375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4114375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9410                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9410                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22610424                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22610424                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22610424                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22610424                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008747                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008747                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007155                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007155                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007155                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007155                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100274.899285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100274.899285                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100274.899285                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100274.899285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100274.899285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100274.899285                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16946                       # number of writebacks
system.cpu1.dcache.writebacks::total            16946                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       114678                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       114678                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114678                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114678                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47106                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47106                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47106                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4114737186                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4114737186                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4114737186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4114737186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4114737186                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4114737186                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87350.596230                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87350.596230                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87350.596230                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87350.596230                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87350.596230                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87350.596230                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996663                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015168560                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192588.682505                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996663                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12208686                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12208686                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12208686                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12208686                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12208686                       # number of overall hits
system.cpu2.icache.overall_hits::total       12208686                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3208396                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3208396                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3208396                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3208396                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3208396                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3208396                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12208703                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12208703                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12208703                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12208703                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12208703                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12208703                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188729.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188729.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188729.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188729.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188729.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188729.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2576206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2576206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2576206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2576206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2576206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2576206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184014.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 184014.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 184014.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 184014.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 184014.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 184014.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39757                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168858952                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40013                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4220.102267                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.863689                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.136311                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905718                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094282                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9517792                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9517792                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7206868                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7206868                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17264                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17264                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17264                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17264                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16724660                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16724660                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16724660                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16724660                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120254                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120254                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120254                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120254                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120254                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120254                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  11805208106                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11805208106                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  11805208106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11805208106                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  11805208106                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11805208106                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9638046                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9638046                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7206868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7206868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16844914                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16844914                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16844914                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16844914                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012477                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012477                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007139                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007139                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98168.943287                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98168.943287                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98168.943287                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98168.943287                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98168.943287                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98168.943287                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10186                       # number of writebacks
system.cpu2.dcache.writebacks::total            10186                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80497                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80497                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80497                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80497                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80497                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80497                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39757                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39757                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39757                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39757                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39757                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39757                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3036410019                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3036410019                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3036410019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3036410019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3036410019                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3036410019                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76374.223885                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76374.223885                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76374.223885                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76374.223885                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76374.223885                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76374.223885                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995876                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015780548                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043824.040241                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995876                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12557127                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12557127                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12557127                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12557127                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12557127                       # number of overall hits
system.cpu3.icache.overall_hits::total       12557127                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2906840                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2906840                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2906840                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2906840                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2906840                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2906840                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12557143                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12557143                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12557143                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12557143                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12557143                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12557143                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 181677.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 181677.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 181677.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 181677.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 181677.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 181677.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2524327                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2524327                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2524327                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2524327                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2524327                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2524327                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 180309.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 180309.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 180309.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 180309.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 180309.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 180309.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51043                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172420960                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51299                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3361.097877                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.207575                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.792425                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910967                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089033                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8908887                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8908887                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7009527                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7009527                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17125                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17125                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16260                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16260                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15918414                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15918414                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15918414                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15918414                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       147893                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147893                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2842                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2842                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150735                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150735                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150735                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150735                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13579413297                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13579413297                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    443018171                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    443018171                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14022431468                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14022431468                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14022431468                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14022431468                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9056780                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9056780                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7012369                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7012369                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16260                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16260                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16069149                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16069149                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16069149                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16069149                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016330                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016330                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009380                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009380                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009380                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009380                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 91819.175329                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91819.175329                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 155882.537298                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 155882.537298                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 93027.043938                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93027.043938                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 93027.043938                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93027.043938                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       587294                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 97882.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25369                       # number of writebacks
system.cpu3.dcache.writebacks::total            25369                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96855                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96855                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2837                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2837                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99692                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99692                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99692                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99692                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51038                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51038                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51043                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51043                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3918763397                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3918763397                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       981961                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       981961                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3919745358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3919745358                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3919745358                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3919745358                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 76781.288393                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76781.288393                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 196392.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 196392.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 76793.005074                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 76793.005074                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 76793.005074                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 76793.005074                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
