INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/REERS_KUZNECHIK/REERS_KUZNECHIK.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
