Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan 20 16:38:28 2022
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.998        0.000                      0                 1855        0.084        0.000                      0                 1855        0.683        0.000                       0                   552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                            ------------         ----------      --------------
DRP_CLK_IN_P                                                                                     {0.000 5.000}        10.000          100.000         
GTP_CLK_P                                                                                        {0.000 2.083}        4.167           239.981         
TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         
TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK        {0.000 2.083}        4.167           239.981         
  clkfbout                                                                                       {0.000 2.083}        4.167           239.981         
  clkout0                                                                                        {0.000 4.167}        8.334           119.990         
  clkout1                                                                                        {0.000 2.083}        4.167           239.981         
TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DRP_CLK_IN_P                                                                                     6.450        0.000                      0                  205        0.130        0.000                      0                  205        4.286        0.000                       0                   108  
GTP_CLK_P                                                                                        2.859        0.000                      0                    7        0.215        0.000                      0                    7        1.229        0.000                       0                    12  
TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.683        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                   2.918        0.000                       0                     2  
  clkout0                                                                                        1.601        0.000                      0                 1579        0.084        0.000                      0                 1579        2.274        0.000                       0                   392  
  clkout1                                                                                        0.998        0.000                      0                   64        0.121        0.000                      0                   64        1.137        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DRP_CLK_IN_P
  To Clock:  DRP_CLK_IN_P

Setup :            0  Failing Endpoints,  Worst Slack        6.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.694ns (20.915%)  route 2.624ns (79.085%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.397     4.451    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y195        FDRE (Prop_fdre_C_Q)         0.379     4.830 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.699     5.529    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X56Y195        LUT4 (Prop_lut4_I3_O)        0.105     5.634 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8/O
                         net (fo=1, routed)           0.664     6.298    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8_n_0
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     6.403 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.688     7.091    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y197        LUT6 (Prop_lut6_I0_O)        0.105     7.196 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=18, routed)          0.573     7.769    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter
    SLICE_X57Y199        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.287    14.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y199        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.232    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X57Y199        FDRE (Setup_fdre_C_CE)      -0.168    14.219    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.694ns (20.915%)  route 2.624ns (79.085%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.397     4.451    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y195        FDRE (Prop_fdre_C_Q)         0.379     4.830 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.699     5.529    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X56Y195        LUT4 (Prop_lut4_I3_O)        0.105     5.634 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8/O
                         net (fo=1, routed)           0.664     6.298    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8_n_0
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     6.403 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.688     7.091    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y197        LUT6 (Prop_lut6_I0_O)        0.105     7.196 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=18, routed)          0.573     7.769    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter
    SLICE_X57Y199        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.287    14.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y199        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.232    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X57Y199        FDRE (Setup_fdre_C_CE)      -0.168    14.219    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.694ns (20.953%)  route 2.618ns (79.047%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.397     4.451    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y195        FDRE (Prop_fdre_C_Q)         0.379     4.830 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.699     5.529    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X56Y195        LUT4 (Prop_lut4_I3_O)        0.105     5.634 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8/O
                         net (fo=1, routed)           0.664     6.298    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8_n_0
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     6.403 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.688     7.091    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y197        LUT6 (Prop_lut6_I0_O)        0.105     7.196 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=18, routed)          0.567     7.763    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.287    14.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[0]/C
                         clock pessimism              0.260    14.451    
                         clock uncertainty           -0.035    14.415    
    SLICE_X57Y195        FDRE (Setup_fdre_C_CE)      -0.168    14.247    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.694ns (20.953%)  route 2.618ns (79.047%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.397     4.451    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y195        FDRE (Prop_fdre_C_Q)         0.379     4.830 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.699     5.529    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X56Y195        LUT4 (Prop_lut4_I3_O)        0.105     5.634 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8/O
                         net (fo=1, routed)           0.664     6.298    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8_n_0
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     6.403 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.688     7.091    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y197        LUT6 (Prop_lut6_I0_O)        0.105     7.196 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=18, routed)          0.567     7.763    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.287    14.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[1]/C
                         clock pessimism              0.260    14.451    
                         clock uncertainty           -0.035    14.415    
    SLICE_X57Y195        FDRE (Setup_fdre_C_CE)      -0.168    14.247    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.694ns (20.953%)  route 2.618ns (79.047%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.397     4.451    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y195        FDRE (Prop_fdre_C_Q)         0.379     4.830 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.699     5.529    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X56Y195        LUT4 (Prop_lut4_I3_O)        0.105     5.634 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8/O
                         net (fo=1, routed)           0.664     6.298    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8_n_0
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     6.403 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.688     7.091    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y197        LUT6 (Prop_lut6_I0_O)        0.105     7.196 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=18, routed)          0.567     7.763    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.287    14.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                         clock pessimism              0.260    14.451    
                         clock uncertainty           -0.035    14.415    
    SLICE_X57Y195        FDRE (Setup_fdre_C_CE)      -0.168    14.247    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.694ns (20.953%)  route 2.618ns (79.047%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.397     4.451    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y195        FDRE (Prop_fdre_C_Q)         0.379     4.830 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.699     5.529    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X56Y195        LUT4 (Prop_lut4_I3_O)        0.105     5.634 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8/O
                         net (fo=1, routed)           0.664     6.298    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8_n_0
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     6.403 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.688     7.091    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y197        LUT6 (Prop_lut6_I0_O)        0.105     7.196 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=18, routed)          0.567     7.763    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.287    14.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                         clock pessimism              0.260    14.451    
                         clock uncertainty           -0.035    14.415    
    SLICE_X57Y195        FDRE (Setup_fdre_C_CE)      -0.168    14.247    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.859ns (26.226%)  route 2.416ns (73.774%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.396     4.450    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X59Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y197        FDRE (Prop_fdre_C_Q)         0.379     4.829 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=18, routed)          0.981     5.809    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/tx_state[0]
    SLICE_X59Y197        LUT2 (Prop_lut2_I1_O)        0.108     5.917 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_5/O
                         net (fo=3, routed)           0.358     6.276    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_5_n_0
    SLICE_X59Y197        LUT6 (Prop_lut6_I2_O)        0.267     6.543 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=1, routed)           0.671     7.213    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state_reg[0]_0
    SLICE_X60Y197        LUT6 (Prop_lut6_I1_O)        0.105     7.318 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.407     7.725    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock_n_0
    SLICE_X58Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.285    14.188    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X58Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.237    14.426    
                         clock uncertainty           -0.035    14.390    
    SLICE_X58Y197        FDRE (Setup_fdre_C_CE)      -0.168    14.222    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.859ns (26.226%)  route 2.416ns (73.774%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.396     4.450    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X59Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y197        FDRE (Prop_fdre_C_Q)         0.379     4.829 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=18, routed)          0.981     5.809    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/tx_state[0]
    SLICE_X59Y197        LUT2 (Prop_lut2_I1_O)        0.108     5.917 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_5/O
                         net (fo=3, routed)           0.358     6.276    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_5_n_0
    SLICE_X59Y197        LUT6 (Prop_lut6_I2_O)        0.267     6.543 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=1, routed)           0.671     7.213    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state_reg[0]_0
    SLICE_X60Y197        LUT6 (Prop_lut6_I1_O)        0.105     7.318 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.407     7.725    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock_n_0
    SLICE_X58Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.285    14.188    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X58Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.237    14.426    
                         clock uncertainty           -0.035    14.390    
    SLICE_X58Y197        FDRE (Setup_fdre_C_CE)      -0.168    14.222    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.694ns (21.638%)  route 2.513ns (78.362%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.397     4.451    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y195        FDRE (Prop_fdre_C_Q)         0.379     4.830 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.699     5.529    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X56Y195        LUT4 (Prop_lut4_I3_O)        0.105     5.634 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8/O
                         net (fo=1, routed)           0.664     6.298    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8_n_0
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     6.403 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.688     7.091    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y197        LUT6 (Prop_lut6_I0_O)        0.105     7.196 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=18, routed)          0.462     7.658    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter
    SLICE_X57Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.287    14.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism              0.232    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X57Y198        FDRE (Setup_fdre_C_CE)      -0.168    14.219    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.694ns (21.638%)  route 2.513ns (78.362%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.397     4.451    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y195        FDRE (Prop_fdre_C_Q)         0.379     4.830 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/Q
                         net (fo=3, routed)           0.699     5.529    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]
    SLICE_X56Y195        LUT4 (Prop_lut4_I3_O)        0.105     5.634 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8/O
                         net (fo=1, routed)           0.664     6.298    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_8_n_0
    SLICE_X56Y196        LUT4 (Prop_lut4_I3_O)        0.105     6.403 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.688     7.091    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y197        LUT6 (Prop_lut6_I0_O)        0.105     7.196 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=18, routed)          0.462     7.658    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter
    SLICE_X57Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         1.287    14.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism              0.232    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X57Y198        FDRE (Setup_fdre_C_CE)      -0.168    14.219    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  6.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.582     1.840    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X58Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.045    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X58Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.853     2.214    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X58Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.374     1.840    
    SLICE_X58Y198        FDRE (Hold_fdre_C_D)         0.075     1.915    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.581     1.839    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X54Y189        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.141     1.980 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.044    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X54Y189        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.851     2.213    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X54Y189        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.374     1.839    
    SLICE_X54Y189        FDRE (Hold_fdre_C_D)         0.075     1.914    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.581     1.839    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X58Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.141     1.980 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.044    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X58Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.851     2.213    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X58Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.374     1.839    
    SLICE_X58Y196        FDRE (Hold_fdre_C_D)         0.075     1.914    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.583     1.841    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y196        FDRE (Prop_fdre_C_Q)         0.141     1.982 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[4]/Q
                         net (fo=5, routed)           0.098     2.080    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[4]
    SLICE_X56Y196        LUT6 (Prop_lut6_I2_O)        0.045     2.125 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_tlock_max_i_1/O
                         net (fo=1, routed)           0.000     2.125    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_tlock_max_i_1_n_0
    SLICE_X56Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.853     2.215    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X56Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_tlock_max_reg/C
                         clock pessimism             -0.361     1.854    
    SLICE_X56Y196        FDRE (Hold_fdre_C_D)         0.120     1.974    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.580     1.838    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_fdre_C_Q)         0.164     2.002 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.057    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync1
    SLICE_X62Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.850     2.212    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X62Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/C
                         clock pessimism             -0.374     1.838    
    SLICE_X62Y198        FDRE (Hold_fdre_C_D)         0.060     1.898    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.255%)  route 0.114ns (44.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.581     1.839    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X58Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.141     1.980 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/Q
                         net (fo=1, routed)           0.114     2.094    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s2
    SLICE_X59Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.851     2.213    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X59Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/C
                         clock pessimism             -0.361     1.852    
    SLICE_X59Y196        FDRE (Hold_fdre_C_D)         0.070     1.922    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_500us_reg/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.495%)  route 0.162ns (46.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.584     1.842    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X57Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y197        FDRE (Prop_fdre_C_Q)         0.141     1.983 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=5, routed)           0.162     2.145    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X56Y197        LUT6 (Prop_lut6_I3_O)        0.045     2.190 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_500us_i_1/O
                         net (fo=1, routed)           0.000     2.190    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_500us_i_1_n_0
    SLICE_X56Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_500us_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.854     2.216    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X56Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_500us_reg/C
                         clock pessimism             -0.361     1.855    
    SLICE_X56Y197        FDRE (Hold_fdre_C_D)         0.121     1.976    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_500us_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.246ns (72.619%)  route 0.093ns (27.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.583     1.841    TX/DAPHNE_TX_support_i/inst/common_reset_i/sysclk_in
    SLICE_X56Y193        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y193        FDRE (Prop_fdre_C_Q)         0.148     1.989 r  TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count_reg[4]/Q
                         net (fo=4, routed)           0.093     2.082    TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count_reg[4]
    SLICE_X56Y193        LUT6 (Prop_lut6_I0_O)        0.098     2.180 r  TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.180    TX/DAPHNE_TX_support_i/inst/common_reset_i/p_0_in[6]
    SLICE_X56Y193        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.853     2.215    TX/DAPHNE_TX_support_i/inst/common_reset_i/sysclk_in
    SLICE_X56Y193        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.374     1.841    
    SLICE_X56Y193        FDRE (Hold_fdre_C_D)         0.121     1.962    TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.226%)  route 0.132ns (38.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.582     1.840    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X60Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.164     2.004 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/Q
                         net (fo=3, routed)           0.132     2.136    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg_n_0
    SLICE_X60Y198        LUT6 (Prop_lut6_I5_O)        0.045     2.181 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_i_1/O
                         net (fo=1, routed)           0.000     2.181    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_i_1_n_0
    SLICE_X60Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.853     2.214    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X60Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg/C
                         clock pessimism             -0.374     1.840    
    SLICE_X60Y198        FDRE (Hold_fdre_C_D)         0.121     1.961    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/pll_reset_asserted_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.330%)  route 0.137ns (39.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.584     1.842    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X56Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDRE (Prop_fdre_C_Q)         0.164     2.006 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=3, routed)           0.137     2.143    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_2ms_reg_n_0
    SLICE_X58Y197        LUT6 (Prop_lut6_I0_O)        0.045     2.188 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.188    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/tx_state__0[2]
    SLICE_X58Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX/DRP_CLK_BUFG/O
                         net (fo=107, routed)         0.853     2.214    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X58Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism             -0.337     1.877    
    SLICE_X58Y197        FDRE (Hold_fdre_C_D)         0.091     1.968    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DRP_CLK_IN_P
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1       TX/DRP_CLK_BUFG/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y1   TX/DAPHNE_TX_support_i/inst/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X59Y197       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X59Y197       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X58Y197       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X58Y197       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X58Y194       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/MMCM_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X60Y198       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X61Y198       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/TXUSERRDY_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y194       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/MMCM_RESET_reg/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X60Y193       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X60Y193       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X60Y193       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X60Y193       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X60Y193       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X60Y193       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X60Y194       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X60Y194       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X61Y194       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_done_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X62Y198       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X62Y198       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X62Y198       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X62Y198       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X62Y198       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X62Y198       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X59Y197       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X59Y197       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X59Y197       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X59Y197       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTP_CLK_P
  To Clock:  GTP_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack        2.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.169 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.169    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        FDRE (Setup_fdre_C_D)        0.072     8.028    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 6.881 - 4.167 ) 
    Source Clock Delay      (SCD):    3.840ns
    Clock Pessimism Removal (CPR):    1.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.735     3.840    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.185 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.185    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y200        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.691     6.881    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.126     8.007    
                         clock uncertainty           -0.035     7.972    
    SLICE_X48Y200        FDRE (Setup_fdre_C_D)        0.072     8.044    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.781 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.781    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.919    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 6.881 - 4.167 ) 
    Source Clock Delay      (SCD):    3.840ns
    Clock Pessimism Removal (CPR):    1.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.735     3.840    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.797 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.797    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.691     6.881    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.126     8.007    
                         clock uncertainty           -0.035     7.972    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.935    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 6.881 - 4.167 ) 
    Source Clock Delay      (SCD):    3.840ns
    Clock Pessimism Removal (CPR):    1.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.735     3.840    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.795 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.795    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.691     6.881    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.126     8.007    
                         clock uncertainty           -0.035     7.972    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036     7.936    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.775 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.775    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.931    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 6.881 - 4.167 ) 
    Source Clock Delay      (SCD):    3.840ns
    Clock Pessimism Removal (CPR):    1.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.735     3.840    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.791 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.791    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.691     6.881    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.126     8.007    
                         clock uncertainty           -0.035     7.972    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.947    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  3.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.085    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.299 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.299    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.083    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.077    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.458 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.458    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y200        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y200        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        FDRE (Hold_fdre_C_D)         0.120     1.088    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        FDRE (Hold_fdre_C_D)         0.120     1.077    TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTP_CLK_P
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { GTP_CLK_P }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         4.167       2.575      BUFHCE_X0Y48       TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         4.167       2.629      GTPE2_COMMON_X0Y1  TX/DAPHNE_TX_support_i/inst/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         4.167       2.759      IBUFDS_GTE2_X0Y2   TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/I
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y200      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
  To Clock:  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.167       1.743      GTPE2_CHANNEL_X0Y4  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y16      TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y2  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_14/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 2.232ns (36.940%)  route 3.810ns (63.060%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 14.091 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.570 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.570    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X45Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.668 r  FIFO34/storage_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.668    FIFO34/storage_reg_0_0_i_3_n_0
    SLICE_X45Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.933 r  FIFO34/storage_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          2.171    12.104    FIFO34/graycounter1_q_next_binary[13]
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.410    14.091    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/CLKBWRCLK
                         clock pessimism              0.310    14.401    
                         clock uncertainty           -0.062    14.340    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.635    13.705    FIFO34/storage_reg_0_14
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_14/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 2.129ns (35.788%)  route 3.820ns (64.212%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 14.091 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.570 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.570    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X45Y198        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.830 r  FIFO34/storage_reg_0_0_i_3/O[3]
                         net (fo=36, routed)          2.181    12.010    FIFO34/graycounter1_q_next_binary[11]
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.410    14.091    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/CLKBWRCLK
                         clock pessimism              0.310    14.401    
                         clock uncertainty           -0.062    14.340    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.642    13.698    FIFO34/storage_reg_0_14
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_28/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.232ns (37.611%)  route 3.703ns (62.390%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 14.085 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.570 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.570    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X45Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.668 r  FIFO34/storage_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.668    FIFO34/storage_reg_0_0_i_3_n_0
    SLICE_X45Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.933 r  FIFO34/storage_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          2.063    11.996    FIFO34/graycounter1_q_next_binary[13]
    RAMB36_X0Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_28/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.404    14.085    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_28/CLKBWRCLK
                         clock pessimism              0.310    14.395    
                         clock uncertainty           -0.062    14.334    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.635    13.699    FIFO34/storage_reg_0_28
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_28/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 2.129ns (36.187%)  route 3.754ns (63.813%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 14.085 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.570 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.570    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X45Y198        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.830 r  FIFO34/storage_reg_0_0_i_3/O[3]
                         net (fo=36, routed)          2.115    11.945    FIFO34/graycounter1_q_next_binary[11]
    RAMB36_X0Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_28/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.404    14.085    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_28/CLKBWRCLK
                         clock pessimism              0.310    14.395    
                         clock uncertainty           -0.062    14.334    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.642    13.692    FIFO34/storage_reg_0_28
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 FIFO34/graycounter0_q_binary_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_26/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.379ns (6.390%)  route 5.552ns (93.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 14.002 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X39Y196        FDRE                                         r  FIFO34/graycounter0_q_binary_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y196        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/graycounter0_q_binary_reg[12]/Q
                         net (fo=19, routed)          5.552    11.993    FIFO34/graycounter0_q_binary_reg[12]
    RAMB36_X3Y39         RAMB36E1                                     r  FIFO34/storage_reg_0_26/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.321    14.002    FIFO34/gt0_txusrclk2_out
    RAMB36_X3Y39         RAMB36E1                                     r  FIFO34/storage_reg_0_26/CLKARDCLK
                         clock pessimism              0.310    14.312    
                         clock uncertainty           -0.062    14.251    
    RAMB36_X3Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    13.761    FIFO34/storage_reg_0_26
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_14/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 2.049ns (34.916%)  route 3.819ns (65.084%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 14.091 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.570 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.570    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X45Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.750 r  FIFO34/storage_reg_0_0_i_3/O[0]
                         net (fo=36, routed)          2.180    11.930    FIFO34/graycounter1_q_next_binary[8]
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.410    14.091    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/CLKBWRCLK
                         clock pessimism              0.310    14.401    
                         clock uncertainty           -0.062    14.340    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.634    13.706    FIFO34/storage_reg_0_14
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_14/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 2.069ns (35.303%)  route 3.792ns (64.697%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 14.091 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.570 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.570    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X45Y198        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.770 r  FIFO34/storage_reg_0_0_i_3/O[2]
                         net (fo=36, routed)          2.153    11.922    FIFO34/graycounter1_q_next_binary[10]
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.410    14.091    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/CLKBWRCLK
                         clock pessimism              0.310    14.401    
                         clock uncertainty           -0.062    14.340    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.638    13.702    FIFO34/storage_reg_0_14
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_12/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 2.232ns (38.257%)  route 3.602ns (61.743%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 14.089 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.570 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.570    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X45Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.668 r  FIFO34/storage_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.668    FIFO34/storage_reg_0_0_i_3_n_0
    SLICE_X45Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.933 r  FIFO34/storage_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          1.963    11.896    FIFO34/graycounter1_q_next_binary[13]
    RAMB36_X0Y36         RAMB36E1                                     r  FIFO34/storage_reg_0_12/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.408    14.089    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y36         RAMB36E1                                     r  FIFO34/storage_reg_0_12/CLKBWRCLK
                         clock pessimism              0.310    14.399    
                         clock uncertainty           -0.062    14.338    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.635    13.703    FIFO34/storage_reg_0_12
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_28/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 2.049ns (35.159%)  route 3.779ns (64.841%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 14.085 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.570 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.570    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X45Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.750 r  FIFO34/storage_reg_0_0_i_3/O[0]
                         net (fo=36, routed)          2.140    11.889    FIFO34/graycounter1_q_next_binary[8]
    RAMB36_X0Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_28/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.404    14.085    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_28/CLKBWRCLK
                         clock pessimism              0.310    14.395    
                         clock uncertainty           -0.062    14.334    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.634    13.700    FIFO34/storage_reg_0_28
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 FIFO34/multiregimpl0_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_14/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.951ns (33.553%)  route 3.864ns (66.447%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 14.091 - 8.334 ) 
    Source Clock Delay      (SCD):    6.061ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.470     6.061    FIFO34/gt0_txusrclk2_out
    SLICE_X38Y194        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.379     6.440 r  FIFO34/multiregimpl0_regs1_reg[2]/Q
                         net (fo=1, routed)           0.893     7.334    FIFO34/multiregimpl0_regs1[2]
    SLICE_X41Y197        LUT6 (Prop_lut6_I5_O)        0.105     7.439 r  FIFO34/asyncfifo_readable_carry_i_4/O
                         net (fo=1, routed)           0.000     7.439    FIFO34/asyncfifo_readable_carry_i_4_n_0
    SLICE_X41Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.879 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X41Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.011 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=40, routed)          0.746     8.757    FIFO34/CO[0]
    SLICE_X45Y196        LUT4 (Prop_lut4_I3_O)        0.275     9.032 r  FIFO34/storage_reg_0_0_i_6/O
                         net (fo=1, routed)           0.000     9.032    FIFO34/storage_reg_0_0_i_6_n_0
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.472 r  FIFO34/storage_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.472    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X45Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.652 r  FIFO34/storage_reg_0_0_i_4/O[0]
                         net (fo=36, routed)          2.225    11.876    FIFO34/graycounter1_q_next_binary[4]
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.410    14.091    FIFO34/gt0_txusrclk2_out
    RAMB36_X0Y33         RAMB36E1                                     r  FIFO34/storage_reg_0_14/CLKBWRCLK
                         clock pessimism              0.310    14.401    
                         clock uncertainty           -0.062    14.340    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.634    13.706    FIFO34/storage_reg_0_14
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  1.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 PRBS_DATA/__main___data_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_32/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.806%)  route 0.154ns (52.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.622     2.373    PRBS_DATA/gt0_txusrclk2_out
    SLICE_X23Y195        FDRE                                         r  PRBS_DATA/__main___data_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y195        FDRE (Prop_fdre_C_Q)         0.141     2.514 r  PRBS_DATA/__main___data_type_reg[0]/Q
                         net (fo=2, routed)           0.154     2.668    FIFO34/data_in[32]
    RAMB36_X1Y39         RAMB36E1                                     r  FIFO34/storage_reg_0_32/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.933     3.048    FIFO34/gt0_txusrclk2_out
    RAMB36_X1Y39         RAMB36E1                                     r  FIFO34/storage_reg_0_32/CLKARDCLK
                         clock pessimism             -0.620     2.428    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.583    FIFO34/storage_reg_0_32
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FIFO34/graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.793%)  route 0.571ns (80.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.614     2.365    FIFO34/gt0_txusrclk2_out
    SLICE_X39Y193        FDRE                                         r  FIFO34/graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y193        FDRE (Prop_fdre_C_Q)         0.141     2.506 r  FIFO34/graycounter0_q_binary_reg[1]/Q
                         net (fo=36, routed)          0.571     3.077    FIFO34/graycounter0_q_binary_reg[1]
    RAMB36_X1Y40         RAMB36E1                                     r  FIFO34/storage_reg_0_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.026     3.141    FIFO34/gt0_txusrclk2_out
    RAMB36_X1Y40         RAMB36E1                                     r  FIFO34/storage_reg_0_5/CLKARDCLK
                         clock pessimism             -0.369     2.772    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.955    FIFO34/storage_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 FIFO34/graycounter0_q_binary_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.715%)  route 0.574ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.614     2.365    FIFO34/gt0_txusrclk2_out
    SLICE_X39Y195        FDRE                                         r  FIFO34/graycounter0_q_binary_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y195        FDRE (Prop_fdre_C_Q)         0.141     2.506 r  FIFO34/graycounter0_q_binary_reg[8]/Q
                         net (fo=36, routed)          0.574     3.080    FIFO34/graycounter0_q_binary_reg[8]
    RAMB36_X1Y40         RAMB36E1                                     r  FIFO34/storage_reg_0_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.026     3.141    FIFO34/gt0_txusrclk2_out
    RAMB36_X1Y40         RAMB36E1                                     r  FIFO34/storage_reg_0_5/CLKARDCLK
                         clock pessimism             -0.369     2.772    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.955    FIFO34/storage_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 FIFO34/graycounter0_q_binary_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.632%)  route 0.577ns (80.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.614     2.365    FIFO34/gt0_txusrclk2_out
    SLICE_X39Y195        FDRE                                         r  FIFO34/graycounter0_q_binary_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y195        FDRE (Prop_fdre_C_Q)         0.141     2.506 r  FIFO34/graycounter0_q_binary_reg[9]/Q
                         net (fo=36, routed)          0.577     3.083    FIFO34/graycounter0_q_binary_reg[9]
    RAMB36_X1Y40         RAMB36E1                                     r  FIFO34/storage_reg_0_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.026     3.141    FIFO34/gt0_txusrclk2_out
    RAMB36_X1Y40         RAMB36E1                                     r  FIFO34/storage_reg_0_5/CLKARDCLK
                         clock pessimism             -0.369     2.772    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.955    FIFO34/storage_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 PRBS_DATA/__main___o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.119%)  route 0.508ns (79.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.621     2.372    PRBS_DATA/gt0_txusrclk2_out
    SLICE_X23Y191        FDRE                                         r  PRBS_DATA/__main___o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y191        FDRE (Prop_fdre_C_Q)         0.128     2.500 r  PRBS_DATA/__main___o_reg[7]/Q
                         net (fo=1, routed)           0.508     3.008    FIFO34/data_in[7]
    RAMB36_X1Y42         RAMB36E1                                     r  FIFO34/storage_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         1.021     3.136    FIFO34/gt0_txusrclk2_out
    RAMB36_X1Y42         RAMB36E1                                     r  FIFO34/storage_reg_0_7/CLKARDCLK
                         clock pessimism             -0.369     2.767    
    RAMB36_X1Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.101     2.868    FIFO34/storage_reg_0_7
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FMSC/da_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/db_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.635%)  route 0.117ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.585     2.336    FMSC/gt0_txusrclk2_out
    SLICE_X53Y198        FDRE                                         r  FMSC/da_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y198        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  FMSC/da_reg[27]/Q
                         net (fo=1, routed)           0.117     2.594    FMSC/da[27]
    SLICE_X54Y198        FDRE                                         r  FMSC/db_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.854     2.969    FMSC/gt0_txusrclk2_out
    SLICE_X54Y198        FDRE                                         r  FMSC/db_reg[27]/C
                         clock pessimism             -0.598     2.372    
    SLICE_X54Y198        FDRE (Hold_fdre_C_D)         0.071     2.443    FMSC/db_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FIFO34/multiregimpl1_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/multiregimpl1_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.615     2.366    FIFO34/gt0_txusrclk2_out
    SLICE_X40Y198        FDRE                                         r  FIFO34/multiregimpl1_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y198        FDRE (Prop_fdre_C_Q)         0.164     2.530 r  FIFO34/multiregimpl1_regs0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.585    FIFO34/multiregimpl1_regs0[4]
    SLICE_X40Y198        FDRE                                         r  FIFO34/multiregimpl1_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.887     3.001    FIFO34/gt0_txusrclk2_out
    SLICE_X40Y198        FDRE                                         r  FIFO34/multiregimpl1_regs1_reg[4]/C
                         clock pessimism             -0.636     2.366    
    SLICE_X40Y198        FDRE (Hold_fdre_C_D)         0.064     2.430    FIFO34/multiregimpl1_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CRC/CRC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/crc_delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.585     2.336    CRC/gt0_txusrclk2_out
    SLICE_X51Y197        FDRE                                         r  CRC/CRC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y197        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  CRC/CRC_reg[13]/Q
                         net (fo=1, routed)           0.110     2.587    FMSC/fromCRC[13]
    SLICE_X51Y198        FDRE                                         r  FMSC/crc_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.854     2.969    FMSC/gt0_txusrclk2_out
    SLICE_X51Y198        FDRE                                         r  FMSC/crc_delay_reg[13]/C
                         clock pessimism             -0.618     2.352    
    SLICE_X51Y198        FDRE (Hold_fdre_C_D)         0.075     2.427    FMSC/crc_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FMSC/da_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/db_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.585     2.336    FMSC/gt0_txusrclk2_out
    SLICE_X51Y199        FDRE                                         r  FMSC/da_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  FMSC/da_reg[31]/Q
                         net (fo=1, routed)           0.100     2.577    FMSC/da[31]
    SLICE_X52Y199        FDRE                                         r  FMSC/db_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.854     2.969    FMSC/gt0_txusrclk2_out
    SLICE_X52Y199        FDRE                                         r  FMSC/db_reg[31]/C
                         clock pessimism             -0.618     2.352    
    SLICE_X52Y199        FDRE (Hold_fdre_C_D)         0.063     2.415    FMSC/db_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FMSC/da_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FMSC/db_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.584     2.335    FMSC/gt0_txusrclk2_out
    SLICE_X53Y196        FDRE                                         r  FMSC/da_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y196        FDRE (Prop_fdre_C_Q)         0.141     2.476 r  FMSC/da_reg[20]/Q
                         net (fo=1, routed)           0.110     2.586    FMSC/da[20]
    SLICE_X53Y197        FDRE                                         r  FMSC/db_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=390, routed)         0.854     2.969    FMSC/gt0_txusrclk2_out
    SLICE_X53Y197        FDRE                                         r  FMSC/db_reg[20]/C
                         clock pessimism             -0.618     2.352    
    SLICE_X53Y197        FDRE (Hold_fdre_C_D)         0.071     2.423    FMSC/db_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y4  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y42        FIFO34/storage_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y40        FIFO34/storage_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y37        FIFO34/storage_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X1Y33        FIFO34/storage_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y39        FIFO34/storage_reg_0_21/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y35        FIFO34/storage_reg_0_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X1Y34        FIFO34/storage_reg_0_27/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y43        FIFO34/storage_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X1Y39        FIFO34/storage_reg_0_32/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.334       205.026    MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X20Y186       PRBS_DATA/__main___o_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X20Y186       PRBS_DATA/__main___o_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X44Y196       FIFO34/graycounter1_q_binary_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X44Y198       FIFO34/graycounter1_q_binary_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X44Y198       FIFO34/graycounter1_q_binary_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X44Y199       FIFO34/graycounter1_q_binary_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X44Y199       FIFO34/graycounter1_q_binary_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X44Y199       FIFO34/graycounter1_q_binary_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X44Y199       FIFO34/graycounter1_q_binary_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X44Y196       FIFO34/graycounter1_q_binary_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X20Y193       PRBS_DATA/FSM_sequential_convert_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X20Y193       PRBS_DATA/FSM_sequential_convert_state_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X21Y193       PRBS_DATA/__main___aux_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X21Y193       PRBS_DATA/__main___aux_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X21Y193       PRBS_DATA/__main___aux_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X21Y193       PRBS_DATA/__main___aux_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X23Y195       PRBS_DATA/__main___data_type_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X20Y192       PRBS_DATA/__main___data_type_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X21Y192       PRBS_DATA/__main___index_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         4.167       3.667      SLICE_X21Y192       PRBS_DATA/__main___index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.748ns (25.371%)  route 2.200ns (74.629%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.658     8.928    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y199        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y199        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.326    10.118    
                         clock uncertainty           -0.056    10.062    
    SLICE_X66Y199        FDRE (Setup_fdre_C_CE)      -0.136     9.926    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.748ns (26.448%)  route 2.080ns (73.552%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.538     8.808    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.326    10.118    
                         clock uncertainty           -0.056    10.062    
    SLICE_X66Y197        FDRE (Setup_fdre_C_CE)      -0.136     9.926    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.748ns (26.448%)  route 2.080ns (73.552%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.538     8.808    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.326    10.118    
                         clock uncertainty           -0.056    10.062    
    SLICE_X66Y197        FDRE (Setup_fdre_C_CE)      -0.136     9.926    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.748ns (26.448%)  route 2.080ns (73.552%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.538     8.808    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.326    10.118    
                         clock uncertainty           -0.056    10.062    
    SLICE_X66Y197        FDRE (Setup_fdre_C_CE)      -0.136     9.926    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.748ns (26.448%)  route 2.080ns (73.552%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.538     8.808    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.326    10.118    
                         clock uncertainty           -0.056    10.062    
    SLICE_X66Y197        FDRE (Setup_fdre_C_CE)      -0.136     9.926    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.748ns (26.260%)  route 2.100ns (73.740%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.558     8.828    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.354    10.146    
                         clock uncertainty           -0.056    10.090    
    SLICE_X66Y198        FDRE (Setup_fdre_C_CE)      -0.136     9.954    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.748ns (26.260%)  route 2.100ns (73.740%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.558     8.828    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.354    10.146    
                         clock uncertainty           -0.056    10.090    
    SLICE_X66Y198        FDRE (Setup_fdre_C_CE)      -0.136     9.954    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.748ns (26.260%)  route 2.100ns (73.740%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.558     8.828    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.354    10.146    
                         clock uncertainty           -0.056    10.090    
    SLICE_X66Y198        FDRE (Setup_fdre_C_CE)      -0.136     9.954    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.748ns (26.260%)  route 2.100ns (73.740%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.558     8.828    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.354    10.146    
                         clock uncertainty           -0.056    10.090    
    SLICE_X66Y198        FDRE (Setup_fdre_C_CE)      -0.136     9.954    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.748ns (27.406%)  route 1.981ns (72.594%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 9.793 - 4.167 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.388     5.979    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.433     6.412 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.522     6.934    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X67Y198        LUT4 (Prop_lut4_I2_O)        0.105     7.039 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.563     7.602    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X67Y196        LUT4 (Prop_lut4_I2_O)        0.105     7.707 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.458     8.165    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X65Y196        LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.439     8.709    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X66Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.278     9.793    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.326    10.118    
                         clock uncertainty           -0.056    10.062    
    SLICE_X66Y196        FDRE (Setup_fdre_C_CE)      -0.136     9.926    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  1.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.578     2.329    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X65Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_fdre_C_Q)         0.141     2.470 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.525    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X65Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.848     2.963    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X65Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.329    
    SLICE_X65Y196        FDRE (Hold_fdre_C_D)         0.075     2.404    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.141%)  route 0.091ns (32.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.578     2.329    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X65Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_fdre_C_Q)         0.141     2.470 f  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.091     2.561    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X64Y196        LUT4 (Prop_lut4_I2_O)        0.045     2.606 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.606    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.848     2.963    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.622     2.342    
    SLICE_X64Y196        FDRE (Hold_fdre_C_D)         0.121     2.463    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.578     2.329    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.164     2.493 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.548    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.848     2.963    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.329    
    SLICE_X64Y196        FDRE (Hold_fdre_C_D)         0.060     2.389    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.576     2.327    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.164     2.491 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.123     2.613    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X66Y196        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.723 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.723    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_5
    SLICE_X66Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.846     2.961    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.635     2.327    
    SLICE_X66Y196        FDRE (Hold_fdre_C_D)         0.134     2.461    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.578     2.329    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.148     2.477 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.592    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.848     2.963    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.635     2.329    
    SLICE_X64Y196        FDRE (Hold_fdre_C_D)         0.000     2.329    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.577     2.328    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y197        FDRE (Prop_fdre_C_Q)         0.164     2.492 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.124     2.615    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X66Y197        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.725 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.725    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.848     2.962    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y197        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.635     2.328    
    SLICE_X66Y197        FDRE (Hold_fdre_C_D)         0.134     2.462    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.577     2.328    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.164     2.492 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.124     2.615    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X66Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.725 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.725    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_5
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.848     2.962    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y198        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism             -0.635     2.328    
    SLICE_X66Y198        FDRE (Hold_fdre_C_D)         0.134     2.462    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.576     2.327    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_fdre_C_Q)         0.164     2.491 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.124     2.614    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X66Y195        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.724 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.724    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_5
    SLICE_X66Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.846     2.961    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X66Y195        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism             -0.635     2.327    
    SLICE_X66Y195        FDRE (Hold_fdre_C_D)         0.134     2.461    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.974%)  route 0.167ns (53.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.578     2.329    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.148     2.477 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     2.644    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync5
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.848     2.963    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                         clock pessimism             -0.635     2.329    
    SLICE_X64Y196        FDRE (Hold_fdre_C_D)         0.023     2.352    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.750%)  route 0.233ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.578     2.329    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X65Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_fdre_C_Q)         0.141     2.470 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.233     2.702    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync4
    SLICE_X65Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.848     2.963    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X65Y196        FDRE                                         r  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
                         clock pessimism             -0.635     2.329    
    SLICE_X65Y196        FDRE (Hold_fdre_C_D)         0.076     2.405    TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y4  TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y2       TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2     TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X64Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X65Y196       TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C



