INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.ip_user_files/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/MUX6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/HI_LO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HI_LO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/CPU54/54-single-CPU/54-single-CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
