<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4 | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Lab 2 Design Planning2.1 Load the Design 进入lab2_dp目录并打开icc_shell， 打开orca_lib.mw下的orca_setup cell Take a look at the LayoutWindow. 看看跳出的LayoutWindow  The large greenish-blue rectangles are the macro an">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4">
<meta property="og:url" content="https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="Lab 2 Design Planning2.1 Load the Design 进入lab2_dp目录并打开icc_shell， 打开orca_lib.mw下的orca_setup cell Take a look at the LayoutWindow. 看看跳出的LayoutWindow  The large greenish-blue rectangles are the macro an">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2023-06-18T00:21:45.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:02.870Z">
<meta property="article:author" content="TDppy">
<meta property="article:tag" content="EDA工具">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4",
  "url": "https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2023-06-18T00:21:45.000Z",
  "dateModified": "2026-01-18T08:18:02.870Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-06-18T00:21:45.000Z" title="发表于 2023-06-18 00:21:45">2023-06-18</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:02.870Z" title="更新于 2026-01-18 08:18:02">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="Lab-2-Design-Planning"><a href="#Lab-2-Design-Planning" class="headerlink" title="Lab 2 Design Planning"></a>Lab 2 Design Planning</h1><h2 id="2-1-Load-the-Design"><a href="#2-1-Load-the-Design" class="headerlink" title="2.1 Load the Design"></a>2.1 Load the Design</h2><ol>
<li>进入lab2_dp目录并打开icc_shell，</li>
<li>打开orca_lib.mw下的orca_setup cell</li>
<li>Take a look at the LayoutWindow. 看看跳出的LayoutWindow</li>
</ol>
<p>The large greenish-blue rectangles are the macro and IO pad cells, and the small purple rectangles in the lower left corner (zoom in if you want to see them more clearly), are the standard cells.<br>大的蓝绿色矩形是宏单元格和IO单元格，左下角的紫色小矩形（如果想看得更清楚，可以放大）是标准单元格。</p>
<p>All of these cells are instantiated cells in the netlist.<br>所有这些单元格都是网络列表中的实例化单元格。</p>
<p>They are all stacked on top of each other at the origin (0,0).<br>它们都在原点（0,0）处堆叠在一起。</p>
<p>Apply timing and optimization controls which are specified in .&#x2F;scripts&#x2F;opt_ctrl.tcl<br>应用在.&#x2F;scripts&#x2F;opt_ctrl.tcl中时序和优化控制</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</span></span><br><span class="line"><span class="comment"># General timing and optimization control settings</span></span><br><span class="line"><span class="comment"># - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</span></span><br><span class="line">set_app_var timing_enable_multiple_clocks_per_reg <span class="literal">true</span></span><br><span class="line">set_app_var case_analysis_with_logic_constants <span class="literal">true</span></span><br><span class="line">set_app_var physopt_delete_unloaded_cells <span class="literal">false</span></span><br><span class="line"><span class="comment"># set physopt_power_critical_range 0.8</span></span><br><span class="line"><span class="comment"># set physopt_area_critical_range 0.8</span></span><br><span class="line">set_app_var enable_recovery_removal_arcs <span class="literal">true</span></span><br><span class="line"></span><br><span class="line"><span class="comment"># set_false_path from &lt;clock_name&gt; -to &lt;clock_name&gt;</span></span><br><span class="line">set_fix_multiple_port_nets -all -buffer_constants</span><br><span class="line">set_auto_disable_drc_nets -constant <span class="literal">false</span> </span><br><span class="line">set_timing_derate -max -early 0.95</span><br><span class="line"><span class="comment"># set_dont_use &lt;off_limit_cells&gt;</span></span><br><span class="line"><span class="comment"># set_prefer -min &lt;hold_fixing_cells&gt;</span></span><br><span class="line">set_max_area 0</span><br><span class="line">group_path -name INPUTS -from [all_inputs]</span><br><span class="line">group_path -name OUTPUTS -to [all_outputs]</span><br><span class="line">group_path -name COMBO -from [all_inputs] -to [all_outputs]</span><br><span class="line">set_ideal_network [all_fanout -flat -clock_tree]</span><br><span class="line"><span class="comment"># set_cost_priority &#123;max_transistion max_delay&#125;</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>Most of these settings are discussed in the Appendix of Unit 1. Some are discussed in later Units. Do not spend time here trying to<br>understand them<br>这些设置大多数在第一单元的附录中讨论过。其中一些将在后面的单元中讨论。不要在这里花时间试图去理解它们。</p>
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/1.png" class="" title="在这里插入图片描述">

<h2 id="2-2-Initialize-the-Floorplan"><a href="#2-2-Initialize-the-Floorplan" class="headerlink" title="2.2 Initialize the Floorplan"></a>2.2 Initialize the Floorplan</h2><p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/269635272">16、大概阐述下做floorplan的步骤？</a></p>
<ul>
<li><input disabled="" type="checkbox"> Create physical-only pad cell(PG cell,corner cell), specify pad cell location</li>
<li><input disabled="" type="checkbox"> Create floorplan(设置好die size和core area)</li>
<li><input disabled="" type="checkbox"> Insert pad filler</li>
<li><input disabled="" type="checkbox"> Place macros</li>
<li><input disabled="" type="checkbox"> Apply placement blockage</li>
<li><input disabled="" type="checkbox"> 添加physical only cells(tap cell, endcap cell, decap cell）</li>
<li><input disabled="" type="checkbox"> Build power network</li>
<li><input disabled="" type="checkbox"> 对于多电压域设计还要create voltage area等等</li>
</ul>
<p>The logical netlist from synthesis does not contain physical-only cells such as power and ground pad cells or corner pad cells. You have to therefore create these extra cells before being able to physically place them in the periphery area of your chip.<br>来自综合的逻辑网表不包含物理单元，如电源和接地单元或角落单元。你需要先创建这些单元，然后才能在芯片的外围区域摆放。</p>
<p>Create the corner and P&#x2F;G cells and define all pad cell positions using a provided script<br>创建这些角单元和P&#x2F;G单元，并使用一个提供的脚本来定义所有pad cell。</p>
<p>Hint：When typing use the [Tab] key for command&#x2F;option&#x2F;file completion.<br>输入时使用Tab键来补全命令&#x2F;选项&#x2F;文件</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">source</span> –<span class="built_in">echo</span> scripts/pad_cell_cons.tcl</span><br></pre></td></tr></table></figure>

<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># Create corners and P/G pads</span></span><br><span class="line">create_cell &#123;cornerll cornerlr cornerul cornerur&#125; pfrelr</span><br><span class="line">create_cell &#123;vss1left vss1right vss1top vss1bottom&#125; pv0i</span><br><span class="line">create_cell &#123;vdd1left vdd1right vdd1top vdd1bottom&#125; pvdi</span><br><span class="line">create_cell &#123;vss2left vss2right vss2top vss2bottom&#125; pv0a</span><br><span class="line">create_cell &#123;vdd2left vdd2right vdd2top vdd2bottom&#125; pvda</span><br><span class="line"></span><br><span class="line"><span class="comment"># Define corner pad locations</span></span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;cornerul&quot;</span> -side 1</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;cornerur&quot;</span> -side 2</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;cornerlr&quot;</span> -side 3</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;cornerll&quot;</span> -side 4</span><br><span class="line"></span><br><span class="line"><span class="comment"># Define signal and PG  pad locations</span></span><br><span class="line"></span><br><span class="line"><span class="comment"># Left side</span></span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_0&quot;</span> -side 1 -order 1</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_1&quot;</span> -side 1 -order 2</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_2&quot;</span> -side 1 -order 3</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_3&quot;</span> -side 1 -order 4</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_4&quot;</span> -side 1 -order 5</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_5&quot;</span> -side 1 -order 6</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_6&quot;</span> -side 1 -order 7</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_7&quot;</span> -side 1 -order 8</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_8&quot;</span> -side 1 -order 9</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vdd2left&quot;</span> -side 1 -order 10</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vdd1left&quot;</span> -side 1 -order 11</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vss1left&quot;</span> -side 1 -order 12</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vss2left&quot;</span> -side 1 -order 13</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_9&quot;</span> -side 1 -order 14</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_10&quot;</span> -side 1 -order 15</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_11&quot;</span> -side 1 -order 16</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_12&quot;</span> -side 1 -order 17</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_13&quot;</span> -side 1 -order 18</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_14&quot;</span> -side 1 -order 19</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pad_iopad_15&quot;</span> -side 1 -order 20</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pclk_iopad&quot;</span> -side 1 -order 21</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pll_bypass_iopad&quot;</span> -side 1 -order 22</span><br><span class="line"></span><br><span class="line"><span class="comment"># Top side</span></span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pc_be_iopad_0&quot;</span> -side 2 -order 1</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pc_be_iopad_1&quot;</span> -side 2 -order 2</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pc_be_iopad_2&quot;</span> -side 2 -order 3</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pc_be_iopad_3&quot;</span> -side 2 -order 4</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pdevsel_n_iopad&quot;</span> -side 2 -order 5</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pframe_n_iopad&quot;</span> -side 2 -order 6</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pgnt_n_iopad&quot;</span> -side 2 -order 7</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pidsel_iopad&quot;</span> -side 2 -order 8</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pirdy_n_iopad&quot;</span> -side 2 -order 9</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vdd2top&quot;</span> -side 2 -order 10</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vdd1top&quot;</span> -side 2 -order 11</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vss1top&quot;</span> -side 2 -order 12</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vss2top&quot;</span> -side 2 -order 13</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;ppar_iopad&quot;</span> -side 2 -order 14</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pperr_n_iopad&quot;</span> -side 2 -order 15</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;preq_n_iopad&quot;</span> -side 2 -order 16</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;prst_n_iopad&quot;</span> -side 2 -order 17</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pstop_n_iopad&quot;</span> -side 2 -order 18</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pserr_n_iopad&quot;</span> -side 2 -order 19</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;ptrdy_n_iopad&quot;</span> -side 2 -order 20</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sys_clk_iopad&quot;</span> -side 2 -order 21</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdr_clk_iopad&quot;</span> -side 2 -order 22</span><br><span class="line"></span><br><span class="line"><span class="comment"># Right side</span></span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_0&quot;</span> -side 3 -order 1</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_1&quot;</span> -side 3 -order 2</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_2&quot;</span> -side 3 -order 3</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_3&quot;</span> -side 3 -order 4</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_4&quot;</span> -side 3 -order 5</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_5&quot;</span> -side 3 -order 6</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_6&quot;</span> -side 3 -order 7</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_7&quot;</span> -side 3 -order 8</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_8&quot;</span> -side 3 -order 9</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vdd2right&quot;</span> -side 3 -order 10</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vdd1right&quot;</span> -side 3 -order 11</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vss1right&quot;</span> -side 3 -order 12</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vss2right&quot;</span> -side 3 -order 13</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_A_iopad_9&quot;</span> -side 3 -order 14</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_BWS_iopad_0&quot;</span> -side 3 -order 15</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_BWS_iopad_1&quot;</span> -side 3 -order 16</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_LD_iopad&quot;</span> -side 3 -order 17</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_RW_iopad&quot;</span> -side 3 -order 18</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;powersave_iopad&quot;</span> -side 3 -order 19</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;scan_en_iopad&quot;</span> -side 3 -order 20</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;pm66en_iopad&quot;</span> -side 3 -order 21</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;test_mode_iopad&quot;</span> -side 3 -order 22</span><br><span class="line"></span><br><span class="line"><span class="comment"># Bottom side</span></span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_CK_iopad&quot;</span> -side 4 -order 1</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_CKn_iopad&quot;</span> -side 4 -order 2</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_0&quot;</span> -side 4 -order 3</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_1&quot;</span> -side 4 -order 4</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_2&quot;</span> -side 4 -order 5</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_3&quot;</span> -side 4 -order 6</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_4&quot;</span> -side 4 -order 7</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_5&quot;</span> -side 4 -order 8</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_6&quot;</span> -side 4 -order 9</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vdd2bottom&quot;</span> -side 4 -order 10</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vdd1bottom&quot;</span> -side 4 -order 11</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vss1bottom&quot;</span> -side 4 -order 12</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;vss2bottom&quot;</span> -side 4 -order 13</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_7&quot;</span> -side 4 -order 14</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_8&quot;</span> -side 4 -order 15</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_9&quot;</span> -side 4 -order 16</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_10&quot;</span> -side 4 -order 17</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_11&quot;</span> -side 4 -order 18</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_12&quot;</span> -side 4 -order 19</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_13&quot;</span> -side 4 -order 20</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_14&quot;</span> -side 4 -order 21</span><br><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;sdram_DQ_iopad_15&quot;</span> -side 4 -order 22</span><br></pre></td></tr></table></figure>

<p>Look at the log output to verify that these cells have been created and constrained without any error or warning messages.<br>查看日志输出，以验证这些单元格是否已经创建和约束，没有任何错误或警告信息。</p>
<p>In a separate UNIX window look at the above script to help you answer the following questions. Check your answers against the solution in the back.<br>在一个单独的unix窗口中查看上面的脚本，以帮助您回答以下问题。对照后面的答案检查你的答案。</p>
<p><strong>Q1.1</strong><br>What is the command to create a pad cell called VDD_TEST using the reference cell pvdi? (Do not run this command!)<br>使用参考单元pvdi创建名为VDD_TEST的pad单元的命令是什么?(不要运行这个命令!)<br>create_cell {VDD_TEST} pvdi</p>
<p>man查询create_cell部分结果：</p>
<blockquote>
<p> The  following example creates leaf cells using library cells as<br>references.<br>         prompt&gt; create_cell {U3 U4} my_lib&#x2F;NAND2<br>         prompt&gt; create_cell “U5” my_lib&#x2F;NOR2</p>
</blockquote>
<p><strong>Q1.2</strong><br>What “side” is used to define the location of the upper-right corner cell (cornerur)?<br>哪个“边”用于定义右上角单元格(拐角)的位置?</p>
<p>man这个命令部分结果：</p>
<blockquote>
<pre><code>   -side side_number
          Specifies  the  die  edge on which the pad must reside. Pads are
          supported for rectangular floorplans only. The valid values  for
          this option are
          指定die的边缘在pad的位置，pad只支持矩形的floor paln，合法参数有：
    
          o 0 (default - no side constraints)

          o 1 (left side constraint)

          o 2 (top side constraint)

          o 3 (right side constraint)

          o 4 (bottom side constraint)

          The  default is 0, which means that the pad does not have a side
          constraint.
          默认是0，意味着pad没有边的约束
          
   -order order_number
          Specifies the placement order number for the pad. The  placement
          order  is  a  clockwise ordering constraint for the left and top
          sides. The placement order is a counterclockwise  ordering  con-
          straint  for the right and bottom sides. The order argument must
          be a positive integer.
          指定这个pad的布局顺序，布局顺序是从左上角开始顺时针数的。

          The default is 0, which means that the  pad  does  not  have  an
          ordering constraint.
          默认是0，意味着pad没有顺序约束
</code></pre>
</blockquote>
<p><strong>个人总结：</strong><br>我的理解是这样的，side为1~4分别指定的是pad在芯片的左、上、右、下，而order指定了在side确定的情况下，pad的顺序。<br>如图所示，我们将红框内放大，可以看到pad的具体名称。</p>
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/2.png" class="" title="在这里插入图片描述"><img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/3.png" class="" title="在这里插入图片描述">
<p>其中test_mode_iopad在最上面，是order最大的，即对应命令</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">set_pad_physical_constraints -pad_name <span class="string">&quot;test_mode_iopad&quot;</span> -side 3 -order 22</span><br></pre></td></tr></table></figure>
<p>可以得出结论，order的顺序是左下角最小，从左往后以此增大，从上往下依次增大，即<strong>坐标轴的递增关系。</strong></p>
<p>Initialize the floorplan:<br>Select Floorplan Initialize Floorplan…<br>Change the Core utilization to 0.8 (80%).<br>Change the Core to left&#x2F;right&#x2F;bottom&#x2F;top spacing to 30.<br>Click OK.<br>这一段无需翻译</p>
<ol start="3">
<li>Fit [F] the LayoutWindow and have a look at the chip’s core and periphery<br>areas. The blue hash-marked rectangles outside the chip along the top edge are<br>the unplaced macro cells. The purple objects along the right edge are all the<br>standard cells.<br>蓝色带散列标记的矩形是未布局的宏单元，右边缘紫色的是标准单元。</li>
</ol>
<p>Note: The corner cells are easily visible – look at the large blue<br>square that takes up the full layout view (labeled pfrelr).<br>There are four groups of four P&#x2F;G pads placed in the middle<br>of each side<br>注意:边角单元格很容易看到——看看占据整个布局视图的蓝色大方块(标记为pfrelr)。<br>有四组四个P&#x2F;G放置在每边的中间。</p>
<p><strong>个人总结：</strong><br>图中蓝色的是macro cell，紫色的是std cell，图中的macro cell有3类，一类是corner cell，在四个角，一类是iopad，占据大部分，最后是vdd和vss，用作供电和接地。我现在认为这里的pad其实只是个框，方便后面布局放入真正的元件，目前并没有物理上的实际功能。</p>
<ol start="4">
<li><p>Zoom into the periphery area of the chip and notice that the spacing between<br>all the pads is about equal<br>放大到芯片的外围区域，注意到所有pad之间的间距大约相等</p>
</li>
<li><p>Insert the pad fillers to fill the gaps between the pads.<br>插入pad fillers来填补pad之间的gap</p>
</li>
</ol>
<p>Depending on the technology and library being used, this may be needed for N- or P-well and&#x2F;or for power&#x2F;ground pad ring continuity.<br>根据所使用的技术和库，这可能需要用于P&#x2F;N well或P&#x2F;G pad ring continuity。</p>
<p>To keep the number of pad filler cells required to a minimum, specify the larger filler cells first in the list.<br>要将所需的填充单元格数量保持在最小值，先在列表中指定较大的filler单元。</p>
<p>Otherwise,a 1,000 um space will get filled with 200 x 5 um width cells, instead of one 1,000 um width cell. Enter the command in the box below or source the provided script scripts&#x2F;insert_pad_filler.tcl<br>否则，一个1000um的空间将被200个5um的单元填满，而不是1个1000um宽度的单元。在下方的方框中输入命令，或者使用提供的脚本<br>scripts&#x2F;insert_pad_filler.tcl</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">insert_pad_filler –cell <span class="string">&quot;pfeed10000 pfeed05000 \</span></span><br><span class="line"><span class="string">pfeed02000 pfeed01000 pfeed00500 pfeed00200 \</span></span><br><span class="line"><span class="string">pfeed00100 pfeed00050 pfeed00010 pfeed00005&quot;</span></span><br></pre></td></tr></table></figure>

<p>man insert_pad_filler的部分结果：</p>
<blockquote>
<p>ARGUMENTS<br>       -cell lib_cells<br>              Specifies  the  names  of  the pad filler cells to be used.  The<br>              tool adds the cells in the priority that they are specified.<br>也就是说，字符串中的序列就是优先级顺序，尽可能用大的filler，以减少填充的filler数量。</p>
</blockquote>
<ol start="6">
<li>Zoom into the space between two pad cells and notice the filler cells that have<br>been inserted.<br>放大两个pad cell之间的空间，注意到filler cell已经被插入了。</li>
</ol>
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/4.png" class="" title="在这里插入图片描述">

<ol start="7">
<li>Make the “logical” connection (no physical routing) between the<br>power&#x2F;ground signals and all power&#x2F;ground pins of the I&#x2F;O pads, macros and<br>standard cells, by executing the following script:<br>通过执行以下脚本，在P&#x2F;G信号和I&#x2F;O pad，macro和std cell之间建立逻辑连接</li>
</ol>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">source</span> –<span class="built_in">echo</span> scripts/connect_pg.tcl</span><br></pre></td></tr></table></figure>

<p>Note: There are 3 different power supplies in this design: VDD,<br>VDDQ and VDDO. The latter two are used in the periphery<br>of the chip.</p>
<p>**注意：**本设计有3种不同的电源VDD VDDQ VDDO，后两个用在芯片的外围。</p>
<ol start="8">
<li>Build the PAD area power supply ring: create_pad_rings<br>创建PAD区域电源环:create_pad_rings</li>
</ol>
<p>Zoom into the area between the pads to see that metal routes have been added, over the filler cells, to connect the existing power routes within each pad cell to form continuous P&#x2F;G pad rings.<br>放大PAD之间的区域，可以看到在填充单元上已经添加了金属线路，以连接每个PAD单元内现有的电源路由，形成连续的P&#x2F;G PAD环。</p>
<ol start="9">
<li>Save the design as “floorplan_init”:<br>save_mw_cel –as floorplan_init</li>
</ol>
<h2 id="2-3-Preplace-the-Macros-Connected-to-I-O-Pads"><a href="#2-3-Preplace-the-Macros-Connected-to-I-O-Pads" class="headerlink" title="2.3 Preplace the Macros Connected to I&#x2F;O Pads"></a>2.3 Preplace the Macros Connected to I&#x2F;O Pads</h2><p>In this task you will identify the macros that are connected to I&#x2F;O pad cells and you<br>will manually place them in the core area such that their connections to the I&#x2F;O pads<br>are as short as possible.<br>在本任务中，您将识别连接到I&#x2F;O pad单元的宏，并将它们手动放置在核心区域中，以便它们与I&#x2F;O pad的连接尽可能短。</p>
<ol>
<li><p>Zoom in to see the top periphery area shown in Figure 1 below.<br> 放大去看顶层的边缘区域，如下图1所示</p>
</li>
<li><p>Identify macros that connect to I&#x2F;O pads, as follows:<br> 查看连接到I&#x2F;O pad的宏，如下：</p>
</li>
</ol>
<p>Choose Select -&gt; Cells -&gt;By Types…<br>选择Select-&gt;Cell-&gt;By Types</p>
<p>Click the Uncheck All button in the top (Cell Type) section of the dialog box.<br>点击对话框中顶部的Uncheck All 按钮</p>
<p>Select the <strong>Macro</strong> cell type check box.<br>选择Macro cell种类的勾选框</p>
<p>Click the <strong>Select All</strong> button in lower left corner of the dialog box.<br>点击<strong>Select All</strong>按钮在对话框的左下角</p>
<p>Click OK.<br>点击OK</p>
<p>Notice that all the macros are now selected – highlighted in white.<br>注意所有macro现在都被选中了，以白色高亮。</p>
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/5.png" class="" title="在这里插入图片描述">
<p>Select the <strong>Flylines</strong> button from the top banner section of the LayoutWindow.<br>从LayoutWindow的顶部选择Flylines按钮</p>
<p>In the “Show flylines” panel that appears on the right side of the window click on the pull-down menu and choose Select to IO and Apply.<br>在窗口右侧的Show flylines面板中点击下拉菜单并选中Select to IO并Apply</p>
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/6.png" class="" title="在这里插入图片描述">
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/7.png" class="" title="在这里插入图片描述">
<p>Reduce the “brightness” to 50% or less to better see the three flylines.The three lower left macros show connections to the top IO pads.<br>把”亮度”调整到50%或者更小，以更好地看见3条飞线。左下角的三个macro显示了到顶层IO端口的连线。</p>
<ol start="3">
<li>Keep the “Show flylines” panel open and,if needed,adjust the viewing area(pan&#x2F;zoom) to see the picture below.If you accidentally unselect the macros and the flylines disappear,use the [Ctrl] key to reselect the three circled macros shown here,and the flylines will reappear.<br> 保持”Show flylines”面板打开，并且如果需要的话调整视图区域以查看下面的图。如果你意外地失去选中这些宏并飞线消失了，使用[Ctrl]键去重新选中这三个macros，并且飞线会重新出现。</li>
</ol>
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/8.png" class="" title="在这里插入图片描述">
<ol start="4">
<li>The three macros with a direct connection to IO pad cells are called I_CLOCK_GEN&#x2F;I_PLL_PCI, I_CLOCK_GEM_PLL_SD and I_CLOCK_GEN&#x2F;I_CLKMUL. Hover your mouse arrow over a cell to see its<br>information window in the lower-left area. The two PLLs in this design should<br>be placed towards the top left and right corners of the chip so they are closer<br>to their respective clock pads.</li>
</ol>
<p>这三个与IO pad 单元有直接连接的宏分别是<br>I_CLOCK_GEN&#x2F;I_PLL_PCI<br>I_CLOCK_GEM_PLL_SD<br>I_CLOCK_GEN&#x2F;I_CLKMUL<br>将你的鼠标箭头悬浮在一个cell上可以在左下角区域查看到它的信息。在该设计中这两个PLL应当被放置在芯片的左上方和右上方，这样他们会比较靠近响应的时钟pad。</p>
<ol start="5">
<li>Now you will manually move the I_PLL_PCI macro,which is connected to the left pad,into the core area.Keep in mind that you can use the undo button to back track your steps.<br>现在你将手动移动这个和左边pad有连接的I_PLL_PCI宏，移动到core area.记住你可以使用undo按钮（Ctrl + z）去回退你的步骤。<br>a. Select just the <strong>I_PLL_PCI</strong> macro using Selection Tool button.<br>只选择I_PLL_PCI宏用Selection 工具按钮（就是正常的箭头）</li>
</ol>
<p>b. Select the Move&#x2F;Resize Tool (M) I® button (may be in the left banner of the window) to begin the moving process.<br>选择移动按钮（按M），在窗口左侧选项栏，来开始移动的过程。</p>
<p>Drag the I_PLL_PCI macro to approximately the top-left comer of the core area. Leave some room to the edges of the core.<br>拖动I_PLL_PCI 宏到核心区域大概左上角的位置。<strong>注意离core的边界一点空间。</strong></p>
<p>c. With the PLL still selected, use the align functions to align the PLL to the top and left edges o f the core:<br>Click the Align Objects to Left align it to the core’s left edge button to From the pull-down menu select the Align Objects’<br>to Top button to align it to the core’s top edge <br>The PLL is now aligned with the edges of the core.<br>保持PLL仍然被选中，使用对其功能去对其PLL到core的上面和左边的边缘：<br>点击Align Objects to left按钮将其对其到核心左侧边缘，从下拉菜单中选择Align Objects to Top按钮来将它对齐到core的顶部边缘。<br>这个PLL现在对齐到了core的边缘。</p>
<p>d.To make sure that the cell is not moved by virtual flat placement, click on the “padlock button to lock it down. You should see an X through the cell now.<br>为了保证cell不被virtual flat placement移动，点击padlock按钮去把它锁起来。（也在窗口左侧工具栏）<br>This is an alternative to using <code>set_dont_touch_placement.</code></p>
<ol start="6">
<li><p>Try to move the “fixed” I_PLL_PCI macro.You should not be able to do so.If you are able to move it,use the undo button to put it back and “fix” it in place. Don’t worry if you make a mistake since you will be provided with a script to place these macros at the expected coordinates in a later step.<br>Use the ESC key as needed to return the cursor to the “select” mode.<br>尝试去移动这个“fixed”I_PLL_PCI 宏。你会发现现在做不到了。如果你能移动的话，使用undo按钮来撤回并修正到正确的位置。别担心你会犯错因为你稍后会提供一个脚本来放置这些宏到预期的坐标。<br>使用ESC键来使光标回到“选择”模式。</p>
</li>
<li><p>In the next steps you will repeat the steps above to move the other two macros<br>into the core area and near their respective IO pad cells. DO NOT spend too<br>much time on this step to get them perfectly placed. A script in the next step<br>will ensure correct placement<br>  下面的步骤中你会重复这些上述的步骤来移动另外两个macro到核心区域并且靠近他们对应的IO端口单元。不要花太多时间在这一步来得到他们完美的位置。下一步会给个脚本来确保正确地布局。</p>
</li>
</ol>
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/9.png" class="" title="在这里插入图片描述">
<p>点击I_PLL_SD来选择它，移动到core区域的右上角并对齐到右边和上边的边上。将其旋转180°以减少其互联线的长度。点击padlock按钮来锁住它。</p>
<p>选择并拖动I_CLKMUL到I_PLL_SD的左边。对齐到顶部的边。<br>从窗口左侧工具栏中的”Rotate”下拉菜单中选择Y-axis来沿Y方向镜像(&#x3D;在x方向翻转)以减少线长。<br>将I_CLKMUL和I_PLL_SD空出10个microns，使用Ctrl键选中这两个macro，指定分离偏置为10.<br>选择分离对象到右边按钮，再看I_CLKMUL 宏<br>点击小×关闭右侧的飞线面板。<br>你应当在选中宏时能看到一个大×。剩下的宏和标准单元将在下面的VF布局步骤中被放置好。</p>
<ol start="8">
<li>为了保证三个宏能放置好，可以source如下脚本</li>
</ol>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">source</span> -<span class="built_in">echo</span> scripts/preplace_macros.tcl</span><br></pre></td></tr></table></figure>
<h2 id="2-4-Perform-Virtual-Flat-Placement"><a href="#2-4-Perform-Virtual-Flat-Placement" class="headerlink" title="2.4 Perform Virtual Flat Placement"></a>2.4 Perform Virtual Flat Placement</h2><p>Normally, prior to performing virtual flat placement, any known macro placement constraints as well as hard&#x2F;soft placement blockages should be defined. We will skip these steps initially so that you can observe the “default” VF placement<br>behavior. After the first placement the above constraint will be applied and VF<br>placement will be performed again. You will notice a marked difference.<br>通常，在执行VFP之前，任何已知的宏放置约束以及硬&#x2F;软布局块该被定义。<br>我们一开始将跳过这些步骤，以便观察“默认”VFP行为。在第一次布局后上面的约束将被应用并且VFP将再次被执行。<br>您将注意到一个显著的差异。</p>
<ol>
<li>Verify that the current VF placement strategy options have default settings:<br>验证当前的VFP策略选项由默认的设置</li>
</ol>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">report_fp_placement_strategy</span><br></pre></td></tr></table></figure>



<ol start="2">
<li>Apply a sliver size of 10 to prevent standard cells from being placed in narrow channels(&lt;10um)between macros:<br>  为防止标准单元被放置在小于10um的狭窄通道中，应用大小为10um的条带</li>
</ol>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">set_fp_placement_strategy -sliver_size 10</span><br></pre></td></tr></table></figure>
<ol start="3">
<li>Execute a timing-driven VF placement with “no hierarchy gravity”(to ensure that the “logical hierarchy” does not affect placement of this non-hierarchical or flat layout):<br>在“无层级重力”的情况下<strong>执行一个时间驱动的VF版图</strong>(以确保“逻辑层级”不会影响这个无层级或扁平布局的版图):</li>
</ol>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">create_fp_placement -timing_driven -no_hierarchy_gravity</span><br></pre></td></tr></table></figure>
<ol start="4">
<li>Examine the global route congestion map:<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/10.png" class="" title="在这里插入图片描述"></li>
</ol>
<p> 检查全局路径拥塞图<br> 点击全局路径拥塞图按钮，在弹出的面板上点击reload按钮<br>弹出了一个对话框，包含下面这条待执行的的阻塞分析命令。<br>点击OK</p>
<ol start="5">
<li>An “Errors” box appears in the GUI - click OK.<br>If you scroll up in the log to the beginning of the congestion analysis output, you will see an “Error” message (PSYN-348) about a macro that “is not fixed”. You can safely ignore this. You could “fix” all macro placements prior to the congestion analysis to avoid the PSYN-348 error. However, you will be running <strong>create_fp_placement</strong> again to modify macro placement, so you don’t want fixed placement on the macros yet.</li>
</ol>
<p>一个“错误”框出现在GUI中，点击确定。如果您向上滚动日志到拥塞分析输出的开始，您将看到一个关于宏的“错误”消息(PSYN-348) 是”is not fixed”。你可以放心地忽略它。你可以在拥塞分析之前“fix”所有宏布局以避免出现psyn -348错误。但是，你可以再次运行<code>create_fp_placement</code>来修改宏布局，所以你目前还不希望宏的位置固定。</p>
<ol start="6">
<li><p>Close the Global Route Congestion panel on the right by clicking on the small “x” in its upper right corner.<br>关闭右侧的Global Route Congestion面板通过点右上角的小×</p>
</li>
<li><p>Routing of power and ground straps and macro rings for this design can be made easier if we turn some of the macros into arrays.Source the script below to apply macro placement constraints to accomplish the following goals.<br>如果我们将一些macro放到array中，布线该设计的电源和接地straps和macro环会更容易。Source这个脚本以应用macro布局约束来完成下面的目标。</p>
</li>
</ol>
<ul>
<li>Place macros as close to the edges of the chip as possible<br>尽可能贴近芯片地布局宏</li>
<li>Group macros together as much as possible<br>尽可能将宏放在一起</li>
<li>Turn on virtual IPO to mimic timing optimization (and prevent<br> unnecessary placement optimization)<br>打开虚拟IPO以模拟定时优化（并防止不必要的布局优化）</li>
<li>Limit the legal placement orientation of some RAMs<br> 限制一些RAM的合法布局方向</li>
</ul>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">source</span> -<span class="built_in">echo</span> scripts/macro_place_cons.tcl</span><br></pre></td></tr></table></figure>

<ol start="8">
<li>Double check your settings.Suggestions:Use the up-arrow in the icc_shell window to find and re-execute the “strategy” command:<br>二次检查你的设置。建议：使用icc窗口中的向上箭头去找到并重新执行strategy命令：</li>
</ol>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">report_fp_placement_strategy</span><br><span class="line">report_fp_macro_options</span><br></pre></td></tr></table></figure>

<ol start="9">
<li>Source the following script to set a hard keepout margin of 10 microns around all macros. This will make it easier to create P&#x2F;G rings around the macros and avoid congestion as well as signal routing DRCs around the macros:<br>参考下面的脚本在所有的宏周围设置一个10微米左右的硬边界。这将使得在宏周围创建P&#x2F;G环更加容易，并避免拥塞以及围绕宏的信号路由DRC:</li>
</ol>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">source</span> -<span class="built_in">echo</span> scripts/keepout.tcl</span><br></pre></td></tr></table></figure>
<img src="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/11.png" class="">

<ol start="10">
<li>Take one last look at the macro placement before running the VF placer again:<br> 在再次运行VF placer之前再次看一遍宏布局</li>
</ol>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">create_fp_placement -timing_driven -no_hierarchy_gravity</span><br></pre></td></tr></table></figure>

<ol start="11">
<li><p>Analyze the global route congestion map again. You need to click Reload OK to update the map. An “Error” box appears in the GUI - click OK (similar to step5).<br>There should not be any congestion issues.<br>Close the analysis panel on the right by clicking on the small “x”.<br>再次分析全局布线阻塞图。分析完以后关闭该面板。</p>
</li>
<li><p>Lock down all macros:<br>set_dont_touch_placement [all_macro_cells]</p>
</li>
<li><p>Save the cell:<br>save_mw_cel -as floorplan_placed</p>
</li>
</ol>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/">https://www.whyc.fun/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/EDA%E5%B7%A5%E5%85%B7/">EDA工具</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&Basic Flow</div></div><div class="info-2"><div class="info-item-1">Lab1 Data Setup&amp;Basic Flow1.1 Create a Milkyway librarylab1_data_setup目录下有.synopsys_dc.setupscriptsrisc_chip.mwdesign_data 其中.synopsys_dc.setup中设置了若干变量，设置了搜索路径、verilog设计、sdc、def、tech_file、tlu、db库等的路径，以方便在后面使用icc时能直接调用。 启动icc_shell后会自动调用.synopsys_dc.setup，可以通过printvar来验证变量是否已设置 了解了.synopsys_dc.setup后，下面就创建设计库（即Milkyway library)写入库的路径、库名、tf文件路径、添加reference libraries，这些都可以使用刚刚加载的变量名来替代。其中reference libraries需要添加ref&#x2F;mw_lib&#x2F;的sc、ram16x128、io三个库 这些库是Milkyway参考库：  信息是以被称为“views”的形式存储的，例如...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-digital-ic-design-reading-notes/" title="【IC设计】数字IC设计读书笔记"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【IC设计】数字IC设计读书笔记</div></div><div class="info-2"><div class="info-item-1"> 打算后面将IC设计流程方面的书籍笔记记在这里，近期每天持续更新（除非导师换方向 ）  《专用集成电路设计实用教程》集成电路系统的组成 数字电路模块：RISC_CORE 大部分数字电路使用同一个时钟源，经过时钟产生电路，协同各部分运行。即同步电路。 数字电路大致可以分为数据通路和控制通路。数据通路指进行加减乘除的运算器，控制通路是控制数据流通和信号开关等的逻辑电路。  模拟电路模块：A&#x2F;D模拟电路相关的有模数转换器ADC，数模转换器DAC，可编程增益放大器PGA，通过数字电路来控制模拟增益锁相环PLL，用于产生高频时钟和进行时钟信号的相位校正  IP核模块：MPEG4、DSP、CONDEC、USBIP核的出现是IC产业分工的结果，使得一些公司写IP，一些公司复用IP，从而IP用的放心，也开发的更快。USB是IP核，也是输入输出设备。  内存模块：RAM内存占据了大部分芯片面积，在低功耗设计中要注意内存功耗在芯片功耗中的比例。  输入输出PAD 这里的PAD就是端口的意思，USB接口就是一种I&#x2F;O PAD。 由于I&#x2F;O PAD是直接与外部世界相连接的特...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/Q3/ic-design-icc-workshop-lab1-data-prep-basic-flow-script-summary/" title="【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】</div></div><div class="info-2"><div class="info-item-1">Task 1 Create a Milkyway library先进入lab1_data_setup目录，打开icc_shell，创建项目 1create_mw_lib -technology $tech_file -mw_reference_library &quot;$mw_path/sc $mw_path/io $mw_path/ram16x128&quot; -bus_naming_style &#123;[%d]&#125; -open $my_mw_lib  然后ls risc_chip.mw查看是否创建成功  Task 2 Load the Nestlist,TLU+,Constraints and Controls12345678910111213141516171819import_designs $verilog_file -format verilog -top $top_designset_tlu_plus_files -max_tluplus $tlup_max -min_tluplus $tlup_min -tech2itf_map $tlup_map...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/" title="【IC设计】Synopsys数字IC设计流程"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-11</div><div class="info-item-2">【IC设计】Synopsys数字IC设计流程</div></div><div class="info-2"><div class="info-item-1">数字IC设计流程数字IC设计流程如下：需求-&gt;芯片定义specification-&gt;算法描述（一般用C++)-&gt;RTL级描述（Verilog）-&gt;HDL功能仿真-&gt;逻辑综合（DC）-&gt;门级仿真（仿真网表）-&gt;形式化验证&gt;物理设计（floor plan，place，cts，route等）-&gt;签核（chip finish，StarRC提取寄生RC，PT时序分析，DRC&amp;LVS等） 前端设计RTL编写和HDL仿真  用Verilog实现芯片各个模块的功能，如写一个四位乘法器multipleir.v和它的测试文件tb_multiplier.v并使用VCS编译并仿真，使用Verdi查看波形，通过RTL功能验证。 逻辑综合使用DC（Design Compiler）综合RTL代码，生成门级网表（Gate-Level Netlist）。   具体来说，DC实际上将RTL先翻译成 了内部可识别的GTECH形式的中间代码，然后再根据所提供的目标库和设计约束来映射和优化出最终的网表文件netlist.v。     在使用Synopsys D...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc-workshop-lab1-data-prep-basic-flow-script-summary-1/" title="【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】 (1)"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-04</div><div class="info-item-2">【IC设计】ICC workshop Lab1 数据准备&amp;基本流程 【脚本总结】 (1)</div></div><div class="info-2"><div class="info-item-1">Task 1 Create a Milkyway library先进入lab1_data_setup目录，打开icc_shell，创建项目 1create_mw_lib -technology $tech_file -mw_reference_library &quot;$mw_path/sc $mw_path/io $mw_path/ram16x128&quot; -bus_naming_style &#123;[%d]&#125; -open $my_mw_lib  然后ls risc_chip.mw查看是否创建成功  Task 2 Load the Nestlist,TLU+,Constraints and Controls12345678910111213141516171819import_designs $verilog_file -format verilog -top $top_designset_tlu_plus_files -max_tluplus $tlup_max -min_tluplus $tlup_min -tech2itf_map $tlup_map...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-dc-tool-target-link-synthetic-symbol-libraries/" title="【IC设计】DC工具的target、link、synthetic、symbol库"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-01</div><div class="info-item-2">【IC设计】DC工具的target、link、synthetic、symbol库</div></div><div class="info-2"><div class="info-item-1">Specifying Libraries You use dc_shell variables to specify the libraries used by Design  Compiler.Table 4-1 lists  the variables for each library type as well  as the typical file extension for the library.  你使用dc_shell变量去指定dc要使用的库。下表列出了每种库以及对应的常用扩展名    Library type Variable Default File extension    Target library target_library {“your_library.db”} .db   Link library link_library {“*”,”your_library.db”} .db   Symbol library symbol_library {“your_library.sdb”} .sdb   DesignWare library synthe...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task5-9/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-07-08</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task5-9</div></div><div class="info-2"><div class="info-item-1">ICC1 workshop lab guide2.5 Create P&#x2F;G Rings Around Macro GroupsIn the task following this one you will use “Power Network Synthesis” (PNS) toautomate the creation of power&#x2F;ground core and individual macro rings, as well asvertical and horizontal straps. If you want to create rings around groups of macros,that is done prior to PNS, which is what this task will accomplish.在接下来的任务中，你将使用电源网络综合去自动地创建P&#x2F;G核心和单个宏环，以及垂直和水平绑带。如果你想在宏组周围创建环，则需要在PNS之前完成，这就是这次要完成的任务。  We have created a script...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab1-data-setup-basic-flow/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-21</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab1 Data Setup&amp;Basic Flow</div></div><div class="info-2"><div class="info-item-1">Lab1 Data Setup&amp;Basic Flow1.1 Create a Milkyway librarylab1_data_setup目录下有.synopsys_dc.setupscriptsrisc_chip.mwdesign_data 其中.synopsys_dc.setup中设置了若干变量，设置了搜索路径、verilog设计、sdc、def、tech_file、tlu、db库等的路径，以方便在后面使用icc时能直接调用。 启动icc_shell后会自动调用.synopsys_dc.setup，可以通过printvar来验证变量是否已设置 了解了.synopsys_dc.setup后，下面就创建设计库（即Milkyway library)写入库的路径、库名、tf文件路径、添加reference libraries，这些都可以使用刚刚加载的变量名来替代。其中reference libraries需要添加ref&#x2F;mw_lib&#x2F;的sc、ram16x128、io三个库 这些库是Milkyway参考库：  信息是以被称为“views”的形式存储的，例如...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-2-Design-Planning"><span class="toc-number">1.</span> <span class="toc-text">Lab 2 Design Planning</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#2-1-Load-the-Design"><span class="toc-number">1.1.</span> <span class="toc-text">2.1 Load the Design</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-2-Initialize-the-Floorplan"><span class="toc-number">1.2.</span> <span class="toc-text">2.2 Initialize the Floorplan</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-3-Preplace-the-Macros-Connected-to-I-O-Pads"><span class="toc-number">1.3.</span> <span class="toc-text">2.3 Preplace the Macros Connected to I&#x2F;O Pads</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-4-Perform-Virtual-Flat-Placement"><span class="toc-number">1.4.</span> <span class="toc-text">2.4 Perform Virtual Flat Placement</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>