module tb_mux2bit;
    reg [1:0] a, b;
    reg S;
    wire [1:0] y;

    // Instantiate the mux
    mux2bit_dataflow uut (.a(a), .b(b), .S(S), .y(y));

    initial begin
        $monitor("time=%0t | a=%b b=%b sel=%b -> y=%b", $time, a, b, sel, y);
        
        // Test cases
        a = 2'b00; b = 2'b11; S = 0; #10;
        a = 2'b00; b = 2'b11; S = 1; #10;
        a = 2'b10; b = 2'b01; S = 0; #10;
        a = 2'b10; b = 2'b01; S = 1; #10;

        $finish;
    end
endmodule
