
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'kabazoka' on host 'DESKTOP-4B1DOJ5.' (Linux_x86_64 version 5.15.167.4-microsoft-standard-WSL2) on Thu Dec 12 14:44:50 CST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/kabazoka/Documents/Github/Edge-MoE'
Sourcing Tcl script 'vitis_hls.tcl'
INFO: [HLS 200-1510] Running: open_project vitis_hls_project 
INFO: [HLS 200-10] Opening project '/home/kabazoka/Documents/Github/Edge-MoE/vitis_hls_project'.
INFO: [HLS 200-1510] Running: set_top ViT_compute 
INFO: [HLS 200-1510] Running: add_files src/add.cpp 
INFO: [HLS 200-10] Adding design file 'src/add.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/attention.cpp 
INFO: [HLS 200-10] Adding design file 'src/attention.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/conv.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/gelu.cpp 
INFO: [HLS 200-10] Adding design file 'src/gelu.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/layernorm.cpp 
INFO: [HLS 200-10] Adding design file 'src/layernorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/linear.cpp 
INFO: [HLS 200-10] Adding design file 'src/linear.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/moe.cpp 
INFO: [HLS 200-10] Adding design file 'src/moe.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/ViT_compute.cpp -cflags -I/tools/Xilinx/Vitis_HLS/2022.1/include 
INFO: [HLS 200-10] Adding design file 'src/ViT_compute.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench/e2e.cpp -cflags -I/tools/Xilinx/Vitis_HLS/2022.1/include -L/usr/lib/x86_64-linux-gnu -csimflags -L/usr/lib/x86_64-linux-gnu -lpthread -lm 
INFO: [HLS 200-10] Adding test bench file 'testbench/e2e.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/kabazoka/Documents/Github/Edge-MoE/vitis_hls_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Starting C simulation...
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench/e2e.cpp in debug mode
   Generating csim.exe
Current working directory: /home/kabazoka/Documents/Github/Edge-MoE/vitis_hls_project/solution1/csim/build
Loading inputs... done!
Running kernel... Looping 2 times for II measurement... done!

Sample of values from x vs. l11_x_post_moe:
[[-0.35526180,  0.10269570, -0.94465995,  0.40484881, -0.76812243],    [[-0.34556007,  0.11370945, -0.93495345,  0.41630530, -0.76336122],
 [ 1.06935954, -4.42804670, -3.32615423, -2.93409991,  5.92269945],     [ 1.09150505, -4.41946030, -3.31387663, -2.91642094,  5.94460821],
 [ 0.40219927, -1.68404651, -1.55453610, -2.05670595,  3.94254112],     [ 0.41870880, -1.66096807, -1.54463673, -2.03807640,  3.96078610],
 [ 1.31542158, -3.59187698, -3.03477859, -3.40772152,  4.77640247],     [ 1.34106374, -3.57080722, -3.02828121, -3.39362216,  4.80466557],
 [ 0.04758787, -4.07111025, -3.18066263, -2.29135060,  5.33304572]]     [ 0.07477593, -4.05317545, -3.15477252, -2.26376057,  5.35678482]]

MSE: 0.00151473
MAE: 0.0208538
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 503.01 seconds. CPU system time: 0.56 seconds. Elapsed time: 503.44 seconds; current allocated memory: -1033.656 MB.
C simulation completed successfully.
Starting synthesis...
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 462.914 MB.
INFO: [HLS 200-10] Analyzing design file 'src/ViT_compute.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/tools/Xilinx/Vitis_HLS/2022.1/include/gmp.h:2227:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/tools/Xilinx/Vitis_HLS/2022.1/include/gmp.h:2227:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/tools/Xilinx/Vitis_HLS/2022.1/include/gmp.h:2227:345)
WARNING: [HLS 207-5553] unexpected pragma argument '<', expects identifier (src/ViT_compute.cpp:130:62)
WARNING: [HLS 207-5553] unexpected pragma argument '<', expects identifier (src/ViT_compute.cpp:131:62)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/tools/Xilinx/Vitis_HLS/2022.1/include/gmp.h:2227:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/tools/Xilinx/Vitis_HLS/2022.1/include/gmp.h:2227:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/tools/Xilinx/Vitis_HLS/2022.1/include/gmp.h:2227:383)
WARNING: [HLS 207-5292] unused parameter 'chn' (/tools/Xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:322:55)
INFO: [HLS 200-10] Analyzing design file 'src/moe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/linear.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/layernorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/gelu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv.cpp' ... 
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/conv.cpp:150:273)
Resolution: For help on HLS 214-109 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-109.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/conv.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'src/attention.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 149.33 seconds. CPU system time: 6.21 seconds. Elapsed time: 155.6 seconds; current allocated memory: 496.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/include/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/include/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_one_time_weights(ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/ViT_compute.cpp:22:45)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_one_time_weights(ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/ViT_compute.cpp:54:89)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::pragma() const' into 'hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:146:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:82)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:93:53)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:70:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:89:47)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:91:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:264:103)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:264:138)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:264:117)
INFO: [HLS 214-131] Inlining function 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'patch_embed_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:138:65)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (src/layernorm.cpp:26:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (src/layernorm.cpp:40:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (src/layernorm.cpp:54:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (src/layernorm.cpp:68:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (src/layernorm.cpp:91:26)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/layernorm.cpp:132:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/layernorm.cpp:127:26)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::pragma() const' into 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (src/linear.cpp:82:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (src/linear.cpp:82:25)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int)' (src/linear.cpp:85:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (src/linear.cpp:146:34)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (src/linear.cpp:146:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int)' (src/linear.cpp:191:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int)' (src/linear.cpp:191:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'read_in_stream_indirect(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int, unsigned int, unsigned int)' (src/linear.cpp:302:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'read_in_stream_indirect(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int, unsigned int, unsigned int)' (src/linear.cpp:302:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::pragma() const' into 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:146:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:146:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:146:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:82)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> gelu<16ul>(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (src/gelu.cpp:220:14)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> gelu<16ul>(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (src/gelu.cpp:220:2)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:483:45)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:494:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:483:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:492:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:492:68)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:492:68)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:492:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int)' (src/linear.cpp:236:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int)' (src/linear.cpp:236:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::vector(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:117:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator*=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:191:82)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator*=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:191:96)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator*=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:191:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:381:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:370:39)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:370:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::vector(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:380:26)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator*=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool)' (src/linear.cpp:380:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::pragma() const' into 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:117:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:117:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:102:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:102:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:199:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:164:51)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:171:38)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:198:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'prepare_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&)' (src/attention.cpp:346:25)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:454:35)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:429:54)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:430:49)
INFO: [HLS 214-131] Inlining function 'hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:432:47)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:432:47)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:449:25)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:449:49)
INFO: [HLS 214-131] Inlining function 'hls::operator+(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const&)' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' (src/add.cpp:18:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (src/linear.cpp:146:34)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int)' (src/linear.cpp:146:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::pragma() const' into 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_w_gate(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (src/moe.cpp:47:57)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 2ul>::pragma() const' into 'hls::vector<unsigned int, 2ul>::vector(unsigned int const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:117:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::vector(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:117:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::vector(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:117:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator+=(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const&)' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/moe.cpp:191:16)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::vector(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/moe.cpp:173:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::vector(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/moe.cpp:179:27)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/moe.cpp:188:2)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/moe.cpp:188:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'update_softmax_info(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (src/moe.cpp:209:15)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::pragma() const' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 2ul>::pragma() const' into 'hls::vector<unsigned int, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:144:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:153:33)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:153:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:154:34)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:154:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:156:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:159:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:158:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'finalize_topk_scores_softmax(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/moe.cpp:239:47)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'finalize_topk_scores_softmax(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/moe.cpp:239:2)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 2ul>::vector(unsigned int const&)' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&)' (src/moe.cpp:257:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::vector(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&)' (src/moe.cpp:258:38)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'write_gate_results(hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&, unsigned int (*) [129], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [129], unsigned int*)' (src/moe.cpp:111:50)
INFO: [HLS 214-131] Inlining function 'hls::vector<unsigned int, 2ul>::operator[](unsigned long)' into 'write_gate_results(hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&, unsigned int (*) [129], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [129], unsigned int*)' (src/moe.cpp:106:35)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::vector(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'zero_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' (src/moe.cpp:299:37)
INFO: [HLS 214-131] Inlining function 'compute_norm1(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' into 'ViT_compute' (src/ViT_compute.cpp:151:13)
INFO: [HLS 214-131] Inlining function 'compute_norm2(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24])' into 'ViT_compute' (src/ViT_compute.cpp:175:13)
INFO: [HLS 214-131] Inlining function 'compute_moe(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [384][192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [384], ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192][384], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' into 'ViT_compute' (src/ViT_compute.cpp:192:17)
INFO: [HLS 214-291] Loop '_ln104_for_each_expert_index' is marked as complete unroll implied by the pipeline pragma (src/moe.cpp:104:39)
INFO: [HLS 214-291] Loop '_ln147_for_each_j' is marked as complete unroll implied by the pipeline pragma (src/moe.cpp:147:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_1' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:118:23)
INFO: [HLS 214-291] Loop '_ln182_for_each_out_dim' is marked as complete unroll implied by the pipeline pragma (src/moe.cpp:182:34)
INFO: [HLS 214-291] Loop '_ln185_for_offset_in_dim' is marked as complete unroll implied by the pipeline pragma (src/moe.cpp:185:132)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_1' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:124)
INFO: [HLS 214-291] Loop '_ln42_for_each_expert_write_offset' is marked as complete unroll implied by the pipeline pragma (src/moe.cpp:42:38)
INFO: [HLS 214-291] Loop '_ln45_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (src/moe.cpp:45:47)
INFO: [HLS 214-291] Loop '_ln142_for_block_dim' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:142:242)
INFO: [HLS 214-291] Loop '_ln144_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:144:40)
INFO: [HLS 214-291] Loop '_ln425_for_offset_attn_patch' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:425:51)
INFO: [HLS 214-291] Loop '_ln427_for_each_head' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:427:47)
INFO: [HLS 214-291] Loop '_ln444_for_offset_attn_patch' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:444:47)
INFO: [HLS 214-291] Loop '_ln447_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:447:44)
INFO: [HLS 214-291] Loop '_ln344_for_each_pack_idx' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:344:47)
INFO: [HLS 214-291] Loop '_ln162_for_each_unpack_idx' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:162:49)
INFO: [HLS 214-291] Loop '_ln169_for_each_head' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:169:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_541_16' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:541:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_15' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:537:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_531_14' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:531:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_13' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:302:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_12' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:294:28)
INFO: [HLS 214-291] Loop '_ln84_for_offset_q_patch' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:84:28)
INFO: [HLS 214-291] Loop '_ln86_for_each_head' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:86:46)
INFO: [HLS 214-291] Loop '_ln95_for_offset_q_patch' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:95:43)
INFO: [HLS 214-291] Loop '_ln100_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:100:44)
INFO: [HLS 214-291] Loop '_ln113_for_offset_q_patch' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:113:48)
INFO: [HLS 214-291] Loop '_ln115_for_each_head' is marked as complete unroll implied by the pipeline pragma (src/attention.cpp:115:47)
INFO: [HLS 214-291] Loop '_ln365_for_block_j' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:365:243)
INFO: [HLS 214-291] Loop '_ln368_for_offset_j' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:368:132)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_191_1' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:191:124)
INFO: [HLS 214-291] Loop '_ln231_for_block_j' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:231:243)
INFO: [HLS 214-291] Loop '_ln234_for_offset_j' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:234:132)
INFO: [HLS 214-291] Loop '_ln481_for_each_out_dim_offset' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:481:45)
INFO: [HLS 214-291] Loop '_ln487_for_each_in_dim_offset' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:487:40)
INFO: [HLS 214-291] Loop '_ln490_for_each_out_dim_offset' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:490:45)
INFO: [HLS 214-291] Loop 'gelu_loop' is marked as complete unroll implied by the pipeline pragma (src/gelu.cpp:217:16)
INFO: [HLS 214-291] Loop '_ln298_for_block_j' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:298:241)
INFO: [HLS 214-291] Loop '_ln300_for_offset_j' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:300:132)
INFO: [HLS 214-291] Loop '_ln187_for_block_j' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:187:241)
INFO: [HLS 214-291] Loop '_ln189_for_offset_j' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:189:132)
INFO: [HLS 214-291] Loop '_ln74_for_each_row' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:74:33)
INFO: [HLS 214-291] Loop '_ln77_for_block_col' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:77:249)
INFO: [HLS 214-291] Loop '_ln80_for_offset_col' is marked as complete unroll implied by the pipeline pragma (src/linear.cpp:80:43)
INFO: [HLS 214-291] Loop '_ln125_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (src/layernorm.cpp:125:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_2' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:294:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_1' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:266:27)
INFO: [HLS 214-291] Loop '_ln89_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (src/layernorm.cpp:89:31)
INFO: [HLS 214-291] Loop '_ln66_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (src/layernorm.cpp:66:39)
INFO: [HLS 214-291] Loop '_ln52_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (src/layernorm.cpp:52:39)
INFO: [HLS 214-291] Loop '_ln38_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (src/layernorm.cpp:38:39)
INFO: [HLS 214-291] Loop '_ln24_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (src/layernorm.cpp:24:39)
INFO: [HLS 214-291] Loop '_ln68_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (src/conv.cpp:68:47)
INFO: [HLS 214-291] Loop '_ln73_for_block_x' is marked as complete unroll implied by the pipeline pragma (src/conv.cpp:73:235)
INFO: [HLS 214-291] Loop '_ln80_for_block_x' is marked as complete unroll implied by the pipeline pragma (src/conv.cpp:80:231)
INFO: [HLS 214-291] Loop '_ln84_for_offset_dim' is marked as complete unroll implied by the pipeline pragma (src/conv.cpp:84:47)
INFO: [HLS 214-291] Loop '_ln87_for_offset_x' is marked as complete unroll implied by the pipeline pragma (src/conv.cpp:87:49)
INFO: [HLS 214-291] Loop '_ln49_for_each_dim_out_write_offset' is marked as complete unroll implied by the pipeline pragma (src/ViT_compute.cpp:49:39)
INFO: [HLS 214-291] Loop '_ln52_for_each_x' is marked as complete unroll implied by the pipeline pragma (src/ViT_compute.cpp:52:51)
INFO: [HLS 214-291] Loop '_ln20_for_offset_dim_out' is marked as complete unroll implied by the pipeline pragma (src/ViT_compute.cpp:20:39)
INFO: [HLS 214-186] Unrolling loop '_ln116_for_each_expert' (src/moe.cpp:116:29) in function 'write_gate_results' completely with a factor of 16 (src/moe.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop '_ln104_for_each_expert_index' (src/moe.cpp:104:39) in function 'write_gate_results' completely with a factor of 2 (src/moe.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop '_ln88_for_each_expert' (src/moe.cpp:88:25) in function 'write_gate_results' completely with a factor of 16 (src/moe.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:118:23) in function 'compute_gating' completely with a factor of 2 (src/moe.cpp:249:0)
INFO: [HLS 214-186] Unrolling loop '_ln236_for_each_expert' (src/moe.cpp:236:29) in function 'finalize_topk_scores_softmax' completely with a factor of 2 (src/moe.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop '_ln147_for_each_j' (src/moe.cpp:147:28) in function 'top_k' completely with a factor of 2 (src/moe.cpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:118:23) in function 'compute_gating_for_patch' completely with a factor of 16 (src/moe.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop '_ln182_for_each_out_dim' (src/moe.cpp:182:34) in function 'compute_gating_for_patch' completely with a factor of 16 (src/moe.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop '_ln185_for_offset_in_dim' (src/moe.cpp:185:132) in function 'compute_gating_for_patch' completely with a factor of 8 (src/moe.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:124) in function 'compute_gating_for_patch' completely with a factor of 16 (src/moe.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop '_ln42_for_each_expert_write_offset' (src/moe.cpp:42:38) in function 'load_w_gate' completely with a factor of 16 (src/moe.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop '_ln45_for_offset_dim' (src/moe.cpp:45:47) in function 'load_w_gate' completely with a factor of 8 (src/moe.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop '_ln142_for_block_dim' (src/linear.cpp:142:242) in function 'load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 1 (src/linear.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop '_ln144_for_offset_dim' (src/linear.cpp:144:40) in function 'load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (src/linear.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:124) in function 'compute_add' completely with a factor of 8 (src/add.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop '_ln425_for_offset_attn_patch' (src/attention.cpp:425:51) in function 'compute_attn_matmul_v' completely with a factor of 4 (src/attention.cpp:393:0)
INFO: [HLS 214-186] Unrolling loop '_ln427_for_each_head' (src/attention.cpp:427:47) in function 'compute_attn_matmul_v' completely with a factor of 3 (src/attention.cpp:393:0)
INFO: [HLS 214-186] Unrolling loop '_ln444_for_offset_attn_patch' (src/attention.cpp:444:47) in function 'compute_attn_matmul_v' completely with a factor of 4 (src/attention.cpp:393:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:124) in function 'compute_attn_matmul_v' completely with a factor of 8 (src/attention.cpp:393:0)
INFO: [HLS 214-186] Unrolling loop '_ln447_for_offset_dim' (src/attention.cpp:447:44) in function 'compute_attn_matmul_v' completely with a factor of 8 (src/attention.cpp:393:0)
INFO: [HLS 214-186] Unrolling loop '_ln344_for_each_pack_idx' (src/attention.cpp:344:47) in function 'prepare_attn' completely with a factor of 4 (src/attention.cpp:323:0)
INFO: [HLS 214-186] Unrolling loop '_ln162_for_each_unpack_idx' (src/attention.cpp:162:49) in function 'finalize_attn' completely with a factor of 4 (src/attention.cpp:132:0)
INFO: [HLS 214-186] Unrolling loop '_ln169_for_each_head' (src/attention.cpp:169:39) in function 'finalize_attn' completely with a factor of 3 (src/attention.cpp:132:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_541_16' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:541:36) in function 'exp_reduce::exp<32, 10>' completely with a factor of 32 (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:537:36) in function 'exp_reduce::exp<32, 10>' completely with a factor of 14 (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_531_14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:531:32) in function 'exp_reduce::exp<32, 10>' completely with a factor of 14 (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:302:36) in function 'exp_reduce::exp<32, 10>' completely with a factor of 46 (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:294:28) in function 'exp_reduce::exp<32, 10>' completely with a factor of 19 (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop '_ln84_for_offset_q_patch' (src/attention.cpp:84:28) in function 'compute_q_matmul_k' completely with a factor of 4 (src/attention.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop '_ln86_for_each_head' (src/attention.cpp:86:46) in function 'compute_q_matmul_k' completely with a factor of 3 (src/attention.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop '_ln95_for_offset_q_patch' (src/attention.cpp:95:43) in function 'compute_q_matmul_k' completely with a factor of 4 (src/attention.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop '_ln100_for_offset_dim' (src/attention.cpp:100:44) in function 'compute_q_matmul_k' completely with a factor of 8 (src/attention.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop '_ln113_for_offset_q_patch' (src/attention.cpp:113:48) in function 'compute_q_matmul_k' completely with a factor of 4 (src/attention.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop '_ln115_for_each_head' (src/attention.cpp:115:47) in function 'compute_q_matmul_k' completely with a factor of 3 (src/attention.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop '_ln365_for_block_j' (src/linear.cpp:365:243) in function 'write_out_stream_indirect' completely with a factor of 2 (src/linear.cpp:319:0)
INFO: [HLS 214-186] Unrolling loop '_ln368_for_offset_j' (src/linear.cpp:368:132) in function 'write_out_stream_indirect' completely with a factor of 8 (src/linear.cpp:319:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:118:23) in function 'write_out_stream_indirect' completely with a factor of 8 (src/linear.cpp:319:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_191_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:191:124) in function 'write_out_stream_indirect' completely with a factor of 8 (src/linear.cpp:319:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:124) in function 'write_out_stream_indirect' completely with a factor of 8 (src/linear.cpp:319:0)
INFO: [HLS 214-186] Unrolling loop '_ln231_for_block_j' (src/linear.cpp:231:243) in function 'write_out_stream_direct' completely with a factor of 2 (src/linear.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop '_ln234_for_offset_j' (src/linear.cpp:234:132) in function 'write_out_stream_direct' completely with a factor of 8 (src/linear.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop '_ln481_for_each_out_dim_offset' (src/linear.cpp:481:45) in function 'compute_linear_on_stream' completely with a factor of 16 (src/linear.cpp:440:0)
INFO: [HLS 214-186] Unrolling loop '_ln487_for_each_in_dim_offset' (src/linear.cpp:487:40) in function 'compute_linear_on_stream' completely with a factor of 16 (src/linear.cpp:440:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:124) in function 'compute_linear_on_stream' completely with a factor of 16 (src/linear.cpp:440:0)
INFO: [HLS 214-186] Unrolling loop '_ln490_for_each_out_dim_offset' (src/linear.cpp:490:45) in function 'compute_linear_on_stream' completely with a factor of 16 (src/linear.cpp:440:0)
INFO: [HLS 214-186] Unrolling loop 'gelu_loop' (src/gelu.cpp:217:16) in function 'gelu<16ul>' completely with a factor of 16 (src/gelu.cpp:215:0)
INFO: [HLS 214-186] Unrolling loop '_ln298_for_block_j' (src/linear.cpp:298:241) in function 'read_in_stream_indirect' completely with a factor of 2 (src/linear.cpp:254:0)
INFO: [HLS 214-186] Unrolling loop '_ln300_for_offset_j' (src/linear.cpp:300:132) in function 'read_in_stream_indirect' completely with a factor of 8 (src/linear.cpp:254:0)
INFO: [HLS 214-186] Unrolling loop '_ln187_for_block_j' (src/linear.cpp:187:241) in function 'read_in_stream_direct' completely with a factor of 2 (src/linear.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop '_ln189_for_offset_j' (src/linear.cpp:189:132) in function 'read_in_stream_direct' completely with a factor of 8 (src/linear.cpp:159:0)
INFO: [HLS 214-186] Unrolling loop '_ln142_for_block_dim' (src/linear.cpp:142:242) in function 'load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 1 (src/linear.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop '_ln144_for_offset_dim' (src/linear.cpp:144:40) in function 'load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (src/linear.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop '_ln74_for_each_row' (src/linear.cpp:74:33) in function 'load_linear_weights' completely with a factor of 16 (src/linear.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop '_ln77_for_block_col' (src/linear.cpp:77:249) in function 'load_linear_weights' completely with a factor of 1 (src/linear.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop '_ln80_for_offset_col' (src/linear.cpp:80:43) in function 'load_linear_weights' completely with a factor of 16 (src/linear.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop '_ln125_for_offset_dim' (src/layernorm.cpp:125:32) in function 'layernorm_output' completely with a factor of 8 (src/layernorm.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_2' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:294:27) in function 'sqrt_fixed<32, 10>' completely with a factor of 23 (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:266:27) in function 'sqrt_fixed<32, 10>' completely with a factor of 5 (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-186] Unrolling loop '_ln89_for_offset_dim' (src/layernorm.cpp:89:31) in function 'layernorm_accumulate' completely with a factor of 8 (src/layernorm.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop '_ln66_for_offset_dim_out' (src/layernorm.cpp:66:39) in function 'load_norms' completely with a factor of 8 (src/layernorm.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop '_ln52_for_offset_dim_out' (src/layernorm.cpp:52:39) in function 'load_norms' completely with a factor of 8 (src/layernorm.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop '_ln38_for_offset_dim_out' (src/layernorm.cpp:38:39) in function 'load_norms' completely with a factor of 8 (src/layernorm.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop '_ln24_for_offset_dim_out' (src/layernorm.cpp:24:39) in function 'load_norms' completely with a factor of 8 (src/layernorm.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:124) in function 'patch_embed_output' completely with a factor of 8 (src/conv.cpp:124:0)
INFO: [HLS 214-186] Unrolling loop '_ln68_for_offset_dim' (src/conv.cpp:68:47) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 8 (src/conv.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop '_ln73_for_block_x' (src/conv.cpp:73:235) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 2 (src/conv.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop '_ln80_for_block_x' (src/conv.cpp:80:231) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 2 (src/conv.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_vector.h:189:124) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 8 (src/conv.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop '_ln84_for_offset_dim' (src/conv.cpp:84:47) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 8 (src/conv.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop '_ln87_for_offset_x' (src/conv.cpp:87:49) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>' completely with a factor of 16 (src/conv.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop '_ln49_for_each_dim_out_write_offset' (src/ViT_compute.cpp:49:39) in function 'load_one_time_weights' completely with a factor of 8 (src/ViT_compute.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop '_ln52_for_each_x' (src/ViT_compute.cpp:52:51) in function 'load_one_time_weights' completely with a factor of 16 (src/ViT_compute.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop '_ln20_for_offset_dim_out' (src/ViT_compute.cpp:20:39) in function 'load_one_time_weights' completely with a factor of 8 (src/ViT_compute.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_one_time_weights(ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/ViT_compute.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_one_time_weights(ap_fixed<16, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16][16], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/ViT_compute.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::_S_ref(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [32], unsigned long)' into 'std::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>::operator[](unsigned long)' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'patch_embed_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'patch_embed_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int)' (src/conv.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_norms(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (src/layernorm.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.331)' (src/layernorm.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sqrt<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.267.274.281.288.295.302.339)' (src/layernorm.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.267.274.281.288.295.302.339)' (src/layernorm.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::_S_ref(hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const (&) [16], unsigned long)' into 'std::array<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int) (.348)' (src/linear.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int) (.348)' (src/linear.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long)' into 'load_linear_weights(hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>*, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int, unsigned int) (.348)' (src/linear.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int) (.349)' (src/linear.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int) (.349)' (src/linear.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int) (.349)' (src/linear.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int) (.336)' (src/linear.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int) (.336)' (src/linear.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int) (.336)' (src/linear.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'read_in_stream_indirect(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int, unsigned int, unsigned int) (.337)' (src/linear.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'read_in_stream_indirect(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int, unsigned int, unsigned int) (.337)' (src/linear.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'read_in_stream_indirect(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int, unsigned int, unsigned int) (.337)' (src/linear.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::_S_ref(hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const (&) [16], unsigned long)' into 'std::array<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'bool signbit_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'bool hls::signbit<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_math.h:2746:0)
INFO: [HLS 214-178] Inlining function 'bool hls::signbit<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_relu<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/../include/util.hpp:83:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_relu<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/gelu.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'bool hls::signbit<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'gelu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/gelu.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> gelu<16ul>(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (src/gelu.cpp:215:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246)' (src/linear.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246)' (src/linear.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246)' (src/linear.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246)' (src/linear.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246)' (src/linear.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246)' (src/linear.cpp:440:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int) (.342)' (src/linear.cpp:204:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int) (.342)' (src/linear.cpp:204:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int) (.342)' (src/linear.cpp:204:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long) (.345)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.344)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343)' (src/linear.cpp:319:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343)' (src/linear.cpp:319:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343)' (src/linear.cpp:319:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.344)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343)' (src/linear.cpp:319:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343)' (src/linear.cpp:319:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::_S_ref(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [4], unsigned long)' into 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'bool signbit_fixed<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'bool hls::signbit<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_math.h:2746:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_min<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >() (.59)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'bool hls::signbit<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::recip<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:132:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'prepare_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&)' (src/attention.cpp:323:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:393:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:393:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:393:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:393:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/attention.cpp:393:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.332.333.346)' (src/add.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.344)' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.332.333.346)' (src/add.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'unsigned int ceildiv<unsigned int>(unsigned int, unsigned int)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int) (.350)' (src/linear.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int) (.350)' (src/linear.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void load_linear_bias<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned int) (.350)' (src/linear.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'load_w_gate(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [192])' (src/moe.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<unsigned int, 2ul>::_S_ref(unsigned int const (&) [2], unsigned long)' into 'std::array<unsigned int, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::_S_ref(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/moe.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/moe.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long) const' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&)' (src/moe.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'update_softmax_info(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (src/moe.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'bool hls::signbit<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'update_softmax_info(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (src/moe.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'update_softmax_info(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>)' (src/moe.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 2ul>::operator[](unsigned long)' into 'top_k(hls::vector<unsigned int, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>&)' (src/moe.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'finalize_topk_scores_softmax(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/moe.cpp:232:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'finalize_topk_scores_softmax(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/moe.cpp:232:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 2ul>::operator[](unsigned long)' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&)' (src/moe.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> ap_fixed_min<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >()' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&)' (src/moe.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&)' (src/moe.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 2ul>::operator[](unsigned long)' into 'write_gate_results(hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&, unsigned int (*) [129], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [129], unsigned int*)' (src/moe.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>::operator[](unsigned long)' into 'write_gate_results(hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&, unsigned int (*) [129], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [129], unsigned int*)' (src/moe.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/add.cpp:18:18)
WARNING: [HLS 214-167] The program may have out of bound array access (src/add.cpp:18:16)
INFO: [HLS 214-248] Applying array_partition to 'expert_scores': Complete partitioning on dimension 1. (src/moe.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'expert_queue_lens': Complete partitioning on dimension 1. (src/moe.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'expert_queues': Complete partitioning on dimension 1. (src/moe.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_cache': Complete partitioning on dimension 1. (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-248] Applying array_partition to 'weights_cache': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/linear.cpp:33:49)
INFO: [HLS 214-248] Applying array_partition to 'blocks': Complete partitioning on dimension 1. (src/linear.cpp:165:16)
INFO: [HLS 214-248] Applying array_partition to 'blocks': Complete partitioning on dimension 1. (src/linear.cpp:261:16)
INFO: [HLS 214-248] Applying array_partition to 'blocks': Complete partitioning on dimension 1. (src/linear.cpp:210:16)
INFO: [HLS 214-248] Applying array_partition to 'blocks': Complete partitioning on dimension 1. (src/linear.cpp:326:16)
INFO: [HLS 214-248] Applying array_partition to 'q_blocks': Complete partitioning on dimension 1. (src/attention.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'attn_blocks': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/attention.cpp:56:7)
INFO: [HLS 214-248] Applying array_partition to 'softmax_sums': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/attention.cpp:135:7)
INFO: [HLS 214-248] Applying array_partition to 'softmax_biases': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/attention.cpp:138:7)
INFO: [HLS 214-248] Applying array_partition to 'attn_blocks': Complete partitioning on dimension 1. (src/attention.cpp:142:10)
INFO: [HLS 214-248] Applying array_partition to 'attn_blocks': Complete partitioning on dimension 1. (src/attention.cpp:326:10)
INFO: [HLS 214-248] Applying array_partition to 'acc_blocks': Complete partitioning on dimension 1. (src/attention.cpp:396:14)
INFO: [HLS 214-248] Applying array_partition to 'attn': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/attention.cpp:398:7)
INFO: [HLS 214-248] Applying array_partition to 'attn_softmax_info': Complete partitioning on dimension 1. (src/attention.cpp:401:21)
INFO: [HLS 214-248] Applying array_partition to 'w_gate_cache': Complete partitioning on dimension 1. (src/moe.cpp:25:50)
WARNING: [HLS 214-242] Cannot apply aggregate pragma on an individual member field of struct unless the whole struct is being disaggregated. (src/linear.cpp:440:0)
WARNING: [HLS 214-242] Cannot apply aggregate pragma on an individual member field of struct unless the whole struct is being disaggregated.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'topk_scores_stream' with compact=bit mode in 64-bits (src/moe.cpp:284:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'topk_indices_stream' with compact=bit mode in 64-bits (src/moe.cpp:283:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'gate_inp_stream' with compact=bit mode in 256-bits (src/moe.cpp:282:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_matmul_v_stream' with compact=bit mode in 256-bits (src/attention.cpp:482:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_softmax_info_stream' with compact=bit mode in 256-bits (src/attention.cpp:485:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_softmax_info_stream' with compact=bit mode in 256-bits (src/attention.cpp:276:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_stream' with compact=bit mode in 256-bits (src/attention.cpp:486:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_stream' with compact=bit mode in 256-bits (src/attention.cpp:273:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_stream' with compact=bit mode in 256-bits (src/attention.cpp:272:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'qxk_out_stream' with compact=bit mode in 512-bits (src/attention.cpp:484:34)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'qxk_stream' with compact=bit mode in 512-bits (src/attention.cpp:274:34)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_stream' with compact=bit mode in 128-bits (src/attention.cpp:483:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_stream' with compact=bit mode in 128-bits (src/attention.cpp:275:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_stream' with compact=bit mode in 512-bits (src/linear.cpp:520:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_stream' with compact=bit mode in 512-bits (src/linear.cpp:522:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'image_stream' with compact=bit mode in 256-bits (src/conv.cpp:112:32)
INFO: [HLS 214-241] Aggregating maxi variable 'attn' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tmp1' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'x' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'images' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'attn_softmax_info' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'pos_embed' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tmp_hidden' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tmp2' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tmp3' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'patches' with compact=bit mode in 256-bits (src/conv.cpp:154:14)
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp2' with compact=bit mode in 64-bits
INFO: [HLS 214-241] Aggregating scalar variable 'top_k_scores_softmax' with compact=bit mode in 64-bits (src/moe.cpp:266:23)
INFO: [HLS 214-241] Aggregating scalar variable 'agg.tmp' with compact=bit mode in 512-bits
INFO: [HLS 214-241] Aggregating scalar variable 'scores' with compact=bit mode in 512-bits (src/moe.cpp:262:40)
INFO: [HLS 214-241] Aggregating scalar variable 'top_k_scores' with compact=bit mode in 64-bits (src/moe.cpp:258:23)
INFO: [HLS 214-241] Aggregating scalar variable 'top_k_indices' with compact=bit mode in 64-bits (src/moe.cpp:257:24)
INFO: [HLS 214-241] Aggregating bram variable 'linear_weights_ping' with compact=bit mode in 4096-bits (src/linear.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ref.tmp70' with compact=bit mode in 512-bits
INFO: [HLS 214-241] Aggregating bram variable 'linear_bias_ping' with compact=bit mode in 288-bits (src/linear.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'linear_weights_pong' with compact=bit mode in 4096-bits (src/linear.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'linear_bias_pong' with compact=bit mode in 288-bits (src/linear.cpp:8:0)
INFO: [HLS 214-241] Aggregating scalar variable 'block_out' with compact=bit mode in 256-bits (src/linear.cpp:377:20)
INFO: [HLS 214-241] Aggregating scalar variable 'new_scores' with compact=bit mode in 64-bits (src/moe.cpp:143:23)
INFO: [HLS 214-241] Aggregating scalar variable 'new_indices' with compact=bit mode in 64-bits (src/moe.cpp:142:24)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_packed' with compact=bit mode in 512-bits (src/attention.cpp:423:37)
INFO: [HLS 214-241] Aggregating scalar variable 'acc_block' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating scalar variable 'softmax_info_row' with compact=bit mode in 256-bits (src/attention.cpp:168:36)
INFO: [HLS 214-241] Aggregating scalar variable 'k_block' with compact=bit mode in 256-bits (src/attention.cpp:77:28)
INFO: [HLS 214-241] Aggregating scalar variable 'finalized' with compact=bit mode in 512-bits (src/attention.cpp:112:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_block' with compact=bit mode in 512-bits (src/linear.cpp:447:18)
INFO: [HLS 214-241] Aggregating scalar variable 'in_block' with compact=bit mode in 512-bits (src/linear.cpp:476:21)
INFO: [HLS 214-241] Aggregating scalar variable 'addend' with compact=bit mode in 512-bits
INFO: [HLS 214-241] Aggregating scalar variable 'block' with compact=bit mode in 288-bits (src/linear.cpp:141:29)
INFO: [HLS 214-241] Aggregating scalar variable 'block_for_dst' with compact=bit mode in 4096-bits (src/linear.cpp:73:31)
INFO: [HLS 214-241] Aggregating scalar variable 'x_block' with compact=bit mode in 256-bits (src/layernorm.cpp:85:13)
INFO: [HLS 214-241] Aggregating scalar variable 'x_block' with compact=bit mode in 256-bits (src/layernorm.cpp:124:13)
INFO: [HLS 214-241] Aggregating scalar variable 'image_block' with compact=bit mode in 256-bits (src/conv.cpp:46:16)
INFO: [HLS 214-241] Aggregating scalar variable 'addend' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_0' with compact=bit mode in 256-bits (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_1' with compact=bit mode in 256-bits (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_2' with compact=bit mode in 256-bits (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_3' with compact=bit mode in 256-bits (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_4' with compact=bit mode in 256-bits (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_5' with compact=bit mode in 256-bits (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_6' with compact=bit mode in 256-bits (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_cache_7' with compact=bit mode in 256-bits (src/ViT_compute.cpp:30:52)
INFO: [HLS 214-241] Aggregating scalar variable 'blocks_0' with compact=bit mode in 256-bits (src/linear.cpp:165:16)
INFO: [HLS 214-241] Aggregating scalar variable 'blocks_1' with compact=bit mode in 256-bits (src/linear.cpp:165:16)
INFO: [HLS 214-241] Aggregating scalar variable 'blocks_0' with compact=bit mode in 256-bits (src/linear.cpp:261:16)
INFO: [HLS 214-241] Aggregating scalar variable 'blocks_1' with compact=bit mode in 256-bits (src/linear.cpp:261:16)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_blocks_0' with compact=bit mode in 128-bits (src/attention.cpp:142:10)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_blocks_1' with compact=bit mode in 128-bits (src/attention.cpp:142:10)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_blocks_2' with compact=bit mode in 128-bits (src/attention.cpp:142:10)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_blocks_3' with compact=bit mode in 128-bits (src/attention.cpp:142:10)
INFO: [HLS 214-241] Aggregating bram variable 'acc_blocks_0' with compact=bit mode in 256-bits (src/attention.cpp:396:14)
INFO: [HLS 214-241] Aggregating bram variable 'acc_blocks_1' with compact=bit mode in 256-bits (src/attention.cpp:396:14)
INFO: [HLS 214-241] Aggregating bram variable 'acc_blocks_2' with compact=bit mode in 256-bits (src/attention.cpp:396:14)
INFO: [HLS 214-241] Aggregating bram variable 'acc_blocks_3' with compact=bit mode in 256-bits (src/attention.cpp:396:14)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_softmax_info_0' with compact=bit mode in 256-bits (src/attention.cpp:401:21)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_softmax_info_1' with compact=bit mode in 256-bits (src/attention.cpp:401:21)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_softmax_info_2' with compact=bit mode in 256-bits (src/attention.cpp:401:21)
INFO: [HLS 214-241] Aggregating scalar variable 'attn_softmax_info_3' with compact=bit mode in 256-bits (src/attention.cpp:401:21)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_0' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_1' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_2' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_3' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_4' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_5' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_6' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_7' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_8' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_9' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_10' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_11' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_12' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_13' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_14' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-241] Aggregating scalar variable 'w_gate_cache_15' with compact=bit mode in 128-bits (src/moe.cpp:25:50)
INFO: [HLS 214-248] Applying array_reshape to 'patch_embed_bias': Cyclic reshaping with factor 8 on dimension 1. (src/conv.cpp:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'patch_embed_weights': Cyclic reshaping with factor 8 on dimension 1. Complete reshaping on dimension 4. (src/conv.cpp:7:0)
INFO: [HLS 214-248] Applying array_reshape to 'norm2_bias': Cyclic reshaping with factor 8 on dimension 1. (src/layernorm.cpp:7:0)
INFO: [HLS 214-248] Applying array_reshape to 'norm2_weights': Cyclic reshaping with factor 8 on dimension 1. (src/layernorm.cpp:6:0)
INFO: [HLS 214-248] Applying array_reshape to 'norm1_bias': Cyclic reshaping with factor 8 on dimension 1. (src/layernorm.cpp:5:0)
INFO: [HLS 214-248] Applying array_reshape to 'norm1_weights': Cyclic reshaping with factor 8 on dimension 1. (src/layernorm.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'w_gate': Complete reshaping on dimension 1. Cyclic reshaping with factor 8 on dimension 2. (src/moe.cpp:11:0)
INFO: [HLS 214-248] Applying array_reshape to 'patches': Cyclic reshaping with factor 2 on dimension 1.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'block_for_dst' due to pipeline pragma (src/linear.cpp:46:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_block' due to pipeline pragma (src/layernorm.cpp:83:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_patch' due to pipeline pragma (src/layernorm.cpp:83:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'blocks_0' due to pipeline pragma (src/linear.cpp:175:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'blocks_1' due to pipeline pragma (src/linear.cpp:175:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'blocks_0' due to pipeline pragma (src/linear.cpp:275:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'blocks_1' due to pipeline pragma (src/linear.cpp:275:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'block_out' due to pipeline pragma (src/linear.cpp:341:9)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'block_out' in struct. Please apply disaggregate or aggregate pragma. (src/linear.cpp:377:20)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'block_out'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/linear.cpp:0:9)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'blocks_1' in struct. Please apply disaggregate or aggregate pragma. (src/linear.cpp:261:16)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'blocks_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/linear.cpp:0:8)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'blocks_0' in struct. Please apply disaggregate or aggregate pragma. (src/linear.cpp:261:16)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'blocks_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/linear.cpp:0:7)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'blocks_1' in struct. Please apply disaggregate or aggregate pragma. (src/linear.cpp:165:16)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'blocks_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/linear.cpp:0:6)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'blocks_0' in struct. Please apply disaggregate or aggregate pragma. (src/linear.cpp:165:16)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'blocks_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/linear.cpp:0:5)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'x_block' in struct. Please apply disaggregate or aggregate pragma. (src/layernorm.cpp:85:13)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'x_block'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/layernorm.cpp:0:3)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'block_for_dst' in struct. Please apply disaggregate or aggregate pragma. (src/linear.cpp:73:31)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'block_for_dst'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/linear.cpp:0:1)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'block_for_dst'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (src/linear.cpp:0:2)
INFO: [HLS 214-248] Applying array_partition to 'x_patch': Complete partitioning on dimension 2. (src/layernorm.cpp:151:14)
INFO: [HLS 214-282] Aggregating variable 'block_for_dst' with 'compact=none' mode (src/linear.cpp:16:0)
INFO: [HLS 214-282] Aggregating variable 'x_block' with 'compact=none' mode (src/layernorm.cpp:75:0)
INFO: [HLS 214-282] Aggregating variable 'x_block' with 'compact=none' mode (src/layernorm.cpp:111:0)
INFO: [HLS 214-282] Aggregating variable 'out_block' with 'compact=none' mode (src/linear.cpp:440:0)
INFO: [HLS 214-282] Aggregating variable 'in_block' with 'compact=none' mode (src/linear.cpp:440:0)
INFO: [HLS 214-282] Aggregating variable 'addend' with 'compact=none' mode (src/linear.cpp:440:0)
INFO: [HLS 214-282] Aggregating variable 'ref.tmp70' with 'compact=none' mode (src/linear.cpp:440:0)
INFO: [HLS 214-282] Aggregating variable 'agg.tmp' with 'compact=none' mode (src/linear.cpp:440:0)
INFO: [HLS 214-282] Aggregating variable 'blocks_0' with 'compact=none' mode (src/linear.cpp:254:0)
INFO: [HLS 214-282] Aggregating variable 'blocks_1' with 'compact=none' mode (src/linear.cpp:254:0)
INFO: [HLS 214-282] Aggregating variable 'blocks_0' with 'compact=none' mode (src/linear.cpp:159:0)
INFO: [HLS 214-282] Aggregating variable 'blocks_1' with 'compact=none' mode (src/linear.cpp:159:0)
INFO: [HLS 214-282] Aggregating variable 'block_out' with 'compact=none' mode (src/linear.cpp:319:0)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 256 has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/ViT_compute.cpp:15:254)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 256 has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv.cpp:23:29)
INFO: [HLS 214-115] Multiple burst reads of length 384 and bit width 256 has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv.cpp:130:30)
INFO: [HLS 214-115] Multiple burst writes of length 384 and bit width 256 has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv.cpp:130:30)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 256 in loop '_ln160_for_block_dim'(src/conv.cpp:160:235) has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv.cpp:160:235)
INFO: [HLS 214-115] Multiple burst writes of length 24 and bit width 256 in loop '_ln160_for_block_dim'(src/conv.cpp:160:235) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv.cpp:160:235)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 256 has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/layernorm.cpp:19:254)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 256 has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/layernorm.cpp:33:254)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 256 has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/layernorm.cpp:47:254)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 256 has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/layernorm.cpp:61:254)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 256 in loop '_ln81_for_block_dim'(src/layernorm.cpp:81:234) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/layernorm.cpp:81:234)
INFO: [HLS 214-115] Multiple burst writes of length 24 and bit width 256 in loop '_ln120_for_block_dim'(src/layernorm.cpp:120:235) has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/layernorm.cpp:120:235)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 256 in loop '_ln127_for_each_src_block'(src/linear.cpp:127:32) has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/linear.cpp:127:32)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop '_ln173_for_each_i'(src/linear.cpp:173:24) has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/linear.cpp:173:24)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop '_ln218_for_each_i'(src/linear.cpp:218:24) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/linear.cpp:218:24)
INFO: [HLS 214-115] Multiple burst reads of length 3096 and bit width 256 in loop '_ln14_for_each_patch'(src/attention.cpp:14:24) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/attention.cpp:14:24)
INFO: [HLS 214-115] Multiple burst reads of length 3096 and bit width 256 in loop '_ln31_for_each_k_patch'(src/attention.cpp:31:33) has been inferred on bundle 'inout3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/attention.cpp:31:33)
INFO: [HLS 214-115] Multiple burst writes of length 8514 and bit width 256 has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/attention.cpp:227:36)
INFO: [HLS 214-115] Multiple burst writes of length 129 and bit width 256 in loop '_ln255_for_each_q_patch'(src/attention.cpp:255:27) has been inferred on bundle 'inout4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/attention.cpp:255:27)
INFO: [HLS 214-115] Multiple burst reads of length 3096 and bit width 256 in loop '_ln31_for_each_k_patch'(src/attention.cpp:31:33) has been inferred on bundle 'inout2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/attention.cpp:31:33)
INFO: [HLS 214-115] Multiple burst reads of length 8514 and bit width 256 has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/attention.cpp:298:36)
INFO: [HLS 214-115] Multiple burst reads of length 129 and bit width 256 in loop '_ln362_for_each_q_patch'(src/attention.cpp:362:27) has been inferred on bundle 'inout4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/attention.cpp:362:27)
INFO: [HLS 214-115] Multiple burst writes of length 3096 and bit width 256 in loop '_ln376_for_each_patch'(src/attention.cpp:376:25) has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/attention.cpp:376:25)
INFO: [HLS 214-115] Multiple burst reads of length 3096 and bit width 256 in loop '_ln11_for_each_i'(src/add.cpp:11:23) has been inferred on bundle 'inout3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/add.cpp:11:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop '_ln127_for_each_src_block'(src/linear.cpp:127:32) has been inferred on bundle 'weights'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/linear.cpp:127:32)
INFO: [HLS 214-115] Multiple burst reads of length 3096 and bit width 256 in loop '_ln60_for_each_patch'(src/moe.cpp:60:24) has been inferred on bundle 'inout1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/moe.cpp:60:24)
INFO: [HLS 214-115] Multiple burst writes of length 3096 and bit width 256 in loop '_ln295_for_each_patch'(src/moe.cpp:295:25) has been inferred on bundle 'inout3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/moe.cpp:295:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_ufixed<8, 0, AP_TRN, AP_WRAP, 0>, 32>s' into 'void patch_embed_accumulate_read<16u, 128u, 8u>(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][256], hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, unsigned int) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i256.s_class.hls::vector<ap_ufixed<8, 0, AP_TRN, AP_WRAP, 0>, 32>s.1' into 'void patch_embed_accumulate_read<16u, 128u, 8u>(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][256], hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, unsigned int) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.a32s_struct.ap_ufixed<8, 0, AP_TRN, AP_WRAP, 0>s' into '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_ufixed<8, 0, AP_TRN, AP_WRAP, 0>, 32>s.i256.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_ufixed<8, 0, AP_TRN, AP_WRAP, 0>, 32>s.i256.1' into 'void patch_embed_accumulate_compute<16u, 128u, 8u>(hls::stream<hls::vector<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s' into 'patch_embed_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int) (.1)' (src/conv.cpp:138:35)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'patch_embed_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], unsigned int) (.1)' (src/conv.cpp:138:35)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.a8s_struct.ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>s' into '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'compute_patch_embed(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][256], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (src/conv.cpp:164:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'compute_patch_embed(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][256], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (src/conv.cpp:164:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'layernorm_accumulate(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&) (.331.443.1)' (src/layernorm.cpp:85:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.267.274.281.288.295.302.339.435.1)' (src/layernorm.cpp:134:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'layernorm_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (&) [24], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.267.274.281.288.295.302.339.435.1)' (src/layernorm.cpp:134:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int) (.336.427.1)' (src/linear.cpp:180:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s.1' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int) (.336.427.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s' into 'read_in_stream_direct(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int) (.336.427.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'read_in_stream_indirect(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int, unsigned int, unsigned int) (.337.424.1)' (src/linear.cpp:291:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s.1' into 'read_in_stream_indirect(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int, unsigned int, unsigned int) (.337.424.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s' into 'read_in_stream_indirect(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const*, unsigned int, unsigned int, unsigned int) (.337.424.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.a16s_struct.ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>s' into '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s.i512.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s.i512.1' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246.537.553.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s.1' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246.537.553.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s' into 'compute_linear_on_stream(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::vector<hls::vector<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 16ul> const*, hls::vector<ap_fixed<18, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul> const*, unsigned int, unsigned int, unsigned int, bool) (.239.246.537.553.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int) (.342.501.1)' (src/linear.cpp:242:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s.i512.1' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int) (.342.501.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'write_out_stream_direct(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, unsigned int) (.342.501.1)' (src/linear.cpp:242:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>s' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343.498.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 16>s.i512.1' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343.498.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343.498.1)' (src/linear.cpp:383:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s' into 'write_out_stream_indirect(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>&, hls::stream<unsigned int, 0>&, unsigned int, unsigned int, unsigned int, bool) (.343.498.1)' (src/linear.cpp:383:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'read_x(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'read_x(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'read_kv(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'read_kv(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.a8s_struct.ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>s' into '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_class.hls::vector<hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>, 4>s.1' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_class.hls::vector<hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>, 4>s' into 'compute_q_matmul_k(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.a4s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s' into '_llvm.fpga.unpack.bits.s_class.hls::vector<hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>, 4>s.i512.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>, 4>s.i512.1' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s.1' into 'finalize_attn(hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>s' into '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s.i128.1' into 'write_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> (*) [129][4]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s.1' into 'write_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> (*) [129][4]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'write_attn_softmax_info(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'write_attn_softmax_info(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'read_kv(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.351.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'read_kv(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.351.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>s' into '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s.i128.1' into 'read_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> (*) [129][4]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s.1' into 'read_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> (*) [129][4]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'read_attn_softmax_info(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'read_attn_softmax_info(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>*) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>s.i128.1' into 'prepare_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_class.hls::vector<hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>, 4>s.1' into 'prepare_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_class.hls::vector<hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>, 4>s' into 'prepare_attn(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>, 4>s.i512.1' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s' into 'compute_attn_matmul_v(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 4ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'write_attn_matmul_v(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'write_attn_matmul_v(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.332.333.346.1)' (src/add.cpp:18:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.332.333.346.1)' (src/add.cpp:18:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s' into 'compute_add(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24], hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.332.333.346.1)' (src/add.cpp:18:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'read_gate_inp(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'read_gate_inp(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.i256.1' into 'compute_gating_for_patch(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vector<unsigned int, 2>s' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i64.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 2>s.1' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i64.s_class.hls::vector<unsigned int, 2>s.1' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 2>s' into 'compute_gating(hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 0>&, hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.a2i32' into '_llvm.fpga.unpack.bits.s_class.hls::vector<unsigned int, 2>s.i64.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.a2s_struct.ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>s' into '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 2>s.i64.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<unsigned int, 2>s.i64.1' into 'write_gate_results(hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&, unsigned int (*) [129], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [129], unsigned int*) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 2>s.i64.1' into 'write_gate_results(hls::stream<hls::vector<unsigned int, 2ul>, 0>&, hls::stream<hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 2ul>, 0>&, unsigned int (*) [129], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [129], unsigned int*) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.hls::vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>s.1' into 'zero_output(hls::vector<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> (*) [24]) (.1)' (src/moe.cpp:299:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 33.94 seconds. CPU system time: 2.22 seconds. Elapsed time: 36.34 seconds; current allocated memory: 521.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 521.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 617.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/conv.cpp:132: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 730.523 MB.
INFO: [XFORM 203-102] Partitioning array 'blocks.data._M_elems.V' (src/linear.cpp:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'blocks.data._M_elems.V.4' (src/linear.cpp:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'blocks.data._M_elems.V' (src/linear.cpp:261) automatically.
INFO: [XFORM 203-102] Partitioning array 'blocks.data._M_elems.V.3' (src/linear.cpp:261) automatically.
INFO: [XFORM 203-102] Partitioning array 'in_blocks.data._M_elems.V' (src/linear.cpp:446) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'out_block.data._M_elems.V' (src/linear.cpp:447) automatically.
INFO: [XFORM 203-102] Partitioning array 'wdata.data._M_elems.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.0.0.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'block_out.data._M_elems.V' (src/linear.cpp:377) automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.1' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.2' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.3' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.4' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.5' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.6' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.7' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.8' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.9' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.10' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.11' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.12' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.13' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.14' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights_cache.data._M_elems.V.15' (src/linear.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_blocks.data._M_elems.V' (src/attention.cpp:53) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_blocks.data._M_elems.V.1' (src/attention.cpp:53) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_blocks.data._M_elems.V.2' (src/attention.cpp:53) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_blocks.data._M_elems.V.3' (src/attention.cpp:53) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'gelu<16ul>' into 'compute_linear_on_stream' (src/linear.cpp:499) automatically.
WARNING: [HLS 200-805] An internal stream 'q_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'k_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'qxk_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_softmax_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gate_inp_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'topk_indices_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'topk_scores_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_matmul_v_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'qxk_out_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'attn_softmax_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'v_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'image_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop _ln147_for_each_patch (src/layernorm.cpp:151)  of function 'compute_norm'.
INFO: [XFORM 203-721] Extract dataflow region from loop _ln150_for_block_y (src/conv.cpp:156)  of function 'compute_patch_embed'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_linear' (src/linear.cpp:518:1), detected/extracted 4 process function(s): 
	 'compute_linear_Block_entry5_proc'
	 'read_in_stream'
	 'compute_linear_on_stream'
	 'write_out_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'patch_embed_accumulate<16u, 128u, 8u>' (src/conv.cpp:114:1), detected/extracted 3 process function(s): 
	 'patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc'
	 'patch_embed_accumulate_read<16u, 128u, 8u>'
	 'patch_embed_accumulate_compute<16u, 128u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop__ln150_for_block_y' (src/conv.cpp:152:9), detected/extracted 2 process function(s): 
	 'patch_embed_accumulate<16u, 128u, 8u>'
	 'patch_embed_output'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop__ln147_for_each_patch' (src/layernorm.cpp:149:9), detected/extracted 2 process function(s): 
	 'layernorm_accumulate'
	 'layernorm_output'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_q_matmul_k' (src/attention.cpp:269:1), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'read_x'
	 'read_kv'
	 'compute_q_matmul_k.5'
	 'finalize_attn'
	 'write_attn'
	 'write_attn_softmax_info'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_attn_matmul_v' (src/attention.cpp:479:1), detected/extracted 7 process function(s): 
	 'entry_proc33'
	 'read_kv.6'
	 'read_attn'
	 'read_attn_softmax_info'
	 'prepare_attn'
	 'compute_attn_matmul_v.7'
	 'write_attn_matmul_v'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_gating' (src/moe.cpp:286:1), detected/extracted 3 process function(s): 
	 'read_gate_inp'
	 'compute_gating.8'
	 'write_gate_results'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/moe.cpp:207:9) to (src/moe.cpp:205:27) in function 'update_softmax_info'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/moe.cpp:138:9) to (src/moe.cpp:136:21) in function 'top_k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:9) to (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 10>'... converting 135 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/attention.cpp:335:9) to (src/attention.cpp:340:21) in function 'prepare_attn'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/conv.cpp:54:246) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/ViT_compute.cpp:41:9) to (src/ViT_compute.cpp:45:29) in function 'load_one_time_weights'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/gelu.cpp:194:9) to (src/gelu.cpp:211:1) in function 'gelu'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/attention.cpp:196:67) in function 'finalize_attn'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/attention.cpp:171:38) to (src/attention.cpp:196:67) in function 'finalize_attn'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/attention.cpp:171:38) to (src/attention.cpp:196:67) in function 'finalize_attn'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:41:9) to (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:953:1) in function 'exp_reduce::exp<32, 10>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9) to (src/attention.cpp:108:21) in function 'compute_q_matmul_k.5'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/linear.cpp:476:32) to (src/linear.cpp:497:13) in function 'compute_linear_on_stream'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_linear_Block_entry5_proc'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/attention.cpp:398:7) to (src/attention.cpp:459:21) in function 'compute_attn_matmul_v.7'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'load_one_time_weights' (src/ViT_compute.cpp:7)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'layernorm_accumulate' (src/layernorm.cpp:74)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<32, 10>' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...17 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_linear_on_stream' (src/linear.cpp:54:9)...496 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.2 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.3 seconds; current allocated memory: 920.676 MB.
INFO: [XFORM 203-541] Flattening a loop nest '_ln376_for_each_patch' (src/attention.cpp:378:32) in function 'write_attn_matmul_v'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln229_for_each_k_patch' (src/attention.cpp:229:52) in function 'write_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln227_for_each_q_patch_block' (src/attention.cpp:227:54) in function 'write_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln14_for_each_patch' (src/attention.cpp:16:32) in function 'read_x'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln31_for_each_k_patch' (src/attention.cpp:33:36) in function 'read_kv.6'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln29_for_block_q_patch' (src/attention.cpp:29) in function 'read_kv.6'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln31_for_each_k_patch' (src/attention.cpp:33:36) in function 'read_kv'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln29_for_block_q_patch' (src/attention.cpp:29) in function 'read_kv'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln60_for_each_patch' (src/moe.cpp:62:32) in function 'read_gate_inp'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln300_for_each_k_patch' (src/attention.cpp:300:52) in function 'read_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln298_for_each_q_patch_block' (src/attention.cpp:298:54) in function 'read_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln331_for_each_k_patch' (src/attention.cpp:331:52) in function 'prepare_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln329_for_block_q_patch' (src/attention.cpp:329) in function 'prepare_attn'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln130_for_each_patch_x' (src/conv.cpp:132:32) in function 'patch_embed_output'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln52_for_block_patch_x' (src/conv.cpp:54:40) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln50_for_offset_y' (src/conv.cpp:52:36) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln48_for_each_channel' (src/conv.cpp:48:47) in function 'patch_embed_accumulate_compute<16u, 128u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln30_for_block_dim' (src/moe.cpp:30) in function 'load_w_gate'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln37_for_block_dim_out' (src/ViT_compute.cpp:37) in function 'load_one_time_weights'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln35_for_each_y' (src/ViT_compute.cpp:37:40) in function 'load_one_time_weights'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln33_for_each_channel' (src/ViT_compute.cpp:33:44) in function 'load_one_time_weights'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln147_for_each_k_patch' (src/attention.cpp:147:52) in function 'finalize_attn'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln147_for_each_k_patch'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln145_for_block_q_patch_unadjusted' (src/attention.cpp:145) in function 'finalize_attn'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:152:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
WARNING: [HLS 200-1946] Dependence pragma (src/attention.cpp:153:9) in loop '_ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' may become invalid because the loop was flattened with the outer loop '_ln145_for_block_q_patch_unadjusted'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln64_for_each_k_patch' (src/attention.cpp:56:7) in function 'compute_q_matmul_k.5'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln62_for_block_q_patch' (src/attention.cpp:56:7) in function 'compute_q_matmul_k.5'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln406_for_each_v_patch' (src/attention.cpp:398:7) in function 'compute_attn_matmul_v.7'.
INFO: [XFORM 203-541] Flattening a loop nest '_ln404_for_block_attn_patch' (src/attention.cpp:398:7) in function 'compute_attn_matmul_v.7'.
INFO: [HLS 200-472] Inferring partial write operation for 'expert_queues_0' (src/moe.cpp:110:48)
INFO: [HLS 200-472] Inferring partial write operation for 'expert_scores_0' (src/moe.cpp:111:48)
INFO: [HLS 200-472] Inferring partial write operation for 'expert_metaqueue' (src/moe.cpp:122:52)
INFO: [HLS 200-472] Inferring partial write operation for 'patches' (src/conv.cpp:76:57)
INFO: [HLS 200-472] Inferring partial write operation for 'patches' 
INFO: [HLS 200-472] Inferring partial write operation for 'patches' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_gate' (src/moe.cpp:47:55)
INFO: [HLS 200-472] Inferring partial write operation for 'patch_embed_bias' (src/ViT_compute.cpp:22:43)
INFO: [HLS 200-472] Inferring partial write operation for 'patch_embed_weights' (src/ViT_compute.cpp:54:87)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_bias' (src/layernorm.cpp:26:37)
INFO: [HLS 200-472] Inferring partial write operation for 'norm1_weights' (src/layernorm.cpp:40:40)
INFO: [HLS 200-472] Inferring partial write operation for 'norm2_bias' (src/layernorm.cpp:54:37)
INFO: [HLS 200-472] Inferring partial write operation for 'norm2_weights' (src/layernorm.cpp:68:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_cache.data._M_elems.V[0]' (src/linear.cpp:63:78)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_dst' (src/linear.cpp:87:36)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_dst' (src/linear.cpp:149:33)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_dst' (src/linear.cpp:149:33)
INFO: [HLS 200-472] Inferring partial write operation for 'x_patch.data._M_elems.V1' (src/layernorm.cpp:97:28)
INFO: [HLS 200-472] Inferring partial write operation for 'q_blocks.data._M_elems.V[0]' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'in_blocks.data._M_elems.V[0]' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_blocks_0' (src/attention.cpp:456:62)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.11' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.10' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.9' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.8' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.7' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.6' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.5' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.4' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.3' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.2' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.1' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.11' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.10' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.9' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.8' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.7' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.6' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.5' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.4' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.3' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.2' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.1' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V' (src/attention.cpp:138) (distance = 4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inout2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.11' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.10' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.9' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.8' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.7' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.6' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.5' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.4' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.3' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.2' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V.1' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_sums.V' (src/attention.cpp:135) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.11' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.10' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.9' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.8' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.7' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.6' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.5' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.4' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.3' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.2' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V.1' (src/attention.cpp:138) (distance = 4).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'softmax_biases.V' (src/attention.cpp:138) (distance = 4).
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weights' (src/linear.cpp:63:78). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-531] Rewinding loop '_ln205_for_each_out_dim' (src/moe.cpp:205) in function 'update_softmax_info'.
INFO: [XFORM 203-531] Rewinding loop '_ln136_for_each_i' (src/moe.cpp:136) in function 'top_k'.
INFO: [XFORM 203-531] Rewinding loop '_ln120_for_block_dim' (src/layernorm.cpp:124) in function 'layernorm_output'.
INFO: [XFORM 203-531] Rewinding loop '_ln81_for_block_dim' (src/layernorm.cpp:85) in function 'layernorm_accumulate'.
INFO: [XFORM 203-531] Rewinding loop '_ln175_for_block_in_dim' (src/moe.cpp:175) in function 'compute_gating_for_patch'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function load_one_time_weights_Pipeline__ln33_for_each_channel__ln37_for_block_dim_out__l.
INFO: [HLS 200-625] Found 'occurrence' pragma in function patch_embed_accumulate_compute<16u, 128u, 8u>.
INFO: [HLS 200-625] Found 'occurrence' pragma in function read_in_stream_direct_Pipeline__ln173_for_each_i.
INFO: [HLS 200-625] Found 'occurrence' pragma in function read_in_stream_indirect_Pipeline__ln273_for_each_i.
INFO: [HLS 200-625] Found 'occurrence' pragma in function write_out_stream_direct_Pipeline__ln218_for_each_i.
INFO: [HLS 200-625] Found 'occurrence' pragma in function write_out_stream_indirect_Pipeline__ln339_for_each_i.
INFO: [HLS 200-625] Found 'occurrence' pragma in function compute_q_matmul_k.5.
INFO: [HLS 200-625] Found 'occurrence' pragma in function compute_q_matmul_k.5.
INFO: [HLS 200-625] Found 'occurrence' pragma in function finalize_attn.
INFO: [HLS 200-625] Found 'occurrence' pragma in function finalize_attn.
INFO: [HLS 200-625] Found 'occurrence' pragma in function prepare_attn.
INFO: [HLS 200-625] Found 'occurrence' pragma in function compute_attn_matmul_v.7.
INFO: [HLS 200-625] Found 'occurrence' pragma in function load_w_gate.
WARNING: [HLS 200-1449] Process patch_embed_accumulate_read<16u, 128u, 8u> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process patch_embed_accumulate_compute<16u, 128u, 8u> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process patch_embed_output has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop__ln150_for_block_y has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process layernorm_output has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop__ln147_for_each_patch has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process read_in_stream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_linear_on_stream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process write_out_stream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_q_matmul_k.5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_gating.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.04 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.4 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ViT_compute' ...
WARNING: [SYN 201-103] Legalizing function name 'load_one_time_weights_Pipeline__ln15_for_block_dim_out' to 'load_one_time_weights_Pipeline_ln15_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'load_one_time_weights_Pipeline__ln33_for_each_channel__ln37_for_block_dim_out__l' to 'load_one_time_weights_Pipeline_ln33_for_each_channel_ln37_for_block_dim_out_l'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc7' to 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc7'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_accumulate_read<16u, 128u, 8u>' to 'patch_embed_accumulate_read_16u_128u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_accumulate_compute<16u, 128u, 8u>' to 'patch_embed_accumulate_compute_16u_128u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_accumulate<16u, 128u, 8u>' to 'patch_embed_accumulate_16u_128u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'patch_embed_output_Pipeline__ln130_for_each_patch_x__ln132_for_block_dim' to 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop__ln150_for_block_y' to 'dataflow_in_loop_ln150_for_block_y'.
WARNING: [SYN 201-103] Legalizing function name 'compute_patch_embed_Pipeline__ln160_for_block_dim' to 'compute_patch_embed_Pipeline_ln160_for_block_dim'.
WARNING: [SYN 201-103] Legalizing function name 'load_norms_Pipeline__ln19_for_block_dim_out' to 'load_norms_Pipeline_ln19_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'load_norms_Pipeline__ln33_for_block_dim_out' to 'load_norms_Pipeline_ln33_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'load_norms_Pipeline__ln47_for_block_dim_out' to 'load_norms_Pipeline_ln47_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'load_norms_Pipeline__ln61_for_block_dim_out' to 'load_norms_Pipeline_ln61_for_block_dim_out'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 10>' to 'sqrt_fixed_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop__ln147_for_each_patch' to 'dataflow_in_loop_ln147_for_each_patch'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_weights_Pipeline__ln44_for_each_src_block' to 'load_linear_weights_Pipeline_ln44_for_each_src_block'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln127_for_each_src_block' to 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >' to 'load_linear_bias_ap_fixed_16_7_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'read_in_stream_indirect_Pipeline__ln273_for_each_i' to 'read_in_stream_indirect_Pipeline_ln273_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'read_in_stream_direct_Pipeline__ln173_for_each_i' to 'read_in_stream_direct_Pipeline_ln173_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'compute_linear_on_stream_Pipeline__ln461_for_each_i' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'write_out_stream_direct_Pipeline__ln218_for_each_i' to 'write_out_stream_direct_Pipeline_ln218_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'write_out_stream_indirect_Pipeline__ln339_for_each_i' to 'write_out_stream_indirect_Pipeline_ln339_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'read_x_Pipeline__ln14_for_each_patch__ln16_for_block_in_dim' to 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim'.
WARNING: [SYN 201-103] Legalizing function name 'compute_q_matmul_k.5' to 'compute_q_matmul_k_5'.
WARNING: [SYN 201-103] Legalizing function name 'exp<32, 10>' to 'exp_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'recip_fixed<32, 10>' to 'recip_fixed_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_attn_Pipeline__ln227_for_each_q_patch_block__ln229_for_each_k_patch__ln231' to 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231'.
WARNING: [SYN 201-103] Legalizing function name 'write_attn_softmax_info_Pipeline__ln255_for_each_q_patch' to 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch'.
WARNING: [SYN 201-103] Legalizing function name 'read_kv.6' to 'read_kv_6'.
WARNING: [SYN 201-103] Legalizing function name 'read_attn_Pipeline__ln298_for_each_q_patch_block__ln300_for_each_k_patch__ln302_' to 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s'.
WARNING: [SYN 201-103] Legalizing function name 'read_attn_softmax_info_Pipeline__ln362_for_each_q_patch' to 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch'.
WARNING: [SYN 201-103] Legalizing function name 'compute_attn_matmul_v.7' to 'compute_attn_matmul_v_7'.
WARNING: [SYN 201-103] Legalizing function name 'write_attn_matmul_v_Pipeline__ln376_for_each_patch__ln378_for_block_dim' to 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim'.
WARNING: [SYN 201-103] Legalizing function name 'compute_add_Pipeline__ln11_for_each_i' to 'compute_add_Pipeline_ln11_for_each_i'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >_Pipeline__ln127_for_each_src_block' to 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block'.
WARNING: [SYN 201-103] Legalizing function name 'load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >' to 'load_linear_bias_ap_fixed_16_5_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'read_gate_inp_Pipeline__ln60_for_each_patch__ln64_for_block_in_dim' to 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim'.
WARNING: [SYN 201-103] Legalizing function name 'compute_gating.8' to 'compute_gating_8'.
WARNING: [SYN 201-103] Legalizing function name 'write_gate_results_Pipeline__ln95_for_each_patch' to 'write_gate_results_Pipeline_ln95_for_each_patch'.
WARNING: [SYN 201-107] Renaming port name 'ViT_compute/patch_embed_bias' to 'ViT_compute/patch_embed_bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'ViT_compute/patch_embed_weights' to 'ViT_compute/patch_embed_weights_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_one_time_weights_Pipeline_ln15_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln15_for_block_dim_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln15_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_one_time_weights_Pipeline_ln33_for_each_channel_ln37_for_block_dim_out_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln33_for_each_channel__ln37_for_block_dim_out__ln39_for_offset_dim_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 76, loop '_ln33_for_each_channel__ln37_for_block_dim_out__ln39_for_offset_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_one_time_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_accumulate_read_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_accumulate_compute_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop '_ln48_for_each_channel__ln52_for_block_patch_x__ln54_for_block_dim'.
WARNING: [HLS 200-885] The II Violation in module 'patch_embed_accumulate_compute_16u_128u_8u_s' (loop '_ln48_for_each_channel__ln52_for_block_patch_x__ln54_for_block_dim'): Unable to schedule 'load' operation ('patches_load') on array 'patches' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'patches'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'patch_embed_accumulate_compute_16u_128u_8u_s' (loop '_ln48_for_each_channel__ln52_for_block_patch_x__ln54_for_block_dim'): Unable to schedule 'load' operation ('patches_load_1') on array 'patches' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'patches'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 33, loop '_ln48_for_each_channel__ln52_for_block_patch_x__ln54_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.81 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_accumulate_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln130_for_each_patch_x__ln132_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop '_ln130_for_each_patch_x__ln132_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_embed_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ln150_for_block_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_patch_embed_Pipeline_ln160_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln160_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln160_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_patch_embed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms_Pipeline_ln19_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln19_for_block_dim_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln19_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms_Pipeline_ln33_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln33_for_block_dim_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln33_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms_Pipeline_ln47_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln47_for_block_dim_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln47_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms_Pipeline_ln61_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln61_for_block_dim_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln61_for_block_dim_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_accumulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln81_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop '_ln81_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, function 'sqrt_fixed<32, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln120_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 154, loop '_ln120_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ln147_for_each_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_weights_Pipeline_ln44_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln44_for_each_src_block'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop '_ln44_for_each_src_block'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.28 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=num_src_blocks) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln127_for_each_src_block'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln127_for_each_src_block'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 1.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_bias_ap_fixed_16_7_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_linear_Block_entry5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in_stream_indirect_Pipeline_ln273_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln273_for_each_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 79, loop '_ln273_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in_stream_indirect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.800 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in_stream_direct_Pipeline_ln173_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln173_for_each_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln173_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in_stream_direct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gelu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'gelu'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'gelu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.802 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_linear_on_stream_Pipeline_ln461_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln461_for_each_i'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop '_ln461_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.814 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_linear_on_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.816 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out_stream_direct_Pipeline_ln218_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln218_for_each_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop '_ln218_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.817 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out_stream_direct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.817 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out_stream_indirect_Pipeline_ln339_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln339_for_each_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 148, loop '_ln339_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out_stream_indirect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.821 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.821 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_dim_offset_cast_loc_c17_channel (from compute_linear_Block_entry5_proc_U0 to compute_linear_on_stream_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.821 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln14_for_each_patch__ln16_for_block_in_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln14_for_each_patch__ln16_for_block_in_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_kv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln29_for_block_q_patch__ln31_for_each_k_patch__ln33_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop '_ln29_for_block_q_patch__ln31_for_each_k_patch__ln33_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_q_matmul_k_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln62_for_block_q_patch__ln64_for_each_k_patch__ln66_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop '_ln62_for_block_q_patch__ln64_for_each_k_patch__ln66_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_568) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp<32, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 19, function 'exp<32, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recip_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'recip_fixed<32, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, function 'recip_fixed<32, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finalize_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln145_for_block_q_patch_unadjusted__ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted'.
WARNING: [HLS 200-880] The II Violation in module 'finalize_attn' (loop '_ln145_for_block_q_patch_unadjusted__ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('curr_softmax_sum.V') and 'mul' operation ('r.V').
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'finalize_attn' (loop '_ln145_for_block_q_patch_unadjusted__ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('curr_softmax_sum.V') and 'mul' operation ('r.V').
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 78, loop '_ln145_for_block_q_patch_unadjusted__ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln227_for_each_q_patch_block__ln229_for_each_k_patch__ln231_for_each_q_patch_offset'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln227_for_each_q_patch_block__ln229_for_each_k_patch__ln231_for_each_q_patch_offset'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln255_for_each_q_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln255_for_each_q_patch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_q_matmul_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.835 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.835 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_kv_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln29_for_block_q_patch__ln31_for_each_k_patch__ln33_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop '_ln29_for_block_q_patch__ln31_for_each_k_patch__ln33_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.836 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln298_for_each_q_patch_block__ln300_for_each_k_patch__ln302_for_each_q_patch_offset'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln298_for_each_q_patch_block__ln300_for_each_k_patch__ln302_for_each_q_patch_offset'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln362_for_each_q_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln362_for_each_q_patch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_attn_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln329_for_block_q_patch__ln331_for_each_k_patch__ln333_for_offset_q_patch'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln329_for_block_q_patch__ln331_for_each_k_patch__ln333_for_offset_q_patch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attn_matmul_v_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln404_for_block_attn_patch__ln406_for_each_v_patch__ln408_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, loop '_ln404_for_block_attn_patch__ln406_for_each_v_patch__ln408_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln376_for_each_patch__ln378_for_block_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln376_for_each_patch__ln378_for_block_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_attn_matmul_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attn_matmul_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO v_stream (from read_kv_6_U0 to compute_attn_matmul_v_7_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO attn_softmax_info_stream (from read_attn_softmax_info_U0 to compute_attn_matmul_v_7_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_add_Pipeline_ln11_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln11_for_each_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 142, loop '_ln11_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln127_for_each_src_block'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln127_for_each_src_block'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_linear_bias_ap_fixed_16_5_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_w_gate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln30_for_block_dim__ln32_for_offset_expert'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 75, loop '_ln30_for_block_dim__ln32_for_offset_expert'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln60_for_each_patch__ln64_for_block_in_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop '_ln60_for_each_patch__ln64_for_block_in_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_gate_inp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_gating_for_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln175_for_block_in_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop '_ln175_for_block_in_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln205_for_each_out_dim'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 24, loop '_ln205_for_each_out_dim'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln136_for_each_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop '_ln136_for_each_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finalize_topk_scores_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_gating_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gate_results_Pipeline_ln95_for_each_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_ln95_for_each_patch'.
WARNING: [HLS 200-880] The II Violation in module 'write_gate_results_Pipeline_ln95_for_each_patch' (loop '_ln95_for_each_patch'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln108_1', src/moe.cpp:108) and 'add' operation ('add_ln108', src/moe.cpp:108).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop '_ln95_for_each_patch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gate_results' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_gating' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zero_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ViT_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.53 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_one_time_weights_Pipeline_ln15_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_one_time_weights_Pipeline_ln15_for_block_dim_out' pipeline '_ln15_for_block_dim_out' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_one_time_weights_Pipeline_ln15_for_block_dim_out/m_axi_weights_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_one_time_weights_Pipeline_ln15_for_block_dim_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.84 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_one_time_weights_Pipeline_ln33_for_each_channel_ln37_for_block_dim_out_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_one_time_weights_Pipeline_ln33_for_each_channel_ln37_for_block_dim_out_l' pipeline '_ln33_for_each_channel__ln37_for_block_dim_out__ln39_for_offset_dim_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_one_time_weights_Pipeline_ln33_for_each_channel_ln37_for_block_dim_out_l'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_one_time_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_one_time_weights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_accumulate_16u_128u_8u_Block_entry2_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_accumulate_read_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_accumulate_read_16u_128u_8u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_accumulate_compute_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'patch_embed_accumulate_compute_16u_128u_8u_s' pipeline '_ln48_for_each_channel__ln52_for_block_patch_x__ln54_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'patch_embed_accumulate_compute_16u_128u_8u_s' is 5636 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24s_25_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_34s_34_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_24s_25_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_25s_26_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_34_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_34s_34_4_1': 184 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_24_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_16s_24_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_accumulate_compute_16u_128u_8u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_accumulate_16u_128u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_accumulate_16u_128u_8u_s/m_axi_inout1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_accumulate_16u_128u_8u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim' pipeline '_ln130_for_each_patch_x__ln132_for_block_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_weights_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim/m_axi_inout2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_output_Pipeline_ln130_for_each_patch_x_ln132_for_block_dim'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_embed_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_embed_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ln150_for_block_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_inout2_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln150_for_block_y/m_axi_weights_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ln150_for_block_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_inout2_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_weights_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_patch_embed_Pipeline_ln160_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_patch_embed_Pipeline_ln160_for_block_dim' pipeline '_ln160_for_block_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_weights_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_patch_embed_Pipeline_ln160_for_block_dim/m_axi_inout2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_patch_embed_Pipeline_ln160_for_block_dim'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_patch_embed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_patch_embed'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms_Pipeline_ln19_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_norms_Pipeline_ln19_for_block_dim_out' pipeline '_ln19_for_block_dim_out' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln19_for_block_dim_out/m_axi_weights_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms_Pipeline_ln19_for_block_dim_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms_Pipeline_ln33_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_norms_Pipeline_ln33_for_block_dim_out' pipeline '_ln33_for_block_dim_out' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln33_for_block_dim_out/m_axi_weights_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms_Pipeline_ln33_for_block_dim_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms_Pipeline_ln47_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_norms_Pipeline_ln47_for_block_dim_out' pipeline '_ln47_for_block_dim_out' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln47_for_block_dim_out/m_axi_weights_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms_Pipeline_ln47_for_block_dim_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms_Pipeline_ln61_for_block_dim_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_norms_Pipeline_ln61_for_block_dim_out' pipeline '_ln61_for_block_dim_out' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_norms_Pipeline_ln61_for_block_dim_out/m_axi_weights_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms_Pipeline_ln61_for_block_dim_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norms'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_accumulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_54_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_accumulate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'layernorm_output' is 49073 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_43_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_54s_54_5_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_45s_27ns_32_49_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ln147_for_each_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_ln147_for_each_patch/m_axi_inout1_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ln147_for_each_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_norm/m_axi_inout1_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_weights_Pipeline_ln44_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elekbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elelbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elemb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elencg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elepcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elercU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elesc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eletde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elevdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elewdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elexdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elezec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_1_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elePgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_2_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_ele9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_3_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_4_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_5_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_6_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_7_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elechv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_electx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_8_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_9_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elecZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_10_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elec9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledeE' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledeE' is changed to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledeE_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_11_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elediF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elednG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_12_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_13_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eledZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_14_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_0_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_1_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_2_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_3_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_4_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_5_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_6_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eled9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_7_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleeaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_8_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_9_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_10_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleedO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_11_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleeeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_12_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_13_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleegO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_14_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elems_V_15_15_RAM_AUTO_1R1W' to 'load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_eleeiP' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_weights_Pipeline_ln44_for_each_src_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.42 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.73 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_10ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_weights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.97 seconds; current allocated memory: 2.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block' pipeline '_ln127_for_each_src_block' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln127_for_each_src_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.32 seconds; current allocated memory: 2.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_bias_ap_fixed_16_7_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_bias_ap_fixed_16_7_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_linear_Block_entry5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_linear_Block_entry5_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_in_stream_indirect_Pipeline_ln273_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_in_stream_indirect_Pipeline_ln273_for_each_i' pipeline '_ln273_for_each_i' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_in_stream_indirect_Pipeline_ln273_for_each_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_in_stream_indirect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_in_stream_indirect'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_in_stream_direct_Pipeline_ln173_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_in_stream_direct_Pipeline_ln173_for_each_i' pipeline '_ln173_for_each_i' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_in_stream_direct_Pipeline_ln173_for_each_i/m_axi_inout1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_in_stream_direct_Pipeline_ln173_for_each_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_in_stream_direct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_in_stream_direct'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gelu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gelu' pipeline 'gelu' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gelu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_linear_on_stream_Pipeline_ln461_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_linear_on_stream_Pipeline_ln461_for_each_i' pipeline '_ln461_for_each_i' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_0_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_0ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_1_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_1ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_2_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_2elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_3_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_3emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_4_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_4enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_5_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_5eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_6_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_6epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_7_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_7eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_8_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_8erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_9_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_9esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_10_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_1etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_11_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_1euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_12_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_1evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_13_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_1ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_14_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_1exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_15_RAM_AUTO_1R1W' to 'compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_1eyR' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_linear_on_stream_Pipeline_ln461_for_each_i' is 9994 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_46_2_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_linear_on_stream_Pipeline_ln461_for_each_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_linear_on_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_linear_on_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.5 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_out_stream_direct_Pipeline_ln218_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_out_stream_direct_Pipeline_ln218_for_each_i' pipeline '_ln218_for_each_i' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_out_stream_direct_Pipeline_ln218_for_each_i/m_axi_inout2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_232_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_out_stream_direct_Pipeline_ln218_for_each_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_out_stream_direct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_out_stream_direct'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_out_stream_indirect_Pipeline_ln339_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_out_stream_indirect_Pipeline_ln339_for_each_i' pipeline '_ln339_for_each_i' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_232_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_out_stream_indirect_Pipeline_ln339_for_each_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_out_stream_indirect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_out_stream_indirect'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_out_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_out_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_linear/m_axi_inout1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_linear'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim' pipeline '_ln14_for_each_patch__ln16_for_block_in_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim/m_axi_inout2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_x_Pipeline_ln14_for_each_patch_ln16_for_block_in_dim'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_kv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_kv' pipeline '_ln29_for_block_q_patch__ln31_for_each_k_patch__ln33_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_kv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_q_matmul_k_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_q_matmul_k_5' pipeline '_ln62_for_block_q_patch__ln64_for_each_k_patch__ln66_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_52_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_q_matmul_k_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_32_10_s' pipeline 'exp<32, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_4ns_9ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_44ns_42ns_86_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_48ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_32_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recip_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_46ns_32s_32_50_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'recip_fixed_32_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finalize_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finalize_attn' pipeline '_ln145_for_block_q_patch_unadjusted__ln147_for_each_k_patch__ln149_for_offset_q_patch_unadjusted' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_54_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finalize_attn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231' pipeline '_ln227_for_each_q_patch_block__ln229_for_each_k_patch__ln231_for_each_q_patch_offset' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231/m_axi_inout1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_Pipeline_ln227_for_each_q_patch_block_ln229_for_each_k_patch_ln231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch' pipeline '_ln255_for_each_q_patch' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch/m_axi_inout4_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_softmax_info_Pipeline_ln255_for_each_q_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_softmax_info'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_q_matmul_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout1_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_q_matmul_k/m_axi_inout4_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_q_matmul_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_kv_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_kv_6' pipeline '_ln29_for_block_q_patch__ln31_for_each_k_patch__ln33_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_kv_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s' pipeline '_ln298_for_each_q_patch_block__ln300_for_each_k_patch__ln302_for_each_q_patch_offset' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s/m_axi_inout1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_attn_Pipeline_ln298_for_each_q_patch_block_ln300_for_each_k_patch_ln302_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_attn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch' pipeline '_ln362_for_each_q_patch' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch/m_axi_inout4_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_attn_softmax_info_Pipeline_ln362_for_each_q_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_attn_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_attn_softmax_info'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_attn' pipeline '_ln329_for_block_q_patch__ln331_for_each_k_patch__ln333_for_offset_q_patch' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_attn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attn_matmul_v_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_attn_matmul_v_7' pipeline '_ln404_for_block_attn_patch__ln406_for_each_v_patch__ln408_for_block_dim' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_attn_matmul_v_7' is 7969 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_54_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_38_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attn_matmul_v_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim' pipeline '_ln376_for_each_patch__ln378_for_block_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim/m_axi_inout1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_matmul_v_Pipeline_ln376_for_each_patch_ln378_for_block_dim'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 2.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_attn_matmul_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_attn_matmul_v'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attn_matmul_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d5_S' is changed to 'fifo_w64_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_attn_matmul_v/m_axi_inout4_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attn_matmul_v'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_add_Pipeline_ln11_for_each_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_add_Pipeline_ln11_for_each_i' pipeline '_ln11_for_each_i' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_add_Pipeline_ln11_for_each_i/m_axi_inout3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_add_Pipeline_ln11_for_each_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block' pipeline '_ln127_for_each_src_block' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block/m_axi_weights_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln127_for_each_src_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_linear_bias_ap_fixed_16_5_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_linear_bias_ap_fixed_16_5_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_w_gate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_w_gate' pipeline '_ln30_for_block_dim__ln32_for_offset_expert' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_w_gate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim' pipeline '_ln60_for_each_patch__ln64_for_block_in_dim' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim/m_axi_inout1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_gate_inp_Pipeline_ln60_for_each_patch_ln64_for_block_in_dim'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_gate_inp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_gate_inp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_gating_for_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_gating_for_patch' pipeline '_ln175_for_block_in_dim' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_gating_for_patch' is 9807 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_46_2_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_gating_for_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_softmax_info' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'update_softmax_info' pipeline '_ln205_for_each_out_dim' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_softmax_info'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_k' pipeline '_ln136_for_each_i' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finalize_topk_scores_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_54ns_32s_32_58_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finalize_topk_scores_softmax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_gating_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_gating_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gate_results_Pipeline_ln95_for_each_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gate_results_Pipeline_ln95_for_each_patch' pipeline '_ln95_for_each_patch' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gate_results_Pipeline_ln95_for_each_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gate_results' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gate_results'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_gating' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_gating/m_axi_inout1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_gating'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zero_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zero_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ViT_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/inout1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/inout2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/inout3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/inout4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/weights' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/reload_one_time_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/tmp1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/tmp2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/tmp3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/tmp4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/tmp_hidden' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/attn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/attn_softmax_info' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/patch_embed_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/patch_embed_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/pos_embed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/attn_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/attn_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/moe_w_gate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/moe_weights_l1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/moe_bias_l1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/moe_weights_l2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/moe_bias_l2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/vit_weights_l1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/vit_bias_l1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/vit_weights_l2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/vit_bias_l2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/norm_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/norm_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ViT_compute/debug_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ViT_compute' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'attn_scale_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'norm_eps_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'norm1_bias' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'norm1_weights' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'norm2_bias' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'norm2_weights' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'linear_weights_ping_data' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'linear_bias_ping_data' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_queue_lens_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'expert_queue_lens_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_queues_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'expert_scores_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'linear_weights_pong_data' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'linear_bias_pong_data' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'expert_metaqueue_len' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'num_images', 'reload_one_time_weights', 'images', 'x', 'tmp1', 'tmp2', 'tmp3', 'tmp4', 'tmp_hidden', 'attn', 'attn_softmax_info', 'patch_embed_weights', 'patch_embed_bias', 'pos_embed', 'attn_weights', 'attn_bias', 'moe_w_gate', 'moe_weights_l1', 'moe_bias_l1', 'moe_weights_l2', 'moe_bias_l2', 'vit_weights_l1', 'vit_bias_l1', 'vit_weights_l2', 'vit_bias_l2', 'norm_weights', 'norm_bias', 'debug_id' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ViT_compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.290 GB.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_U(ViT_compute_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'image_stream_i_U(ViT_compute_fifo_w256_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO ViT_compute_dataflow_in_loop_ln150_for_block_y_patches31_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_dataflow_in_loop_ln150_for_block_y_patches31_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO ViT_compute_dataflow_in_loop_ln147_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_dataflow_in_loop_ln147_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mean_V_U(ViT_compute_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_sq_V_U(ViT_compute_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_load_linear_weights_Pipeline_ln44_for_each_src_block_weights_cache_data_M_elebkb_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_compute_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_compute_linear_on_stream_Pipeline_ln461_for_each_i_in_blocks_data_M_elems_V_0ejP_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'length_loc_c14_channel_U(ViT_compute_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_dim_offset_cast_loc_c15_channel_U(ViT_compute_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'expert_cast_loc_c16_channel_U(ViT_compute_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_dim_offset_cast_loc_c17_channel_U(ViT_compute_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_U(ViT_compute_fifo_w512_d48_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'index_stream_U(ViT_compute_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'length_loc_c13_U(ViT_compute_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_dim_offset_cast_loc_c_U(ViT_compute_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'expert_cast_loc_c_U(ViT_compute_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_U(ViT_compute_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'length_loc_c_U(ViT_compute_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_dim_offset_cast_loc_c_U(ViT_compute_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_compute_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_compute_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_compute_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_compute_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_compute_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ViT_compute_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'attn_c_U(ViT_compute_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_softmax_info_c_U(ViT_compute_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'q_stream_U(ViT_compute_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_stream_U(ViT_compute_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qxk_stream_U(ViT_compute_fifo_w512_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_stream_U(ViT_compute_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_softmax_info_stream_U(ViT_compute_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_attn_U0_U(ViT_compute_start_for_write_attn_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_attn_softmax_info_U0_U(ViT_compute_start_for_write_attn_softmax_info_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_finalize_attn_U0_U(ViT_compute_start_for_finalize_attn_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'attn_matmul_v_c_U(ViT_compute_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'v_stream_U(ViT_compute_fifo_w256_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_stream_U(ViT_compute_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_softmax_info_stream_U(ViT_compute_fifo_w256_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qxk_out_stream_U(ViT_compute_fifo_w512_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_matmul_v_stream_U(ViT_compute_fifo_w256_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_attn_matmul_v_U0_U(ViT_compute_start_for_write_attn_matmul_v_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_attn_matmul_v_7_U0_U(ViT_compute_start_for_compute_attn_matmul_v_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_prepare_attn_U0_U(ViT_compute_start_for_prepare_attn_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gate_inp_stream_U(ViT_compute_fifo_w256_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'topk_indices_stream_U(ViT_compute_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'topk_scores_stream_U(ViT_compute_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_gate_results_U0_U(ViT_compute_start_for_write_gate_results_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_patch_embed_bias_r_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_patch_embed_weights_r_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_linear_weights_ping_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_linear_bias_ping_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_expert_queues_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_w_gate_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ViT_compute_expert_metaqueue_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 17.62 seconds. CPU system time: 0.19 seconds. Elapsed time: 17.81 seconds; current allocated memory: 2.302 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 18.45 seconds; current allocated memory: 2.373 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ViT_compute.
INFO: [VLOG 209-307] Generating Verilog RTL for ViT_compute.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 372.34 seconds. CPU system time: 12.71 seconds. Elapsed time: 385.69 seconds; current allocated memory: 1.924 GB.
Synthesis completed successfully.
Starting co-simulation...
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling attention.cpp_pre.cpp.tb.cpp
   Compiling apatb_ViT_compute.cpp
   Compiling linear.cpp_pre.cpp.tb.cpp
   Compiling conv.cpp_pre.cpp.tb.cpp
   Compiling moe.cpp_pre.cpp.tb.cpp
   Compiling gelu.cpp_pre.cpp.tb.cpp
   Compiling e2e.cpp_pre.cpp.tb.cpp
   Compiling add.cpp_pre.cpp.tb.cpp
   Compiling layernorm.cpp_pre.cpp.tb.cpp
   Compiling ViT_compute.cpp_pre.cpp.tb.cpp
   Compiling apatb_ViT_compute_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Current working directory: /home/kabazoka/Documents/Github/Edge-MoE/vitis_hls_project/solution1/sim/wrapc
Loading inputs... done!
Running kernel... Looping 2 times for II measurement... done!

Sample of values from x vs. l11_x_post_moe:
[[-0.35526180,  0.10269570, -0.94465995,  0.40484881, -0.76812243],    [[-0.34556007,  0.11370945, -0.93495345,  0.41630530, -0.76336122],
 [ 1.06935954, -4.42804670, -3.32615423, -2.93409991,  5.92269945],     [ 1.09150505, -4.41946030, -3.31387663, -2.91642094,  5.94460821],
 [ 0.40219927, -1.68404651, -1.55453610, -2.05670595,  3.94254112],     [ 0.41870880, -1.66096807, -1.54463673, -2.03807640,  3.96078610],
 [ 1.31542158, -3.59187698, -3.03477859, -3.40772152,  4.77640247],     [ 1.34106374, -3.57080722, -3.02828121, -3.39362216,  4.80466557],
 [ 0.04758787, -4.07111025, -3.18066263, -2.29135060,  5.33304572]]     [ 0.07477593, -4.05317545, -3.15477252, -2.26376057,  5.35678482]]

MSE: 0.00151473
MAE: 0.0208538
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 622.02 seconds. CPU system time: 6.79 seconds. Elapsed time: 628.86 seconds; current allocated memory: 7.652 MB.
Error during co-simulation: 11
INFO: [HLS 200-112] Total CPU user time: 1500.1 seconds. Total CPU system time: 20.74 seconds. Total elapsed time: 1520.13 seconds; peak allocated memory: 2.383 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Dec 12 15:10:10 2024...
