#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x136e43730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x136e43030 .scope module, "clk_an2" "clk_an2" 3 39;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk1_i";
    .port_info 1 /INPUT 1 "clk2_i";
    .port_info 2 /OUTPUT 1 "clk_o";
o0x138040010 .functor BUFZ 1, c4<z>; HiZ drive
o0x138040040 .functor BUFZ 1, c4<z>; HiZ drive
L_0x136e57ef0 .functor AND 1, o0x138040010, o0x138040040, C4<1>, C4<1>;
v0x136e462e0_0 .net "clk1_i", 0 0, o0x138040010;  0 drivers
v0x136e50ac0_0 .net "clk2_i", 0 0, o0x138040040;  0 drivers
v0x136e50b60_0 .net "clk_o", 0 0, L_0x136e57ef0;  1 drivers
S_0x136e3f4b0 .scope module, "clk_buf" "clk_buf" 3 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "clk_o";
o0x138040130 .functor BUFZ 1, c4<z>; HiZ drive
L_0x136e57fc0 .functor BUFZ 1, o0x138040130, C4<0>, C4<0>, C4<0>;
v0x136e50c40_0 .net "clk_i", 0 0, o0x138040130;  0 drivers
v0x136e50cf0_0 .net "clk_o", 0 0, L_0x136e57fc0;  1 drivers
S_0x136e3c810 .scope module, "clk_icg" "clk_icg" 3 97;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "en_i";
    .port_info 2 /INPUT 1 "te_i";
    .port_info 3 /OUTPUT 1 "clk_o";
o0x1380401f0 .functor BUFZ 1, c4<z>; HiZ drive
L_0x136e58070 .functor AND 1, o0x1380401f0, v0x136e51000_0, C4<1>, C4<1>;
v0x136e50e00_0 .net "clk_i", 0 0, o0x1380401f0;  0 drivers
v0x136e50eb0_0 .net "clk_o", 0 0, L_0x136e58070;  1 drivers
o0x138040250 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e50f50_0 .net "en_i", 0 0, o0x138040250;  0 drivers
v0x136e51000_0 .var "r_clk_en", 0 0;
o0x1380402b0 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e510a0_0 .net "te_i", 0 0, o0x1380402b0;  0 drivers
E_0x136e50da0 .event anyedge, v0x136e50e00_0, v0x136e50f50_0, v0x136e510a0_0;
S_0x136e3ab10 .scope module, "clk_icg2" "clk_icg2" 3 119;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "en_i";
    .port_info 2 /INPUT 1 "te_i";
    .port_info 3 /OUTPUT 1 "clk_o";
L_0x136e58160 .functor NOT 1, v0x136e514c0_0, C4<0>, C4<0>, C4<0>;
o0x1380403d0 .functor BUFZ 1, c4<z>; HiZ drive
L_0x136e581f0 .functor OR 1, o0x1380403d0, L_0x136e58160, C4<0>, C4<0>;
v0x136e51210_0 .net *"_ivl_0", 0 0, L_0x136e58160;  1 drivers
v0x136e512d0_0 .net "clk_i", 0 0, o0x1380403d0;  0 drivers
v0x136e51370_0 .net "clk_o", 0 0, L_0x136e581f0;  1 drivers
o0x138040430 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e51420_0 .net "en_i", 0 0, o0x138040430;  0 drivers
v0x136e514c0_0 .var "r_clk_en", 0 0;
o0x138040490 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e515a0_0 .net "te_i", 0 0, o0x138040490;  0 drivers
E_0x136e511c0 .event anyedge, v0x136e512d0_0, v0x136e51420_0, v0x136e515a0_0;
S_0x136e39a80 .scope module, "clk_int_div_simple" "clk_int_div_simple" 4 125;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n_i";
    .port_info 2 /INPUT 32 "div_i";
    .port_info 3 /INPUT 1 "clk_init_i";
    .port_info 4 /INPUT 1 "div_valid_i";
    .port_info 5 /OUTPUT 1 "div_ready_o";
    .port_info 6 /OUTPUT 1 "div_done_o";
    .port_info 7 /OUTPUT 32 "clk_cnt_o";
    .port_info 8 /OUTPUT 1 "clk_fir_trg_o";
    .port_info 9 /OUTPUT 1 "clk_sec_trg_o";
    .port_info 10 /OUTPUT 1 "clk_o";
P_0x136e18240 .param/l "DIV_VALUE_WIDTH" 0 4 126, +C4<00000000000000000000000000100000>;
P_0x136e18280 .param/l "DONE_DELAY_WIDTH" 0 4 127, +C4<00000000000000000000000000000011>;
o0x138040d60 .functor BUFZ 1, c4<z>; HiZ drive
L_0x138078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x136e58300 .functor AND 1, o0x138040d60, L_0x138078010, C4<1>, C4<1>;
L_0x136e58410 .functor BUFZ 32, L_0x136e58cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1380780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x136e52830_0 .net/2u *"_ivl_10", 0 0, L_0x1380780a0;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x136e528f0_0 .net/2u *"_ivl_12", 31 0, L_0x1380780e8;  1 drivers
v0x136e52990_0 .net *"_ivl_14", 31 0, L_0x136e58650;  1 drivers
L_0x138078130 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x136e52a40_0 .net/2u *"_ivl_16", 31 0, L_0x138078130;  1 drivers
v0x136e52af0_0 .net *"_ivl_18", 31 0, L_0x136e587f0;  1 drivers
v0x136e52be0_0 .net *"_ivl_20", 0 0, L_0x136e58910;  1 drivers
L_0x138078178 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e52c80_0 .net *"_ivl_31", 30 0, L_0x138078178;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e52d30_0 .net/2u *"_ivl_33", 31 0, L_0x1380781c0;  1 drivers
v0x136e52de0_0 .net *"_ivl_35", 0 0, L_0x136e58e20;  1 drivers
L_0x138078208 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x136e52ef0_0 .net/2u *"_ivl_39", 2 0, L_0x138078208;  1 drivers
L_0x138078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x136e52f90_0 .net *"_ivl_48", 1 0, L_0x138078250;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e53040_0 .net/2u *"_ivl_6", 31 0, L_0x138078058;  1 drivers
v0x136e530f0_0 .net *"_ivl_8", 0 0, L_0x136e584f0;  1 drivers
v0x136e53190_0 .net "clk_cnt_o", 31 0, L_0x136e58410;  1 drivers
v0x136e53240_0 .net "clk_fir_trg_o", 0 0, L_0x136e589f0;  1 drivers
o0x138040580 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e532e0_0 .net "clk_i", 0 0, o0x138040580;  0 drivers
o0x138040c10 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e53370_0 .net "clk_init_i", 0 0, o0x138040c10;  0 drivers
v0x136e53500_0 .net "clk_o", 0 0, L_0x136e58f90;  1 drivers
v0x136e53590_0 .net "clk_sec_trg_o", 0 0, L_0x136e58b80;  1 drivers
v0x136e53620_0 .net "div_done_o", 0 0, L_0x136e590f0;  1 drivers
v0x136e536b0_0 .net "div_hdshk", 0 0, L_0x136e58300;  1 drivers
o0x138040d00 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x136e53750_0 .net "div_i", 31 0, o0x138040d00;  0 drivers
v0x136e53800_0 .net "div_ready_o", 0 0, L_0x138078010;  1 drivers
v0x136e538a0_0 .net "div_valid_i", 0 0, o0x138040d60;  0 drivers
o0x138040610 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e53940_0 .net "rst_n_i", 0 0, o0x138040610;  0 drivers
v0x136e539d0_0 .var "s_clk_d", 0 0;
v0x136e53a80_0 .net "s_clk_q", 0 0, v0x136e51bd0_0;  1 drivers
v0x136e53b10_0 .var "s_cnt_d", 31 0;
v0x136e53ba0_0 .net "s_cnt_q", 31 0, L_0x136e58cc0;  1 drivers
v0x136e53c30_0 .var "s_div_done_d", 2 0;
v0x136e53cc0_0 .net "s_div_done_q", 2 0, L_0x136e59290;  1 drivers
E_0x136e51680 .event anyedge, v0x136e53cc0_0, v0x136e536b0_0, v0x136e53590_0;
E_0x136e516d0/0 .event anyedge, v0x136e536b0_0, v0x136e53370_0, v0x136e53240_0, v0x136e53590_0;
E_0x136e516d0/1 .event anyedge, v0x136e51bd0_0;
E_0x136e516d0 .event/or E_0x136e516d0/0, E_0x136e516d0/1;
E_0x136e51740 .event anyedge, v0x136e53ba0_0, v0x136e536b0_0, v0x136e53750_0, v0x136e53590_0;
L_0x136e584f0 .cmp/eq 32, o0x138040d00, L_0x138078058;
L_0x136e58650 .arith/sub 32, o0x138040d00, L_0x1380780e8;
L_0x136e587f0 .arith/div 32, L_0x136e58650, L_0x138078130;
L_0x136e58910 .cmp/eq 32, L_0x136e58cc0, L_0x136e587f0;
L_0x136e589f0 .functor MUXZ 1, L_0x136e58910, L_0x1380780a0, L_0x136e584f0, C4<>;
L_0x136e58b80 .cmp/eq 32, L_0x136e58cc0, o0x138040d00;
L_0x136e58c20 .part v0x136e53b10_0, 0, 1;
L_0x136e58cc0 .concat [ 1 31 0 0], v0x136e52110_0, L_0x138078178;
L_0x136e58e20 .cmp/eq 32, o0x138040d00, L_0x1380781c0;
L_0x136e58f90 .functor MUXZ 1, v0x136e51bd0_0, o0x138040580, L_0x136e58e20, C4<>;
L_0x136e590f0 .cmp/eq 3, L_0x136e59290, L_0x138078208;
L_0x136e591f0 .part v0x136e53c30_0, 0, 1;
L_0x136e59290 .concat [ 1 2 0 0], v0x136e52690_0, L_0x138078250;
S_0x136e517c0 .scope module, "u_clk_dffr" "dffr" 4 175, 5 5 0, S_0x136e39a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x136e51a80_0 .net "clk", 0 0, o0x138040580;  alias, 0 drivers
v0x136e51b30_0 .net "d", 0 0, v0x136e539d0_0;  1 drivers
v0x136e51bd0_0 .var "q", 0 0;
v0x136e51c80_0 .net "rst_n", 0 0, o0x138040610;  alias, 0 drivers
E_0x136e51a20/0 .event negedge, v0x136e51c80_0;
E_0x136e51a20/1 .event posedge, v0x136e51a80_0;
E_0x136e51a20 .event/or E_0x136e51a20/0, E_0x136e51a20/1;
S_0x136e51d80 .scope module, "u_cnt_dffr" "dffr" 4 158, 5 5 0, S_0x136e39a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x136e51fd0_0 .net "clk", 0 0, o0x138040580;  alias, 0 drivers
v0x136e52080_0 .net "d", 0 0, L_0x136e58c20;  1 drivers
v0x136e52110_0 .var "q", 0 0;
v0x136e521c0_0 .net "rst_n", 0 0, o0x138040610;  alias, 0 drivers
S_0x136e522c0 .scope module, "u_ready_dffr" "dffr" 4 191, 5 5 0, S_0x136e39a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x136e52520_0 .net "clk", 0 0, o0x138040580;  alias, 0 drivers
v0x136e525f0_0 .net "d", 0 0, L_0x136e591f0;  1 drivers
v0x136e52690_0 .var "q", 0 0;
v0x136e52720_0 .net "rst_n", 0 0, o0x138040610;  alias, 0 drivers
S_0x136e388c0 .scope module, "clk_int_even_div" "clk_int_even_div" 4 200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n_i";
    .port_info 2 /INPUT 1 "en_i";
    .port_info 3 /INPUT 1 "div_i";
    .port_info 4 /INPUT 1 "div_valid_i";
    .port_info 5 /OUTPUT 1 "div_done_o";
    .port_info 6 /OUTPUT 1 "clk_o";
P_0x136e1fff0 .param/l "DIV_VALUE" 0 4 201, +C4<00000000000000000000000000000010>;
P_0x136e20030 .param/l "ENABLE_CLOCK_IN_RESET" 0 4 202, C4<0>;
o0x138041060 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e53e60_0 .net "clk_i", 0 0, o0x138041060;  0 drivers
v0x136e53f10_0 .var "clk_o", 0 0;
v0x136e53fb0_0 .var "div_done_o", 0 0;
o0x1380410f0 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e54040_0 .net "div_i", 0 0, o0x1380410f0;  0 drivers
o0x138041120 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e540d0_0 .net "div_valid_i", 0 0, o0x138041120;  0 drivers
o0x138041150 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e541a0_0 .net "en_i", 0 0, o0x138041150;  0 drivers
o0x138041180 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e54230_0 .net "rst_n_i", 0 0, o0x138041180;  0 drivers
S_0x136e35520 .scope module, "clk_int_odd_div_static" "clk_int_odd_div_static" 4 59;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n_i";
    .port_info 2 /OUTPUT 1 "clk_o";
P_0x136e20230 .param/l "DIV_VALUE" 0 4 60, +C4<00000000000000000000000000000011>;
P_0x136e20270 .param/l "DIV_VALUE_WIDTH" 1 4 70, +C4<00000000000000000000000000000011>;
L_0x138078298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x136e55970_0 .net *"_ivl_5", 1 0, L_0x138078298;  1 drivers
o0x138041300 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e55a30_0 .net "clk_i", 0 0, o0x138041300;  0 drivers
v0x136e55ad0_0 .net "clk_o", 0 0, L_0x136e59620;  1 drivers
o0x138041390 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e55b80_0 .net "rst_n_i", 0 0, o0x138041390;  0 drivers
v0x136e55c10_0 .var "s_clk1_d", 0 0;
v0x136e55ce0_0 .net "s_clk1_q", 0 0, v0x136e54840_0;  1 drivers
v0x136e55db0_0 .var "s_clk2_d", 0 0;
v0x136e55e40_0 .net "s_clk2_q", 0 0, v0x136e54de0_0;  1 drivers
v0x136e55f10_0 .var "s_cnt_d", 2 0;
v0x136e56020_0 .net "s_cnt_q", 2 0, L_0x136e59540;  1 drivers
E_0x136e1b090 .event anyedge, v0x136e54de0_0, v0x136e56020_0;
E_0x136e54370 .event anyedge, v0x136e54840_0, v0x136e56020_0;
E_0x136e543c0 .event anyedge, v0x136e56020_0;
L_0x136e594a0 .part v0x136e55f10_0, 0, 1;
L_0x136e59540 .concat [ 1 2 0 0], v0x136e557d0_0, L_0x138078298;
S_0x136e54420 .scope module, "u_clk1_dffr" "dffr" 4 95, 5 5 0, S_0x136e35520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x136e546f0_0 .net "clk", 0 0, o0x138041300;  alias, 0 drivers
v0x136e547a0_0 .net "d", 0 0, v0x136e55c10_0;  1 drivers
v0x136e54840_0 .var "q", 0 0;
v0x136e548f0_0 .net "rst_n", 0 0, o0x138041390;  alias, 0 drivers
E_0x136e54690/0 .event negedge, v0x136e548f0_0;
E_0x136e54690/1 .event posedge, v0x136e546f0_0;
E_0x136e54690 .event/or E_0x136e54690/0, E_0x136e54690/1;
S_0x136e549f0 .scope module, "u_clk_ndffr" "ndffr" 4 109, 5 20 0, S_0x136e35520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x136e54c90_0 .net "clk", 0 0, o0x138041300;  alias, 0 drivers
v0x136e54d50_0 .net "d", 0 0, v0x136e55db0_0;  1 drivers
v0x136e54de0_0 .var "q", 0 0;
v0x136e54e90_0 .net "rst_n", 0 0, o0x138041390;  alias, 0 drivers
E_0x136e54c40 .event negedge, v0x136e548f0_0, v0x136e546f0_0;
S_0x136e54f90 .scope module, "u_clk_xor2" "clk_xor2" 4 116, 3 83 0, S_0x136e35520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk1_i";
    .port_info 1 /INPUT 1 "clk2_i";
    .port_info 2 /OUTPUT 1 "clk_o";
L_0x136e59620 .functor XOR 1, v0x136e54840_0, v0x136e54de0_0, C4<0>, C4<0>;
v0x136e551d0_0 .net "clk1_i", 0 0, v0x136e54840_0;  alias, 1 drivers
v0x136e55280_0 .net "clk2_i", 0 0, v0x136e54de0_0;  alias, 1 drivers
v0x136e55330_0 .net "clk_o", 0 0, L_0x136e59620;  alias, 1 drivers
S_0x136e55410 .scope module, "u_cnt_dffr" "dffr" 4 81, 5 5 0, S_0x136e35520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x136e55650_0 .net "clk", 0 0, o0x138041300;  alias, 0 drivers
v0x136e55730_0 .net "d", 0 0, L_0x136e594a0;  1 drivers
v0x136e557d0_0 .var "q", 0 0;
v0x136e55860_0 .net "rst_n", 0 0, o0x138041390;  alias, 0 drivers
S_0x136e36740 .scope module, "clk_mux2" "clk_mux2" 3 68;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk1_i";
    .port_info 1 /INPUT 1 "clk2_i";
    .port_info 2 /INPUT 1 "en_i";
    .port_info 3 /OUTPUT 1 "clk_o";
o0x1380418a0 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e560d0_0 .net "clk1_i", 0 0, o0x1380418a0;  0 drivers
o0x1380418d0 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e56160_0 .net "clk2_i", 0 0, o0x1380418d0;  0 drivers
v0x136e561f0_0 .net "clk_o", 0 0, L_0x136e596d0;  1 drivers
o0x138041930 .functor BUFZ 1, c4<z>; HiZ drive
v0x136e56280_0 .net "en_i", 0 0, o0x138041930;  0 drivers
L_0x136e596d0 .functor MUXZ 1, o0x1380418a0, o0x1380418d0, o0x138041930, C4<>;
S_0x136e44290 .scope module, "clk_n" "clk_n" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "clk_o";
o0x138041a20 .functor BUFZ 1, c4<z>; HiZ drive
L_0x136e597d0 .functor NOT 1, o0x138041a20, C4<0>, C4<0>, C4<0>;
v0x136e56370_0 .net "clk_i", 0 0, o0x138041a20;  0 drivers
v0x136e56420_0 .net "clk_o", 0 0, L_0x136e597d0;  1 drivers
S_0x136e44b20 .scope module, "clk_nd2" "clk_nd2" 3 54;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk1_i";
    .port_info 1 /INPUT 1 "clk2_i";
    .port_info 2 /OUTPUT 1 "clk_o";
o0x138041b10 .functor BUFZ 1, c4<z>; HiZ drive
o0x138041b40 .functor BUFZ 1, c4<z>; HiZ drive
L_0x136e59860 .functor AND 1, o0x138041b10, o0x138041b40, C4<1>, C4<1>;
L_0x136e59950 .functor NOT 1, L_0x136e59860, C4<0>, C4<0>, C4<0>;
v0x136e564d0_0 .net *"_ivl_0", 0 0, L_0x136e59860;  1 drivers
v0x136e56580_0 .net "clk1_i", 0 0, o0x138041b10;  0 drivers
v0x136e56620_0 .net "clk2_i", 0 0, o0x138041b40;  0 drivers
v0x136e566d0_0 .net "clk_o", 0 0, L_0x136e59950;  1 drivers
S_0x136e3fa70 .scope module, "simple_rtl_test" "simple_rtl_test" 6 4;
 .timescale -9 -12;
v0x136e57d40_0 .var "clk_i", 0 0;
v0x136e57dd0_0 .net "clk_o", 0 0, L_0x136e59e40;  1 drivers
v0x136e57e60_0 .var "rst_n_i", 0 0;
E_0x136e567c0 .event posedge, v0x136e578a0_0;
E_0x136e56820 .event posedge, v0x136e56e10_0;
S_0x136e56870 .scope module, "dut" "clk_int_even_div_static" 6 14, 4 25 0, S_0x136e3fa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n_i";
    .port_info 2 /OUTPUT 1 "clk_o";
P_0x136e56a40 .param/l "DIV_VALUE_WIDTH" 0 4 26, +C4<00000000000000000000000000000010>;
L_0x136e59e40 .functor BUFZ 1, v0x136e56f60_0, C4<0>, C4<0>, C4<0>;
L_0x1380782e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x136e57650_0 .net/2u *"_ivl_0", 1 0, L_0x1380782e0;  1 drivers
L_0x138078328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x136e57710_0 .net *"_ivl_9", 0 0, L_0x138078328;  1 drivers
v0x136e577b0_0 .net "clk_i", 0 0, v0x136e57d40_0;  1 drivers
v0x136e578a0_0 .net "clk_o", 0 0, L_0x136e59e40;  alias, 1 drivers
v0x136e57930_0 .net "rst_n_i", 0 0, v0x136e57e60_0;  1 drivers
v0x136e57a40_0 .net "s_clk_d", 0 0, L_0x136e59d60;  1 drivers
v0x136e57ad0_0 .net "s_clk_q", 0 0, v0x136e56f60_0;  1 drivers
v0x136e57b60_0 .net "s_cnt_d", 1 0, L_0x136e59a20;  1 drivers
v0x136e57bf0_0 .net "s_cnt_q", 1 0, L_0x136e59c20;  1 drivers
L_0x136e59a20 .arith/sum 2, L_0x136e59c20, L_0x1380782e0;
L_0x136e59b40 .part L_0x136e59a20, 0, 1;
L_0x136e59c20 .concat [ 1 1 0 0], v0x136e574a0_0, L_0x138078328;
L_0x136e59d60 .part L_0x136e59c20, 1, 1;
S_0x136e56bc0 .scope module, "u_clk_dffr" "dffr" 4 48, 5 5 0, S_0x136e56870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x136e56e10_0 .net "clk", 0 0, v0x136e57d40_0;  alias, 1 drivers
v0x136e56ec0_0 .net "d", 0 0, L_0x136e59d60;  alias, 1 drivers
v0x136e56f60_0 .var "q", 0 0;
v0x136e57010_0 .net "rst_n", 0 0, v0x136e57e60_0;  alias, 1 drivers
E_0x136e56db0/0 .event negedge, v0x136e57010_0;
E_0x136e56db0/1 .event posedge, v0x136e56e10_0;
E_0x136e56db0 .event/or E_0x136e56db0/0, E_0x136e56db0/1;
S_0x136e57110 .scope module, "u_cnt_dffr" "dffr" 4 40, 5 5 0, S_0x136e56870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x136e57360_0 .net "clk", 0 0, v0x136e57d40_0;  alias, 1 drivers
v0x136e57410_0 .net "d", 0 0, L_0x136e59b40;  1 drivers
v0x136e574a0_0 .var "q", 0 0;
v0x136e57550_0 .net "rst_n", 0 0, v0x136e57e60_0;  alias, 1 drivers
    .scope S_0x136e3c810;
T_0 ;
Ewait_0 .event/or E_0x136e50da0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x136e50e00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x136e50f50_0;
    %load/vec4 v0x136e510a0_0;
    %or;
    %assign/vec4 v0x136e51000_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x136e3ab10;
T_1 ;
Ewait_1 .event/or E_0x136e511c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x136e512d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x136e51420_0;
    %load/vec4 v0x136e515a0_0;
    %or;
    %assign/vec4 v0x136e514c0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x136e51d80;
T_2 ;
    %wait E_0x136e51a20;
    %load/vec4 v0x136e521c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136e52110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x136e52080_0;
    %assign/vec4 v0x136e52110_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x136e517c0;
T_3 ;
    %wait E_0x136e51a20;
    %load/vec4 v0x136e51c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136e51bd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x136e51b30_0;
    %assign/vec4 v0x136e51bd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x136e522c0;
T_4 ;
    %wait E_0x136e51a20;
    %load/vec4 v0x136e52720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136e52690_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x136e525f0_0;
    %assign/vec4 v0x136e52690_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x136e39a80;
T_5 ;
Ewait_2 .event/or E_0x136e51740, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x136e53ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136e53b10_0, 0, 32;
    %load/vec4 v0x136e536b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x136e53750_0;
    %cmpi/e 0, 0, 32;
    %flag_or 8, 4;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136e53b10_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x136e53590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136e53b10_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x136e39a80;
T_6 ;
Ewait_3 .event/or E_0x136e516d0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x136e536b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x136e53370_0;
    %store/vec4 v0x136e539d0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x136e53240_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x136e53590_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x136e53a80_0;
    %inv;
    %store/vec4 v0x136e539d0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x136e53a80_0;
    %store/vec4 v0x136e539d0_0, 0, 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x136e39a80;
T_7 ;
Ewait_4 .event/or E_0x136e51680, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x136e53cc0_0;
    %store/vec4 v0x136e53c30_0, 0, 3;
    %load/vec4 v0x136e536b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x136e53c30_0, 0, 3;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x136e53590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x136e53cc0_0;
    %cmpi/u 7, 0, 3;
    %flag_get/vec4 5;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x136e53cc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x136e53c30_0, 0, 3;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x136e55410;
T_8 ;
    %wait E_0x136e54690;
    %load/vec4 v0x136e55860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136e557d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x136e55730_0;
    %assign/vec4 v0x136e557d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x136e54420;
T_9 ;
    %wait E_0x136e54690;
    %load/vec4 v0x136e548f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136e54840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x136e547a0_0;
    %assign/vec4 v0x136e54840_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x136e549f0;
T_10 ;
    %wait E_0x136e54c40;
    %load/vec4 v0x136e54e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136e54de0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x136e54d50_0;
    %assign/vec4 v0x136e54de0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x136e35520;
T_11 ;
Ewait_5 .event/or E_0x136e543c0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x136e56020_0;
    %addi 1, 0, 3;
    %store/vec4 v0x136e55f10_0, 0, 3;
    %load/vec4 v0x136e56020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x136e55f10_0, 0, 3;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x136e35520;
T_12 ;
Ewait_6 .event/or E_0x136e54370, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x136e55ce0_0;
    %store/vec4 v0x136e55c10_0, 0, 1;
    %load/vec4 v0x136e56020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x136e55ce0_0;
    %inv;
    %store/vec4 v0x136e55c10_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x136e35520;
T_13 ;
Ewait_7 .event/or E_0x136e1b090, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x136e55e40_0;
    %store/vec4 v0x136e55db0_0, 0, 1;
    %load/vec4 v0x136e56020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x136e55e40_0;
    %inv;
    %store/vec4 v0x136e55db0_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x136e57110;
T_14 ;
    %wait E_0x136e56db0;
    %load/vec4 v0x136e57550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136e574a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x136e57410_0;
    %assign/vec4 v0x136e574a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x136e56bc0;
T_15 ;
    %wait E_0x136e56db0;
    %load/vec4 v0x136e57010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136e56f60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x136e56ec0_0;
    %assign/vec4 v0x136e56f60_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x136e3fa70;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136e57d40_0, 0, 1;
T_16.0 ;
    %delay 5000, 0;
    %load/vec4 v0x136e57d40_0;
    %inv;
    %store/vec4 v0x136e57d40_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_0x136e3fa70;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136e57e60_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_17.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %subi 1, 0, 32;
    %wait E_0x136e56820;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136e57e60_0, 0, 1;
    %vpi_call/w 6 36 "$display", "Reset released at time %0t", $time {0 0 0};
    %pushi/vec4 50, 0, 32;
T_17.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_17.3, 5;
    %jmp/1 T_17.3, 4;
    %subi 1, 0, 32;
    %wait E_0x136e56820;
    %jmp T_17.2;
T_17.3 ;
    %pop/vec4 1;
    %vpi_call/w 6 41 "$display", "Test completed at time %0t", $time {0 0 0};
    %vpi_call/w 6 42 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x136e3fa70;
T_18 ;
    %wait E_0x136e567c0;
    %vpi_call/w 6 47 "$display", "Divided clock rising edge at time %0t", $time {0 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_0x136e3fa70;
T_19 ;
    %vpi_call/w 6 52 "$dumpfile", "simple_rtl_test.vcd" {0 0 0};
    %vpi_call/w 6 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x136e3fa70 {0 0 0};
    %vpi_call/w 6 54 "$display", "=== Simple RTL Test Started ===" {0 0 0};
    %vpi_call/w 6 55 "$display", "Testing clock divider module" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../top/utils/stdcell.sv";
    "../top/utils/clk_int_div.sv";
    "simple_stdcells.sv";
    "simple_rtl_test.sv";
