{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4030, "design__instance__area": 24234.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 31, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0027133163530379534, "power__switching__total": 0.0027630163822323084, "power__leakage__total": 2.7708560779160507e-08, "power__total": 0.0054763606749475, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.20234792192334153, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.20234792192334153, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33424730596048785, "timing__setup__ws__corner:nom_tt_025C_1v80": 10.383248332805792, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 45, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 31, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.34762649298633236, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.34762649298633236, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.884187859066953, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.4324328795222576, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 31, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.13969231722314562, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.13969231722314562, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12377371700125644, "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.55711214995916, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 61, "design__max_fanout_violation__count": 31, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.35807724465730134, "clock__skew__worst_setup": 0.13565415841262085, "timing__hold__ws": 0.11958984141462846, "timing__setup__ws": 0.7835563530904558, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4030, "design__instance__area__stdcell": 24234.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.326627, "design__instance__utilization__stdcell": 0.326627, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 10897481, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 73456.2, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 240, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2993, "route__net__special": 2, "route__drc_errors__iter:1": 2459, "route__wirelength__iter:1": 80889, "route__drc_errors__iter:2": 1600, "route__wirelength__iter:2": 80129, "route__drc_errors__iter:3": 1240, "route__wirelength__iter:3": 79978, "route__drc_errors__iter:4": 193, "route__wirelength__iter:4": 79765, "route__drc_errors__iter:5": 86, "route__wirelength__iter:5": 79749, "route__drc_errors__iter:6": 30, "route__wirelength__iter:6": 79766, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 79766, "route__drc_errors": 0, "route__wirelength": 79766, "route__vias": 20475, "route__vias__singlecut": 20475, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 257.21, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 31, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.1967607799050515, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.1967607799050515, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3253166161866747, "timing__setup__ws__corner:min_tt_025C_1v80": 10.640650439720496, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 40, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 31, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.3387706322464953, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3387706322464953, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8663877638320192, "timing__setup__ws__corner:min_ss_100C_1v60": 2.07559841855387, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 31, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.13565415841262085, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.13565415841262085, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11958984141462846, "timing__setup__ws__corner:min_ff_n40C_1v95": 12.66341467530583, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 31, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.2091367693774724, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2091367693774724, "timing__hold__ws__corner:max_tt_025C_1v80": 0.34286685572285014, "timing__setup__ws__corner:max_tt_025C_1v80": 10.041971094454558, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 61, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 31, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.35807724465730134, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.35807724465730134, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9022551849914718, "timing__setup__ws__corner:max_ss_100C_1v60": 0.7835563530904558, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 31, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.14434145953697702, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.14434145953697702, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12919427004999, "timing__setup__ws__corner:max_ff_n40C_1v95": 12.434903236844217, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 27, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7994, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79986, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000599233, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000753927, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000139788, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000753927, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000143, "ir__drop__worst": 0.000599, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}