ARM GAS  /tmp/ccvtTTuR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB135:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** #include "encodermotor.h"  // Adjusted path to locate the header file
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  /tmp/ccvtTTuR.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  33:Core/Src/tim.c **** TIM_HandleTypeDef htim9;
  34:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
  35:Core/Src/tim.c **** TIM_HandleTypeDef htim11;
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c **** /* TIM1 init function */
  38:Core/Src/tim.c **** void MX_TIM1_Init(void)
  39:Core/Src/tim.c **** {
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  46:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  47:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  48:Core/Src/tim.c **** 
  49:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  50:Core/Src/tim.c **** 
  51:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  52:Core/Src/tim.c ****   htim1.Instance = TIM1;
  53:Core/Src/tim.c ****   htim1.Init.Prescaler = 167;
  54:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  55:Core/Src/tim.c ****   htim1.Init.Period = 49;
  56:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  57:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  58:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  59:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
  72:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  74:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  75:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  76:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  77:Core/Src/tim.c ****   {
  78:Core/Src/tim.c ****     Error_Handler();
  79:Core/Src/tim.c ****   }
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  81:Core/Src/tim.c ****   {
  82:Core/Src/tim.c ****     Error_Handler();
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
  87:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccvtTTuR.s 			page 3


  88:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****     Error_Handler();
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  99:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 100:Core/Src/tim.c ****   {
 101:Core/Src/tim.c ****     Error_Handler();
 102:Core/Src/tim.c ****   }
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 106:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c **** }
 109:Core/Src/tim.c **** /* TIM2 init function */
 110:Core/Src/tim.c **** void MX_TIM2_Init(void)
 111:Core/Src/tim.c **** {
  29              		.loc 1 111 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 117 3 view .LVU1
  41              		.loc 1 117 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
 118:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 118 3 is_stmt 1 view .LVU3
  48              		.loc 1 118 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 121:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvtTTuR.s 			page 4


 122:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 123:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 123 3 is_stmt 1 view .LVU5
  53              		.loc 1 123 18 is_stmt 0 view .LVU6
  54 0014 1248     		ldr	r0, .L7
  55 0016 4FF08042 		mov	r2, #1073741824
  56 001a 0260     		str	r2, [r0]
 124:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  57              		.loc 1 124 3 is_stmt 1 view .LVU7
  58              		.loc 1 124 24 is_stmt 0 view .LVU8
  59 001c 4360     		str	r3, [r0, #4]
 125:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 125 3 is_stmt 1 view .LVU9
  61              		.loc 1 125 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
 126:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  63              		.loc 1 126 3 is_stmt 1 view .LVU11
  64              		.loc 1 126 21 is_stmt 0 view .LVU12
  65 0020 4FF6FF72 		movw	r2, #65535
  66 0024 C260     		str	r2, [r0, #12]
 127:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 127 3 is_stmt 1 view .LVU13
  68              		.loc 1 127 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
 128:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 128 3 is_stmt 1 view .LVU15
  71              		.loc 1 128 32 is_stmt 0 view .LVU16
  72 0028 8361     		str	r3, [r0, #24]
 129:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  73              		.loc 1 129 3 is_stmt 1 view .LVU17
  74              		.loc 1 129 23 is_stmt 0 view .LVU18
  75 002a 0323     		movs	r3, #3
  76 002c 0393     		str	r3, [sp, #12]
 130:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  77              		.loc 1 130 3 is_stmt 1 view .LVU19
 131:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  78              		.loc 1 131 3 view .LVU20
  79              		.loc 1 131 24 is_stmt 0 view .LVU21
  80 002e 0123     		movs	r3, #1
  81 0030 0593     		str	r3, [sp, #20]
 132:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  82              		.loc 1 132 3 is_stmt 1 view .LVU22
 133:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  83              		.loc 1 133 3 view .LVU23
 134:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  84              		.loc 1 134 3 view .LVU24
 135:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  85              		.loc 1 135 3 view .LVU25
  86              		.loc 1 135 24 is_stmt 0 view .LVU26
  87 0032 0993     		str	r3, [sp, #36]
 136:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  88              		.loc 1 136 3 is_stmt 1 view .LVU27
 137:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  89              		.loc 1 137 3 view .LVU28
 138:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  90              		.loc 1 138 3 view .LVU29
  91              		.loc 1 138 7 is_stmt 0 view .LVU30
ARM GAS  /tmp/ccvtTTuR.s 			page 5


  92 0034 03A9     		add	r1, sp, #12
  93 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  94              	.LVL1:
  95              		.loc 1 138 6 discriminator 1 view .LVU31
  96 003a 50B9     		cbnz	r0, .L5
  97              	.L2:
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  98              		.loc 1 142 3 is_stmt 1 view .LVU32
  99              		.loc 1 142 37 is_stmt 0 view .LVU33
 100 003c 0023     		movs	r3, #0
 101 003e 0193     		str	r3, [sp, #4]
 143:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 102              		.loc 1 143 3 is_stmt 1 view .LVU34
 103              		.loc 1 143 33 is_stmt 0 view .LVU35
 104 0040 0293     		str	r3, [sp, #8]
 144:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 105              		.loc 1 144 3 is_stmt 1 view .LVU36
 106              		.loc 1 144 7 is_stmt 0 view .LVU37
 107 0042 01A9     		add	r1, sp, #4
 108 0044 0648     		ldr	r0, .L7
 109 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 110              	.LVL2:
 111              		.loc 1 144 6 discriminator 1 view .LVU38
 112 004a 28B9     		cbnz	r0, .L6
 113              	.L1:
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c **** }
 114              		.loc 1 152 1 view .LVU39
 115 004c 0DB0     		add	sp, sp, #52
 116              	.LCFI2:
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 004e 5DF804FB 		ldr	pc, [sp], #4
 121              	.L5:
 122              	.LCFI3:
 123              		.cfi_restore_state
 140:Core/Src/tim.c ****   }
 124              		.loc 1 140 5 is_stmt 1 view .LVU40
 125 0052 FFF7FEFF 		bl	Error_Handler
 126              	.LVL3:
 127 0056 F1E7     		b	.L2
 128              	.L6:
 146:Core/Src/tim.c ****   }
 129              		.loc 1 146 5 view .LVU41
 130 0058 FFF7FEFF 		bl	Error_Handler
 131              	.LVL4:
 132              		.loc 1 152 1 is_stmt 0 view .LVU42
ARM GAS  /tmp/ccvtTTuR.s 			page 6


 133 005c F6E7     		b	.L1
 134              	.L8:
 135 005e 00BF     		.align	2
 136              	.L7:
 137 0060 00000000 		.word	htim2
 138              		.cfi_endproc
 139              	.LFE135:
 141              		.section	.text.MX_TIM3_Init,"ax",%progbits
 142              		.align	1
 143              		.global	MX_TIM3_Init
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	MX_TIM3_Init:
 149              	.LFB136:
 153:Core/Src/tim.c **** /* TIM3 init function */
 154:Core/Src/tim.c **** void MX_TIM3_Init(void)
 155:Core/Src/tim.c **** {
 150              		.loc 1 155 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 48
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 8DB0     		sub	sp, sp, #52
 159              	.LCFI5:
 160              		.cfi_def_cfa_offset 56
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 161              		.loc 1 161 3 view .LVU44
 162              		.loc 1 161 27 is_stmt 0 view .LVU45
 163 0004 2422     		movs	r2, #36
 164 0006 0021     		movs	r1, #0
 165 0008 03A8     		add	r0, sp, #12
 166 000a FFF7FEFF 		bl	memset
 167              	.LVL5:
 162:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 168              		.loc 1 162 3 is_stmt 1 view .LVU46
 169              		.loc 1 162 27 is_stmt 0 view .LVU47
 170 000e 0023     		movs	r3, #0
 171 0010 0193     		str	r3, [sp, #4]
 172 0012 0293     		str	r3, [sp, #8]
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 167:Core/Src/tim.c ****   htim3.Instance = TIM3;
 173              		.loc 1 167 3 is_stmt 1 view .LVU48
 174              		.loc 1 167 18 is_stmt 0 view .LVU49
 175 0014 1148     		ldr	r0, .L15
 176 0016 124A     		ldr	r2, .L15+4
ARM GAS  /tmp/ccvtTTuR.s 			page 7


 177 0018 0260     		str	r2, [r0]
 168:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 178              		.loc 1 168 3 is_stmt 1 view .LVU50
 179              		.loc 1 168 24 is_stmt 0 view .LVU51
 180 001a 4360     		str	r3, [r0, #4]
 169:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 181              		.loc 1 169 3 is_stmt 1 view .LVU52
 182              		.loc 1 169 26 is_stmt 0 view .LVU53
 183 001c 8360     		str	r3, [r0, #8]
 170:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 184              		.loc 1 170 3 is_stmt 1 view .LVU54
 185              		.loc 1 170 21 is_stmt 0 view .LVU55
 186 001e 4FF6FF72 		movw	r2, #65535
 187 0022 C260     		str	r2, [r0, #12]
 171:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 188              		.loc 1 171 3 is_stmt 1 view .LVU56
 189              		.loc 1 171 28 is_stmt 0 view .LVU57
 190 0024 0361     		str	r3, [r0, #16]
 172:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 191              		.loc 1 172 3 is_stmt 1 view .LVU58
 192              		.loc 1 172 32 is_stmt 0 view .LVU59
 193 0026 8361     		str	r3, [r0, #24]
 173:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 194              		.loc 1 173 3 is_stmt 1 view .LVU60
 195              		.loc 1 173 23 is_stmt 0 view .LVU61
 196 0028 0123     		movs	r3, #1
 197 002a 0393     		str	r3, [sp, #12]
 174:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 198              		.loc 1 174 3 is_stmt 1 view .LVU62
 175:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 199              		.loc 1 175 3 view .LVU63
 200              		.loc 1 175 24 is_stmt 0 view .LVU64
 201 002c 0593     		str	r3, [sp, #20]
 176:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 202              		.loc 1 176 3 is_stmt 1 view .LVU65
 177:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 203              		.loc 1 177 3 view .LVU66
 178:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 204              		.loc 1 178 3 view .LVU67
 179:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 205              		.loc 1 179 3 view .LVU68
 206              		.loc 1 179 24 is_stmt 0 view .LVU69
 207 002e 0993     		str	r3, [sp, #36]
 180:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 208              		.loc 1 180 3 is_stmt 1 view .LVU70
 181:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 209              		.loc 1 181 3 view .LVU71
 182:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 210              		.loc 1 182 3 view .LVU72
 211              		.loc 1 182 7 is_stmt 0 view .LVU73
 212 0030 03A9     		add	r1, sp, #12
 213 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 214              	.LVL6:
 215              		.loc 1 182 6 discriminator 1 view .LVU74
 216 0036 50B9     		cbnz	r0, .L13
 217              	.L10:
 183:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccvtTTuR.s 			page 8


 184:Core/Src/tim.c ****     Error_Handler();
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 218              		.loc 1 186 3 is_stmt 1 view .LVU75
 219              		.loc 1 186 37 is_stmt 0 view .LVU76
 220 0038 0023     		movs	r3, #0
 221 003a 0193     		str	r3, [sp, #4]
 187:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 222              		.loc 1 187 3 is_stmt 1 view .LVU77
 223              		.loc 1 187 33 is_stmt 0 view .LVU78
 224 003c 0293     		str	r3, [sp, #8]
 188:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 225              		.loc 1 188 3 is_stmt 1 view .LVU79
 226              		.loc 1 188 7 is_stmt 0 view .LVU80
 227 003e 01A9     		add	r1, sp, #4
 228 0040 0648     		ldr	r0, .L15
 229 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 230              	.LVL7:
 231              		.loc 1 188 6 discriminator 1 view .LVU81
 232 0046 28B9     		cbnz	r0, .L14
 233              	.L9:
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****     Error_Handler();
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c **** }
 234              		.loc 1 196 1 view .LVU82
 235 0048 0DB0     		add	sp, sp, #52
 236              	.LCFI6:
 237              		.cfi_remember_state
 238              		.cfi_def_cfa_offset 4
 239              		@ sp needed
 240 004a 5DF804FB 		ldr	pc, [sp], #4
 241              	.L13:
 242              	.LCFI7:
 243              		.cfi_restore_state
 184:Core/Src/tim.c ****   }
 244              		.loc 1 184 5 is_stmt 1 view .LVU83
 245 004e FFF7FEFF 		bl	Error_Handler
 246              	.LVL8:
 247 0052 F1E7     		b	.L10
 248              	.L14:
 190:Core/Src/tim.c ****   }
 249              		.loc 1 190 5 view .LVU84
 250 0054 FFF7FEFF 		bl	Error_Handler
 251              	.LVL9:
 252              		.loc 1 196 1 is_stmt 0 view .LVU85
 253 0058 F6E7     		b	.L9
 254              	.L16:
 255 005a 00BF     		.align	2
 256              	.L15:
 257 005c 00000000 		.word	htim3
 258 0060 00040040 		.word	1073742848
 259              		.cfi_endproc
ARM GAS  /tmp/ccvtTTuR.s 			page 9


 260              	.LFE136:
 262              		.section	.text.MX_TIM4_Init,"ax",%progbits
 263              		.align	1
 264              		.global	MX_TIM4_Init
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	MX_TIM4_Init:
 270              	.LFB137:
 197:Core/Src/tim.c **** /* TIM4 init function */
 198:Core/Src/tim.c **** void MX_TIM4_Init(void)
 199:Core/Src/tim.c **** {
 271              		.loc 1 199 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 48
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275 0000 00B5     		push	{lr}
 276              	.LCFI8:
 277              		.cfi_def_cfa_offset 4
 278              		.cfi_offset 14, -4
 279 0002 8DB0     		sub	sp, sp, #52
 280              	.LCFI9:
 281              		.cfi_def_cfa_offset 56
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 282              		.loc 1 205 3 view .LVU87
 283              		.loc 1 205 27 is_stmt 0 view .LVU88
 284 0004 2422     		movs	r2, #36
 285 0006 0021     		movs	r1, #0
 286 0008 03A8     		add	r0, sp, #12
 287 000a FFF7FEFF 		bl	memset
 288              	.LVL10:
 206:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 289              		.loc 1 206 3 is_stmt 1 view .LVU89
 290              		.loc 1 206 27 is_stmt 0 view .LVU90
 291 000e 0023     		movs	r3, #0
 292 0010 0193     		str	r3, [sp, #4]
 293 0012 0293     		str	r3, [sp, #8]
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 211:Core/Src/tim.c ****   htim4.Instance = TIM4;
 294              		.loc 1 211 3 is_stmt 1 view .LVU91
 295              		.loc 1 211 18 is_stmt 0 view .LVU92
 296 0014 1148     		ldr	r0, .L23
 297 0016 124A     		ldr	r2, .L23+4
 298 0018 0260     		str	r2, [r0]
 212:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 299              		.loc 1 212 3 is_stmt 1 view .LVU93
 300              		.loc 1 212 24 is_stmt 0 view .LVU94
 301 001a 4360     		str	r3, [r0, #4]
 213:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccvtTTuR.s 			page 10


 302              		.loc 1 213 3 is_stmt 1 view .LVU95
 303              		.loc 1 213 26 is_stmt 0 view .LVU96
 304 001c 8360     		str	r3, [r0, #8]
 214:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 305              		.loc 1 214 3 is_stmt 1 view .LVU97
 306              		.loc 1 214 21 is_stmt 0 view .LVU98
 307 001e 4FF6FF72 		movw	r2, #65535
 308 0022 C260     		str	r2, [r0, #12]
 215:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 309              		.loc 1 215 3 is_stmt 1 view .LVU99
 310              		.loc 1 215 28 is_stmt 0 view .LVU100
 311 0024 0361     		str	r3, [r0, #16]
 216:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 312              		.loc 1 216 3 is_stmt 1 view .LVU101
 313              		.loc 1 216 32 is_stmt 0 view .LVU102
 314 0026 8361     		str	r3, [r0, #24]
 217:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 315              		.loc 1 217 3 is_stmt 1 view .LVU103
 316              		.loc 1 217 23 is_stmt 0 view .LVU104
 317 0028 0123     		movs	r3, #1
 318 002a 0393     		str	r3, [sp, #12]
 218:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 319              		.loc 1 218 3 is_stmt 1 view .LVU105
 219:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 320              		.loc 1 219 3 view .LVU106
 321              		.loc 1 219 24 is_stmt 0 view .LVU107
 322 002c 0593     		str	r3, [sp, #20]
 220:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 323              		.loc 1 220 3 is_stmt 1 view .LVU108
 221:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 324              		.loc 1 221 3 view .LVU109
 222:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 325              		.loc 1 222 3 view .LVU110
 223:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 326              		.loc 1 223 3 view .LVU111
 327              		.loc 1 223 24 is_stmt 0 view .LVU112
 328 002e 0993     		str	r3, [sp, #36]
 224:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 329              		.loc 1 224 3 is_stmt 1 view .LVU113
 225:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 330              		.loc 1 225 3 view .LVU114
 226:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 331              		.loc 1 226 3 view .LVU115
 332              		.loc 1 226 7 is_stmt 0 view .LVU116
 333 0030 03A9     		add	r1, sp, #12
 334 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 335              	.LVL11:
 336              		.loc 1 226 6 discriminator 1 view .LVU117
 337 0036 50B9     		cbnz	r0, .L21
 338              	.L18:
 227:Core/Src/tim.c ****   {
 228:Core/Src/tim.c ****     Error_Handler();
 229:Core/Src/tim.c ****   }
 230:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 339              		.loc 1 230 3 is_stmt 1 view .LVU118
 340              		.loc 1 230 37 is_stmt 0 view .LVU119
 341 0038 0023     		movs	r3, #0
ARM GAS  /tmp/ccvtTTuR.s 			page 11


 342 003a 0193     		str	r3, [sp, #4]
 231:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 343              		.loc 1 231 3 is_stmt 1 view .LVU120
 344              		.loc 1 231 33 is_stmt 0 view .LVU121
 345 003c 0293     		str	r3, [sp, #8]
 232:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 346              		.loc 1 232 3 is_stmt 1 view .LVU122
 347              		.loc 1 232 7 is_stmt 0 view .LVU123
 348 003e 01A9     		add	r1, sp, #4
 349 0040 0648     		ldr	r0, .L23
 350 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 351              	.LVL12:
 352              		.loc 1 232 6 discriminator 1 view .LVU124
 353 0046 28B9     		cbnz	r0, .L22
 354              	.L17:
 233:Core/Src/tim.c ****   {
 234:Core/Src/tim.c ****     Error_Handler();
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c **** }
 355              		.loc 1 240 1 view .LVU125
 356 0048 0DB0     		add	sp, sp, #52
 357              	.LCFI10:
 358              		.cfi_remember_state
 359              		.cfi_def_cfa_offset 4
 360              		@ sp needed
 361 004a 5DF804FB 		ldr	pc, [sp], #4
 362              	.L21:
 363              	.LCFI11:
 364              		.cfi_restore_state
 228:Core/Src/tim.c ****   }
 365              		.loc 1 228 5 is_stmt 1 view .LVU126
 366 004e FFF7FEFF 		bl	Error_Handler
 367              	.LVL13:
 368 0052 F1E7     		b	.L18
 369              	.L22:
 234:Core/Src/tim.c ****   }
 370              		.loc 1 234 5 view .LVU127
 371 0054 FFF7FEFF 		bl	Error_Handler
 372              	.LVL14:
 373              		.loc 1 240 1 is_stmt 0 view .LVU128
 374 0058 F6E7     		b	.L17
 375              	.L24:
 376 005a 00BF     		.align	2
 377              	.L23:
 378 005c 00000000 		.word	htim4
 379 0060 00080040 		.word	1073743872
 380              		.cfi_endproc
 381              	.LFE137:
 383              		.section	.text.MX_TIM5_Init,"ax",%progbits
 384              		.align	1
 385              		.global	MX_TIM5_Init
 386              		.syntax unified
 387              		.thumb
ARM GAS  /tmp/ccvtTTuR.s 			page 12


 388              		.thumb_func
 390              	MX_TIM5_Init:
 391              	.LFB138:
 241:Core/Src/tim.c **** /* TIM5 init function */
 242:Core/Src/tim.c **** void MX_TIM5_Init(void)
 243:Core/Src/tim.c **** {
 392              		.loc 1 243 1 is_stmt 1 view -0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 48
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396 0000 00B5     		push	{lr}
 397              	.LCFI12:
 398              		.cfi_def_cfa_offset 4
 399              		.cfi_offset 14, -4
 400 0002 8DB0     		sub	sp, sp, #52
 401              	.LCFI13:
 402              		.cfi_def_cfa_offset 56
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 403              		.loc 1 249 3 view .LVU130
 404              		.loc 1 249 27 is_stmt 0 view .LVU131
 405 0004 2422     		movs	r2, #36
 406 0006 0021     		movs	r1, #0
 407 0008 03A8     		add	r0, sp, #12
 408 000a FFF7FEFF 		bl	memset
 409              	.LVL15:
 250:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 410              		.loc 1 250 3 is_stmt 1 view .LVU132
 411              		.loc 1 250 27 is_stmt 0 view .LVU133
 412 000e 0023     		movs	r3, #0
 413 0010 0193     		str	r3, [sp, #4]
 414 0012 0293     		str	r3, [sp, #8]
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 255:Core/Src/tim.c ****   htim5.Instance = TIM5;
 415              		.loc 1 255 3 is_stmt 1 view .LVU134
 416              		.loc 1 255 18 is_stmt 0 view .LVU135
 417 0014 1148     		ldr	r0, .L31
 418 0016 124A     		ldr	r2, .L31+4
 419 0018 0260     		str	r2, [r0]
 256:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 420              		.loc 1 256 3 is_stmt 1 view .LVU136
 421              		.loc 1 256 24 is_stmt 0 view .LVU137
 422 001a 4360     		str	r3, [r0, #4]
 257:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 423              		.loc 1 257 3 is_stmt 1 view .LVU138
 424              		.loc 1 257 26 is_stmt 0 view .LVU139
 425 001c 8360     		str	r3, [r0, #8]
 258:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
 426              		.loc 1 258 3 is_stmt 1 view .LVU140
 427              		.loc 1 258 21 is_stmt 0 view .LVU141
ARM GAS  /tmp/ccvtTTuR.s 			page 13


 428 001e 4FF0FF32 		mov	r2, #-1
 429 0022 C260     		str	r2, [r0, #12]
 259:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 430              		.loc 1 259 3 is_stmt 1 view .LVU142
 431              		.loc 1 259 28 is_stmt 0 view .LVU143
 432 0024 0361     		str	r3, [r0, #16]
 260:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 433              		.loc 1 260 3 is_stmt 1 view .LVU144
 434              		.loc 1 260 32 is_stmt 0 view .LVU145
 435 0026 8361     		str	r3, [r0, #24]
 261:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 436              		.loc 1 261 3 is_stmt 1 view .LVU146
 437              		.loc 1 261 23 is_stmt 0 view .LVU147
 438 0028 0123     		movs	r3, #1
 439 002a 0393     		str	r3, [sp, #12]
 262:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 440              		.loc 1 262 3 is_stmt 1 view .LVU148
 263:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 441              		.loc 1 263 3 view .LVU149
 442              		.loc 1 263 24 is_stmt 0 view .LVU150
 443 002c 0593     		str	r3, [sp, #20]
 264:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 444              		.loc 1 264 3 is_stmt 1 view .LVU151
 265:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 445              		.loc 1 265 3 view .LVU152
 266:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 446              		.loc 1 266 3 view .LVU153
 267:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 447              		.loc 1 267 3 view .LVU154
 448              		.loc 1 267 24 is_stmt 0 view .LVU155
 449 002e 0993     		str	r3, [sp, #36]
 268:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 450              		.loc 1 268 3 is_stmt 1 view .LVU156
 269:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 451              		.loc 1 269 3 view .LVU157
 270:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 452              		.loc 1 270 3 view .LVU158
 453              		.loc 1 270 7 is_stmt 0 view .LVU159
 454 0030 03A9     		add	r1, sp, #12
 455 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 456              	.LVL16:
 457              		.loc 1 270 6 discriminator 1 view .LVU160
 458 0036 50B9     		cbnz	r0, .L29
 459              	.L26:
 271:Core/Src/tim.c ****   {
 272:Core/Src/tim.c ****     Error_Handler();
 273:Core/Src/tim.c ****   }
 274:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 460              		.loc 1 274 3 is_stmt 1 view .LVU161
 461              		.loc 1 274 37 is_stmt 0 view .LVU162
 462 0038 0023     		movs	r3, #0
 463 003a 0193     		str	r3, [sp, #4]
 275:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 464              		.loc 1 275 3 is_stmt 1 view .LVU163
 465              		.loc 1 275 33 is_stmt 0 view .LVU164
 466 003c 0293     		str	r3, [sp, #8]
 276:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/ccvtTTuR.s 			page 14


 467              		.loc 1 276 3 is_stmt 1 view .LVU165
 468              		.loc 1 276 7 is_stmt 0 view .LVU166
 469 003e 01A9     		add	r1, sp, #4
 470 0040 0648     		ldr	r0, .L31
 471 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 472              	.LVL17:
 473              		.loc 1 276 6 discriminator 1 view .LVU167
 474 0046 28B9     		cbnz	r0, .L30
 475              	.L25:
 277:Core/Src/tim.c ****   {
 278:Core/Src/tim.c ****     Error_Handler();
 279:Core/Src/tim.c ****   }
 280:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 283:Core/Src/tim.c **** 
 284:Core/Src/tim.c **** }
 476              		.loc 1 284 1 view .LVU168
 477 0048 0DB0     		add	sp, sp, #52
 478              	.LCFI14:
 479              		.cfi_remember_state
 480              		.cfi_def_cfa_offset 4
 481              		@ sp needed
 482 004a 5DF804FB 		ldr	pc, [sp], #4
 483              	.L29:
 484              	.LCFI15:
 485              		.cfi_restore_state
 272:Core/Src/tim.c ****   }
 486              		.loc 1 272 5 is_stmt 1 view .LVU169
 487 004e FFF7FEFF 		bl	Error_Handler
 488              	.LVL18:
 489 0052 F1E7     		b	.L26
 490              	.L30:
 278:Core/Src/tim.c ****   }
 491              		.loc 1 278 5 view .LVU170
 492 0054 FFF7FEFF 		bl	Error_Handler
 493              	.LVL19:
 494              		.loc 1 284 1 is_stmt 0 view .LVU171
 495 0058 F6E7     		b	.L25
 496              	.L32:
 497 005a 00BF     		.align	2
 498              	.L31:
 499 005c 00000000 		.word	htim5
 500 0060 000C0040 		.word	1073744896
 501              		.cfi_endproc
 502              	.LFE138:
 504              		.section	.text.MX_TIM6_Init,"ax",%progbits
 505              		.align	1
 506              		.global	MX_TIM6_Init
 507              		.syntax unified
 508              		.thumb
 509              		.thumb_func
 511              	MX_TIM6_Init:
 512              	.LFB139:
 285:Core/Src/tim.c **** /* TIM6 init function */
 286:Core/Src/tim.c **** void MX_TIM6_Init(void)
 287:Core/Src/tim.c **** {
ARM GAS  /tmp/ccvtTTuR.s 			page 15


 513              		.loc 1 287 1 is_stmt 1 view -0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 8
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 517 0000 00B5     		push	{lr}
 518              	.LCFI16:
 519              		.cfi_def_cfa_offset 4
 520              		.cfi_offset 14, -4
 521 0002 83B0     		sub	sp, sp, #12
 522              	.LCFI17:
 523              		.cfi_def_cfa_offset 16
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 524              		.loc 1 293 3 view .LVU173
 525              		.loc 1 293 27 is_stmt 0 view .LVU174
 526 0004 0023     		movs	r3, #0
 527 0006 0093     		str	r3, [sp]
 528 0008 0193     		str	r3, [sp, #4]
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 298:Core/Src/tim.c ****   htim6.Instance = TIM6;
 529              		.loc 1 298 3 is_stmt 1 view .LVU175
 530              		.loc 1 298 18 is_stmt 0 view .LVU176
 531 000a 0F48     		ldr	r0, .L39
 532 000c 0F4A     		ldr	r2, .L39+4
 533 000e 0260     		str	r2, [r0]
 299:Core/Src/tim.c ****   htim6.Init.Prescaler = 16799;
 534              		.loc 1 299 3 is_stmt 1 view .LVU177
 535              		.loc 1 299 24 is_stmt 0 view .LVU178
 536 0010 44F29F12 		movw	r2, #16799
 537 0014 4260     		str	r2, [r0, #4]
 300:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 538              		.loc 1 300 3 is_stmt 1 view .LVU179
 539              		.loc 1 300 26 is_stmt 0 view .LVU180
 540 0016 8360     		str	r3, [r0, #8]
 301:Core/Src/tim.c ****   htim6.Init.Period = 99;
 541              		.loc 1 301 3 is_stmt 1 view .LVU181
 542              		.loc 1 301 21 is_stmt 0 view .LVU182
 543 0018 6322     		movs	r2, #99
 544 001a C260     		str	r2, [r0, #12]
 302:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 545              		.loc 1 302 3 is_stmt 1 view .LVU183
 546              		.loc 1 302 32 is_stmt 0 view .LVU184
 547 001c 8361     		str	r3, [r0, #24]
 303:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 548              		.loc 1 303 3 is_stmt 1 view .LVU185
 549              		.loc 1 303 7 is_stmt 0 view .LVU186
 550 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
 551              	.LVL20:
 552              		.loc 1 303 6 discriminator 1 view .LVU187
 553 0022 50B9     		cbnz	r0, .L37
ARM GAS  /tmp/ccvtTTuR.s 			page 16


 554              	.L34:
 304:Core/Src/tim.c ****   {
 305:Core/Src/tim.c ****     Error_Handler();
 306:Core/Src/tim.c ****   }
 307:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 555              		.loc 1 307 3 is_stmt 1 view .LVU188
 556              		.loc 1 307 37 is_stmt 0 view .LVU189
 557 0024 0023     		movs	r3, #0
 558 0026 0093     		str	r3, [sp]
 308:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 559              		.loc 1 308 3 is_stmt 1 view .LVU190
 560              		.loc 1 308 33 is_stmt 0 view .LVU191
 561 0028 0193     		str	r3, [sp, #4]
 309:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 562              		.loc 1 309 3 is_stmt 1 view .LVU192
 563              		.loc 1 309 7 is_stmt 0 view .LVU193
 564 002a 6946     		mov	r1, sp
 565 002c 0648     		ldr	r0, .L39
 566 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 567              	.LVL21:
 568              		.loc 1 309 6 discriminator 1 view .LVU194
 569 0032 28B9     		cbnz	r0, .L38
 570              	.L33:
 310:Core/Src/tim.c ****   {
 311:Core/Src/tim.c ****     Error_Handler();
 312:Core/Src/tim.c ****   }
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c **** }
 571              		.loc 1 317 1 view .LVU195
 572 0034 03B0     		add	sp, sp, #12
 573              	.LCFI18:
 574              		.cfi_remember_state
 575              		.cfi_def_cfa_offset 4
 576              		@ sp needed
 577 0036 5DF804FB 		ldr	pc, [sp], #4
 578              	.L37:
 579              	.LCFI19:
 580              		.cfi_restore_state
 305:Core/Src/tim.c ****   }
 581              		.loc 1 305 5 is_stmt 1 view .LVU196
 582 003a FFF7FEFF 		bl	Error_Handler
 583              	.LVL22:
 584 003e F1E7     		b	.L34
 585              	.L38:
 311:Core/Src/tim.c ****   }
 586              		.loc 1 311 5 view .LVU197
 587 0040 FFF7FEFF 		bl	Error_Handler
 588              	.LVL23:
 589              		.loc 1 317 1 is_stmt 0 view .LVU198
 590 0044 F6E7     		b	.L33
 591              	.L40:
 592 0046 00BF     		.align	2
 593              	.L39:
 594 0048 00000000 		.word	htim6
ARM GAS  /tmp/ccvtTTuR.s 			page 17


 595 004c 00100040 		.word	1073745920
 596              		.cfi_endproc
 597              	.LFE139:
 599              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 600              		.align	1
 601              		.global	HAL_TIM_PWM_MspInit
 602              		.syntax unified
 603              		.thumb
 604              		.thumb_func
 606              	HAL_TIM_PWM_MspInit:
 607              	.LVL24:
 608              	.LFB143:
 318:Core/Src/tim.c **** /* TIM9 init function */
 319:Core/Src/tim.c **** void MX_TIM9_Init(void)
 320:Core/Src/tim.c **** {
 321:Core/Src/tim.c **** 
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 0 */
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 1 */
 331:Core/Src/tim.c ****   htim9.Instance = TIM9;
 332:Core/Src/tim.c ****   htim9.Init.Prescaler = 167;
 333:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 334:Core/Src/tim.c ****   htim9.Init.Period = 49;
 335:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 336:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 337:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 338:Core/Src/tim.c ****   {
 339:Core/Src/tim.c ****     Error_Handler();
 340:Core/Src/tim.c ****   }
 341:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 342:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 343:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 344:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 345:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 346:Core/Src/tim.c ****   {
 347:Core/Src/tim.c ****     Error_Handler();
 348:Core/Src/tim.c ****   }
 349:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 350:Core/Src/tim.c ****   {
 351:Core/Src/tim.c ****     Error_Handler();
 352:Core/Src/tim.c ****   }
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 354:Core/Src/tim.c **** 
 355:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 2 */
 356:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim9);
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c **** }
 359:Core/Src/tim.c **** /* TIM10 init function */
 360:Core/Src/tim.c **** void MX_TIM10_Init(void)
 361:Core/Src/tim.c **** {
 362:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvtTTuR.s 			page 18


 363:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 364:Core/Src/tim.c **** 
 365:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 366:Core/Src/tim.c **** 
 367:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 368:Core/Src/tim.c **** 
 369:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 370:Core/Src/tim.c **** 
 371:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 372:Core/Src/tim.c ****   htim10.Instance = TIM10;
 373:Core/Src/tim.c ****   htim10.Init.Prescaler = 167;
 374:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 375:Core/Src/tim.c ****   htim10.Init.Period = 49;
 376:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 377:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 378:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 379:Core/Src/tim.c ****   {
 380:Core/Src/tim.c ****     Error_Handler();
 381:Core/Src/tim.c ****   }
 382:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 383:Core/Src/tim.c ****   {
 384:Core/Src/tim.c ****     Error_Handler();
 385:Core/Src/tim.c ****   }
 386:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 387:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 388:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 389:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 390:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 391:Core/Src/tim.c ****   {
 392:Core/Src/tim.c ****     Error_Handler();
 393:Core/Src/tim.c ****   }
 394:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 397:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim10);
 398:Core/Src/tim.c **** 
 399:Core/Src/tim.c **** }
 400:Core/Src/tim.c **** /* TIM11 init function */
 401:Core/Src/tim.c **** void MX_TIM11_Init(void)
 402:Core/Src/tim.c **** {
 403:Core/Src/tim.c **** 
 404:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 0 */
 407:Core/Src/tim.c **** 
 408:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 409:Core/Src/tim.c **** 
 410:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 1 */
 413:Core/Src/tim.c ****   htim11.Instance = TIM11;
 414:Core/Src/tim.c ****   htim11.Init.Prescaler = 167;
 415:Core/Src/tim.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 416:Core/Src/tim.c ****   htim11.Init.Period = 49;
 417:Core/Src/tim.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 418:Core/Src/tim.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 419:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
ARM GAS  /tmp/ccvtTTuR.s 			page 19


 420:Core/Src/tim.c ****   {
 421:Core/Src/tim.c ****     Error_Handler();
 422:Core/Src/tim.c ****   }
 423:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 424:Core/Src/tim.c ****   {
 425:Core/Src/tim.c ****     Error_Handler();
 426:Core/Src/tim.c ****   }
 427:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 428:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 429:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 430:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 431:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 432:Core/Src/tim.c ****   {
 433:Core/Src/tim.c ****     Error_Handler();
 434:Core/Src/tim.c ****   }
 435:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 436:Core/Src/tim.c **** 
 437:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 2 */
 438:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim11);
 439:Core/Src/tim.c **** 
 440:Core/Src/tim.c **** }
 441:Core/Src/tim.c **** 
 442:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 443:Core/Src/tim.c **** {
 609              		.loc 1 443 1 is_stmt 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 8
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 614              		.loc 1 443 1 is_stmt 0 view .LVU200
 615 0000 82B0     		sub	sp, sp, #8
 616              	.LCFI20:
 617              		.cfi_def_cfa_offset 8
 444:Core/Src/tim.c **** 
 445:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 618              		.loc 1 445 3 is_stmt 1 view .LVU201
 619              		.loc 1 445 19 is_stmt 0 view .LVU202
 620 0002 0368     		ldr	r3, [r0]
 621              		.loc 1 445 5 view .LVU203
 622 0004 104A     		ldr	r2, .L47
 623 0006 9342     		cmp	r3, r2
 624 0008 04D0     		beq	.L45
 446:Core/Src/tim.c ****   {
 447:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 448:Core/Src/tim.c **** 
 449:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 450:Core/Src/tim.c ****     /* TIM1 clock enable */
 451:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 452:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 453:Core/Src/tim.c **** 
 454:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 455:Core/Src/tim.c ****   }
 456:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM9)
 625              		.loc 1 456 8 is_stmt 1 view .LVU204
 626              		.loc 1 456 10 is_stmt 0 view .LVU205
 627 000a 104A     		ldr	r2, .L47+4
 628 000c 9342     		cmp	r3, r2
ARM GAS  /tmp/ccvtTTuR.s 			page 20


 629 000e 0ED0     		beq	.L46
 630              	.L41:
 457:Core/Src/tim.c ****   {
 458:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
 459:Core/Src/tim.c **** 
 460:Core/Src/tim.c ****   /* USER CODE END TIM9_MspInit 0 */
 461:Core/Src/tim.c ****     /* TIM9 clock enable */
 462:Core/Src/tim.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 463:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 464:Core/Src/tim.c **** 
 465:Core/Src/tim.c ****   /* USER CODE END TIM9_MspInit 1 */
 466:Core/Src/tim.c ****   }
 467:Core/Src/tim.c **** }
 631              		.loc 1 467 1 view .LVU206
 632 0010 02B0     		add	sp, sp, #8
 633              	.LCFI21:
 634              		.cfi_remember_state
 635              		.cfi_def_cfa_offset 0
 636              		@ sp needed
 637 0012 7047     		bx	lr
 638              	.L45:
 639              	.LCFI22:
 640              		.cfi_restore_state
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 641              		.loc 1 451 5 is_stmt 1 view .LVU207
 642              	.LBB2:
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 643              		.loc 1 451 5 view .LVU208
 644 0014 0023     		movs	r3, #0
 645 0016 0093     		str	r3, [sp]
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 646              		.loc 1 451 5 view .LVU209
 647 0018 0D4B     		ldr	r3, .L47+8
 648 001a 5A6C     		ldr	r2, [r3, #68]
 649 001c 42F00102 		orr	r2, r2, #1
 650 0020 5A64     		str	r2, [r3, #68]
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 651              		.loc 1 451 5 view .LVU210
 652 0022 5B6C     		ldr	r3, [r3, #68]
 653 0024 03F00103 		and	r3, r3, #1
 654 0028 0093     		str	r3, [sp]
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 655              		.loc 1 451 5 view .LVU211
 656 002a 009B     		ldr	r3, [sp]
 657              	.LBE2:
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 658              		.loc 1 451 5 view .LVU212
 659 002c F0E7     		b	.L41
 660              	.L46:
 462:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 661              		.loc 1 462 5 view .LVU213
 662              	.LBB3:
 462:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 663              		.loc 1 462 5 view .LVU214
 664 002e 0023     		movs	r3, #0
 665 0030 0193     		str	r3, [sp, #4]
 462:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
ARM GAS  /tmp/ccvtTTuR.s 			page 21


 666              		.loc 1 462 5 view .LVU215
 667 0032 074B     		ldr	r3, .L47+8
 668 0034 5A6C     		ldr	r2, [r3, #68]
 669 0036 42F48032 		orr	r2, r2, #65536
 670 003a 5A64     		str	r2, [r3, #68]
 462:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 671              		.loc 1 462 5 view .LVU216
 672 003c 5B6C     		ldr	r3, [r3, #68]
 673 003e 03F48033 		and	r3, r3, #65536
 674 0042 0193     		str	r3, [sp, #4]
 462:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 675              		.loc 1 462 5 view .LVU217
 676 0044 019B     		ldr	r3, [sp, #4]
 677              	.LBE3:
 462:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 678              		.loc 1 462 5 discriminator 1 view .LVU218
 679              		.loc 1 467 1 is_stmt 0 view .LVU219
 680 0046 E3E7     		b	.L41
 681              	.L48:
 682              		.align	2
 683              	.L47:
 684 0048 00000140 		.word	1073807360
 685 004c 00400140 		.word	1073823744
 686 0050 00380240 		.word	1073887232
 687              		.cfi_endproc
 688              	.LFE143:
 690              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 691              		.align	1
 692              		.global	HAL_TIM_Encoder_MspInit
 693              		.syntax unified
 694              		.thumb
 695              		.thumb_func
 697              	HAL_TIM_Encoder_MspInit:
 698              	.LVL25:
 699              	.LFB144:
 468:Core/Src/tim.c **** 
 469:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 470:Core/Src/tim.c **** {
 700              		.loc 1 470 1 is_stmt 1 view -0
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 56
 703              		@ frame_needed = 0, uses_anonymous_args = 0
 704              		.loc 1 470 1 is_stmt 0 view .LVU221
 705 0000 70B5     		push	{r4, r5, r6, lr}
 706              	.LCFI23:
 707              		.cfi_def_cfa_offset 16
 708              		.cfi_offset 4, -16
 709              		.cfi_offset 5, -12
 710              		.cfi_offset 6, -8
 711              		.cfi_offset 14, -4
 712 0002 8EB0     		sub	sp, sp, #56
 713              	.LCFI24:
 714              		.cfi_def_cfa_offset 72
 471:Core/Src/tim.c **** 
 472:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 715              		.loc 1 472 3 is_stmt 1 view .LVU222
 716              		.loc 1 472 20 is_stmt 0 view .LVU223
ARM GAS  /tmp/ccvtTTuR.s 			page 22


 717 0004 0023     		movs	r3, #0
 718 0006 0993     		str	r3, [sp, #36]
 719 0008 0A93     		str	r3, [sp, #40]
 720 000a 0B93     		str	r3, [sp, #44]
 721 000c 0C93     		str	r3, [sp, #48]
 722 000e 0D93     		str	r3, [sp, #52]
 473:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 723              		.loc 1 473 3 is_stmt 1 view .LVU224
 724              		.loc 1 473 23 is_stmt 0 view .LVU225
 725 0010 0368     		ldr	r3, [r0]
 726              		.loc 1 473 5 view .LVU226
 727 0012 B3F1804F 		cmp	r3, #1073741824
 728 0016 0BD0     		beq	.L55
 474:Core/Src/tim.c ****   {
 475:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 476:Core/Src/tim.c **** 
 477:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 478:Core/Src/tim.c ****     /* TIM2 clock enable */
 479:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 482:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 483:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 484:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 485:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 486:Core/Src/tim.c ****     */
 487:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 488:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 489:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 490:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 491:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 492:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 493:Core/Src/tim.c **** 
 494:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 495:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 496:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 497:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 498:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 499:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 500:Core/Src/tim.c **** 
 501:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 502:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 503:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 504:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 505:Core/Src/tim.c **** 
 506:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 507:Core/Src/tim.c ****   }
 508:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 729              		.loc 1 508 8 is_stmt 1 view .LVU227
 730              		.loc 1 508 10 is_stmt 0 view .LVU228
 731 0018 554A     		ldr	r2, .L59
 732 001a 9342     		cmp	r3, r2
 733 001c 47D0     		beq	.L56
 509:Core/Src/tim.c ****   {
 510:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 511:Core/Src/tim.c **** 
 512:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
ARM GAS  /tmp/ccvtTTuR.s 			page 23


 513:Core/Src/tim.c ****     /* TIM3 clock enable */
 514:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 515:Core/Src/tim.c **** 
 516:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 517:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 518:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 519:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 520:Core/Src/tim.c ****     */
 521:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 522:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 523:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 524:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 525:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 526:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 527:Core/Src/tim.c **** 
 528:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 529:Core/Src/tim.c **** 
 530:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 531:Core/Src/tim.c ****   }
 532:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 734              		.loc 1 532 8 is_stmt 1 view .LVU229
 735              		.loc 1 532 10 is_stmt 0 view .LVU230
 736 001e 554A     		ldr	r2, .L59+4
 737 0020 9342     		cmp	r3, r2
 738 0022 64D0     		beq	.L57
 533:Core/Src/tim.c ****   {
 534:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 535:Core/Src/tim.c **** 
 536:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 537:Core/Src/tim.c ****     /* TIM4 clock enable */
 538:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 539:Core/Src/tim.c **** 
 540:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 541:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 542:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 543:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 544:Core/Src/tim.c ****     */
 545:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 546:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 547:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 548:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 549:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 550:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 551:Core/Src/tim.c **** 
 552:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 553:Core/Src/tim.c **** 
 554:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 555:Core/Src/tim.c ****   }
 556:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 739              		.loc 1 556 8 is_stmt 1 view .LVU231
 740              		.loc 1 556 10 is_stmt 0 view .LVU232
 741 0024 544A     		ldr	r2, .L59+8
 742 0026 9342     		cmp	r3, r2
 743 0028 00F08280 		beq	.L58
 744              	.LVL26:
 745              	.L49:
 557:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccvtTTuR.s 			page 24


 558:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 559:Core/Src/tim.c **** 
 560:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 561:Core/Src/tim.c ****     /* TIM5 clock enable */
 562:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 563:Core/Src/tim.c **** 
 564:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 565:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 566:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 567:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 568:Core/Src/tim.c ****     */
 569:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 570:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 571:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 572:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 573:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 574:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 575:Core/Src/tim.c **** 
 576:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 577:Core/Src/tim.c **** 
 578:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 579:Core/Src/tim.c ****   }
 580:Core/Src/tim.c **** }
 746              		.loc 1 580 1 view .LVU233
 747 002c 0EB0     		add	sp, sp, #56
 748              	.LCFI25:
 749              		.cfi_remember_state
 750              		.cfi_def_cfa_offset 16
 751              		@ sp needed
 752 002e 70BD     		pop	{r4, r5, r6, pc}
 753              	.LVL27:
 754              	.L55:
 755              	.LCFI26:
 756              		.cfi_restore_state
 479:Core/Src/tim.c **** 
 757              		.loc 1 479 5 is_stmt 1 view .LVU234
 758              	.LBB4:
 479:Core/Src/tim.c **** 
 759              		.loc 1 479 5 view .LVU235
 760 0030 0024     		movs	r4, #0
 761 0032 0094     		str	r4, [sp]
 479:Core/Src/tim.c **** 
 762              		.loc 1 479 5 view .LVU236
 763 0034 03F50E33 		add	r3, r3, #145408
 764 0038 1A6C     		ldr	r2, [r3, #64]
 765 003a 42F00102 		orr	r2, r2, #1
 766 003e 1A64     		str	r2, [r3, #64]
 479:Core/Src/tim.c **** 
 767              		.loc 1 479 5 view .LVU237
 768 0040 1A6C     		ldr	r2, [r3, #64]
 769 0042 02F00102 		and	r2, r2, #1
 770 0046 0092     		str	r2, [sp]
 479:Core/Src/tim.c **** 
 771              		.loc 1 479 5 view .LVU238
 772 0048 009A     		ldr	r2, [sp]
 773              	.LBE4:
 479:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvtTTuR.s 			page 25


 774              		.loc 1 479 5 view .LVU239
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 775              		.loc 1 481 5 view .LVU240
 776              	.LBB5:
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 777              		.loc 1 481 5 view .LVU241
 778 004a 0194     		str	r4, [sp, #4]
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 779              		.loc 1 481 5 view .LVU242
 780 004c 1A6B     		ldr	r2, [r3, #48]
 781 004e 42F00102 		orr	r2, r2, #1
 782 0052 1A63     		str	r2, [r3, #48]
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 783              		.loc 1 481 5 view .LVU243
 784 0054 1A6B     		ldr	r2, [r3, #48]
 785 0056 02F00102 		and	r2, r2, #1
 786 005a 0192     		str	r2, [sp, #4]
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 787              		.loc 1 481 5 view .LVU244
 788 005c 019A     		ldr	r2, [sp, #4]
 789              	.LBE5:
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 790              		.loc 1 481 5 view .LVU245
 482:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 791              		.loc 1 482 5 view .LVU246
 792              	.LBB6:
 482:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 793              		.loc 1 482 5 view .LVU247
 794 005e 0294     		str	r4, [sp, #8]
 482:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 795              		.loc 1 482 5 view .LVU248
 796 0060 1A6B     		ldr	r2, [r3, #48]
 797 0062 42F00202 		orr	r2, r2, #2
 798 0066 1A63     		str	r2, [r3, #48]
 482:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 799              		.loc 1 482 5 view .LVU249
 800 0068 1B6B     		ldr	r3, [r3, #48]
 801 006a 03F00203 		and	r3, r3, #2
 802 006e 0293     		str	r3, [sp, #8]
 482:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 803              		.loc 1 482 5 view .LVU250
 804 0070 029B     		ldr	r3, [sp, #8]
 805              	.LBE6:
 482:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 806              		.loc 1 482 5 view .LVU251
 487:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 807              		.loc 1 487 5 view .LVU252
 487:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 808              		.loc 1 487 25 is_stmt 0 view .LVU253
 809 0072 4FF40043 		mov	r3, #32768
 810 0076 0993     		str	r3, [sp, #36]
 488:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 811              		.loc 1 488 5 is_stmt 1 view .LVU254
 488:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 812              		.loc 1 488 26 is_stmt 0 view .LVU255
 813 0078 0226     		movs	r6, #2
 814 007a 0A96     		str	r6, [sp, #40]
ARM GAS  /tmp/ccvtTTuR.s 			page 26


 489:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 815              		.loc 1 489 5 is_stmt 1 view .LVU256
 490:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 816              		.loc 1 490 5 view .LVU257
 491:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 817              		.loc 1 491 5 view .LVU258
 491:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 818              		.loc 1 491 31 is_stmt 0 view .LVU259
 819 007c 0125     		movs	r5, #1
 820 007e 0D95     		str	r5, [sp, #52]
 492:Core/Src/tim.c **** 
 821              		.loc 1 492 5 is_stmt 1 view .LVU260
 822 0080 09A9     		add	r1, sp, #36
 823 0082 3E48     		ldr	r0, .L59+12
 824              	.LVL28:
 492:Core/Src/tim.c **** 
 825              		.loc 1 492 5 is_stmt 0 view .LVU261
 826 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 827              	.LVL29:
 494:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 828              		.loc 1 494 5 is_stmt 1 view .LVU262
 494:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 829              		.loc 1 494 25 is_stmt 0 view .LVU263
 830 0088 0823     		movs	r3, #8
 831 008a 0993     		str	r3, [sp, #36]
 495:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 832              		.loc 1 495 5 is_stmt 1 view .LVU264
 495:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 833              		.loc 1 495 26 is_stmt 0 view .LVU265
 834 008c 0A96     		str	r6, [sp, #40]
 496:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 835              		.loc 1 496 5 is_stmt 1 view .LVU266
 496:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 836              		.loc 1 496 26 is_stmt 0 view .LVU267
 837 008e 0B94     		str	r4, [sp, #44]
 497:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 838              		.loc 1 497 5 is_stmt 1 view .LVU268
 497:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 839              		.loc 1 497 27 is_stmt 0 view .LVU269
 840 0090 0C94     		str	r4, [sp, #48]
 498:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 841              		.loc 1 498 5 is_stmt 1 view .LVU270
 498:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 842              		.loc 1 498 31 is_stmt 0 view .LVU271
 843 0092 0D95     		str	r5, [sp, #52]
 499:Core/Src/tim.c **** 
 844              		.loc 1 499 5 is_stmt 1 view .LVU272
 845 0094 09A9     		add	r1, sp, #36
 846 0096 3A48     		ldr	r0, .L59+16
 847 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 848              	.LVL30:
 502:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 849              		.loc 1 502 5 view .LVU273
 850 009c 2246     		mov	r2, r4
 851 009e 0521     		movs	r1, #5
 852 00a0 1C20     		movs	r0, #28
 853 00a2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccvtTTuR.s 			page 27


 854              	.LVL31:
 503:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 855              		.loc 1 503 5 view .LVU274
 856 00a6 1C20     		movs	r0, #28
 857 00a8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 858              	.LVL32:
 859 00ac BEE7     		b	.L49
 860              	.LVL33:
 861              	.L56:
 514:Core/Src/tim.c **** 
 862              		.loc 1 514 5 view .LVU275
 863              	.LBB7:
 514:Core/Src/tim.c **** 
 864              		.loc 1 514 5 view .LVU276
 865 00ae 0021     		movs	r1, #0
 866 00b0 0391     		str	r1, [sp, #12]
 514:Core/Src/tim.c **** 
 867              		.loc 1 514 5 view .LVU277
 868 00b2 344B     		ldr	r3, .L59+20
 869 00b4 1A6C     		ldr	r2, [r3, #64]
 870 00b6 42F00202 		orr	r2, r2, #2
 871 00ba 1A64     		str	r2, [r3, #64]
 514:Core/Src/tim.c **** 
 872              		.loc 1 514 5 view .LVU278
 873 00bc 1A6C     		ldr	r2, [r3, #64]
 874 00be 02F00202 		and	r2, r2, #2
 875 00c2 0392     		str	r2, [sp, #12]
 514:Core/Src/tim.c **** 
 876              		.loc 1 514 5 view .LVU279
 877 00c4 039A     		ldr	r2, [sp, #12]
 878              	.LBE7:
 514:Core/Src/tim.c **** 
 879              		.loc 1 514 5 view .LVU280
 516:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 880              		.loc 1 516 5 view .LVU281
 881              	.LBB8:
 516:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 882              		.loc 1 516 5 view .LVU282
 883 00c6 0491     		str	r1, [sp, #16]
 516:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 884              		.loc 1 516 5 view .LVU283
 885 00c8 1A6B     		ldr	r2, [r3, #48]
 886 00ca 42F00102 		orr	r2, r2, #1
 887 00ce 1A63     		str	r2, [r3, #48]
 516:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 888              		.loc 1 516 5 view .LVU284
 889 00d0 1B6B     		ldr	r3, [r3, #48]
 890 00d2 03F00103 		and	r3, r3, #1
 891 00d6 0493     		str	r3, [sp, #16]
 516:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 892              		.loc 1 516 5 view .LVU285
 893 00d8 049B     		ldr	r3, [sp, #16]
 894              	.LBE8:
 516:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 895              		.loc 1 516 5 view .LVU286
 521:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 896              		.loc 1 521 5 view .LVU287
ARM GAS  /tmp/ccvtTTuR.s 			page 28


 521:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 897              		.loc 1 521 25 is_stmt 0 view .LVU288
 898 00da C023     		movs	r3, #192
 899 00dc 0993     		str	r3, [sp, #36]
 522:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 900              		.loc 1 522 5 is_stmt 1 view .LVU289
 522:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 901              		.loc 1 522 26 is_stmt 0 view .LVU290
 902 00de 0223     		movs	r3, #2
 903 00e0 0A93     		str	r3, [sp, #40]
 523:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 904              		.loc 1 523 5 is_stmt 1 view .LVU291
 524:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 905              		.loc 1 524 5 view .LVU292
 525:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 906              		.loc 1 525 5 view .LVU293
 525:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 907              		.loc 1 525 31 is_stmt 0 view .LVU294
 908 00e2 0D93     		str	r3, [sp, #52]
 526:Core/Src/tim.c **** 
 909              		.loc 1 526 5 is_stmt 1 view .LVU295
 910 00e4 09A9     		add	r1, sp, #36
 911 00e6 2548     		ldr	r0, .L59+12
 912              	.LVL34:
 526:Core/Src/tim.c **** 
 913              		.loc 1 526 5 is_stmt 0 view .LVU296
 914 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 915              	.LVL35:
 916 00ec 9EE7     		b	.L49
 917              	.LVL36:
 918              	.L57:
 538:Core/Src/tim.c **** 
 919              		.loc 1 538 5 is_stmt 1 view .LVU297
 920              	.LBB9:
 538:Core/Src/tim.c **** 
 921              		.loc 1 538 5 view .LVU298
 922 00ee 0021     		movs	r1, #0
 923 00f0 0591     		str	r1, [sp, #20]
 538:Core/Src/tim.c **** 
 924              		.loc 1 538 5 view .LVU299
 925 00f2 244B     		ldr	r3, .L59+20
 926 00f4 1A6C     		ldr	r2, [r3, #64]
 927 00f6 42F00402 		orr	r2, r2, #4
 928 00fa 1A64     		str	r2, [r3, #64]
 538:Core/Src/tim.c **** 
 929              		.loc 1 538 5 view .LVU300
 930 00fc 1A6C     		ldr	r2, [r3, #64]
 931 00fe 02F00402 		and	r2, r2, #4
 932 0102 0592     		str	r2, [sp, #20]
 538:Core/Src/tim.c **** 
 933              		.loc 1 538 5 view .LVU301
 934 0104 059A     		ldr	r2, [sp, #20]
 935              	.LBE9:
 538:Core/Src/tim.c **** 
 936              		.loc 1 538 5 view .LVU302
 540:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 937              		.loc 1 540 5 view .LVU303
ARM GAS  /tmp/ccvtTTuR.s 			page 29


 938              	.LBB10:
 540:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 939              		.loc 1 540 5 view .LVU304
 940 0106 0691     		str	r1, [sp, #24]
 540:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 941              		.loc 1 540 5 view .LVU305
 942 0108 1A6B     		ldr	r2, [r3, #48]
 943 010a 42F00802 		orr	r2, r2, #8
 944 010e 1A63     		str	r2, [r3, #48]
 540:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 945              		.loc 1 540 5 view .LVU306
 946 0110 1B6B     		ldr	r3, [r3, #48]
 947 0112 03F00803 		and	r3, r3, #8
 948 0116 0693     		str	r3, [sp, #24]
 540:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 949              		.loc 1 540 5 view .LVU307
 950 0118 069B     		ldr	r3, [sp, #24]
 951              	.LBE10:
 540:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 952              		.loc 1 540 5 view .LVU308
 545:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 953              		.loc 1 545 5 view .LVU309
 545:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 954              		.loc 1 545 25 is_stmt 0 view .LVU310
 955 011a 4FF44053 		mov	r3, #12288
 956 011e 0993     		str	r3, [sp, #36]
 546:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 957              		.loc 1 546 5 is_stmt 1 view .LVU311
 546:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 958              		.loc 1 546 26 is_stmt 0 view .LVU312
 959 0120 0223     		movs	r3, #2
 960 0122 0A93     		str	r3, [sp, #40]
 547:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 961              		.loc 1 547 5 is_stmt 1 view .LVU313
 548:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 962              		.loc 1 548 5 view .LVU314
 549:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 963              		.loc 1 549 5 view .LVU315
 549:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 964              		.loc 1 549 31 is_stmt 0 view .LVU316
 965 0124 0D93     		str	r3, [sp, #52]
 550:Core/Src/tim.c **** 
 966              		.loc 1 550 5 is_stmt 1 view .LVU317
 967 0126 09A9     		add	r1, sp, #36
 968 0128 1748     		ldr	r0, .L59+24
 969              	.LVL37:
 550:Core/Src/tim.c **** 
 970              		.loc 1 550 5 is_stmt 0 view .LVU318
 971 012a FFF7FEFF 		bl	HAL_GPIO_Init
 972              	.LVL38:
 973 012e 7DE7     		b	.L49
 974              	.LVL39:
 975              	.L58:
 562:Core/Src/tim.c **** 
 976              		.loc 1 562 5 is_stmt 1 view .LVU319
 977              	.LBB11:
 562:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvtTTuR.s 			page 30


 978              		.loc 1 562 5 view .LVU320
 979 0130 0021     		movs	r1, #0
 980 0132 0791     		str	r1, [sp, #28]
 562:Core/Src/tim.c **** 
 981              		.loc 1 562 5 view .LVU321
 982 0134 134B     		ldr	r3, .L59+20
 983 0136 1A6C     		ldr	r2, [r3, #64]
 984 0138 42F00802 		orr	r2, r2, #8
 985 013c 1A64     		str	r2, [r3, #64]
 562:Core/Src/tim.c **** 
 986              		.loc 1 562 5 view .LVU322
 987 013e 1A6C     		ldr	r2, [r3, #64]
 988 0140 02F00802 		and	r2, r2, #8
 989 0144 0792     		str	r2, [sp, #28]
 562:Core/Src/tim.c **** 
 990              		.loc 1 562 5 view .LVU323
 991 0146 079A     		ldr	r2, [sp, #28]
 992              	.LBE11:
 562:Core/Src/tim.c **** 
 993              		.loc 1 562 5 view .LVU324
 564:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 994              		.loc 1 564 5 view .LVU325
 995              	.LBB12:
 564:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 996              		.loc 1 564 5 view .LVU326
 997 0148 0891     		str	r1, [sp, #32]
 564:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 998              		.loc 1 564 5 view .LVU327
 999 014a 1A6B     		ldr	r2, [r3, #48]
 1000 014c 42F00102 		orr	r2, r2, #1
 1001 0150 1A63     		str	r2, [r3, #48]
 564:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1002              		.loc 1 564 5 view .LVU328
 1003 0152 1B6B     		ldr	r3, [r3, #48]
 1004 0154 03F00103 		and	r3, r3, #1
 1005 0158 0893     		str	r3, [sp, #32]
 564:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1006              		.loc 1 564 5 view .LVU329
 1007 015a 089B     		ldr	r3, [sp, #32]
 1008              	.LBE12:
 564:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 1009              		.loc 1 564 5 view .LVU330
 569:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1010              		.loc 1 569 5 view .LVU331
 569:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1011              		.loc 1 569 25 is_stmt 0 view .LVU332
 1012 015c 0323     		movs	r3, #3
 1013 015e 0993     		str	r3, [sp, #36]
 570:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1014              		.loc 1 570 5 is_stmt 1 view .LVU333
 570:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1015              		.loc 1 570 26 is_stmt 0 view .LVU334
 1016 0160 0223     		movs	r3, #2
 1017 0162 0A93     		str	r3, [sp, #40]
 571:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1018              		.loc 1 571 5 is_stmt 1 view .LVU335
 572:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
ARM GAS  /tmp/ccvtTTuR.s 			page 31


 1019              		.loc 1 572 5 view .LVU336
 573:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1020              		.loc 1 573 5 view .LVU337
 573:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1021              		.loc 1 573 31 is_stmt 0 view .LVU338
 1022 0164 0D93     		str	r3, [sp, #52]
 574:Core/Src/tim.c **** 
 1023              		.loc 1 574 5 is_stmt 1 view .LVU339
 1024 0166 09A9     		add	r1, sp, #36
 1025 0168 0448     		ldr	r0, .L59+12
 1026              	.LVL40:
 574:Core/Src/tim.c **** 
 1027              		.loc 1 574 5 is_stmt 0 view .LVU340
 1028 016a FFF7FEFF 		bl	HAL_GPIO_Init
 1029              	.LVL41:
 1030              		.loc 1 580 1 view .LVU341
 1031 016e 5DE7     		b	.L49
 1032              	.L60:
 1033              		.align	2
 1034              	.L59:
 1035 0170 00040040 		.word	1073742848
 1036 0174 00080040 		.word	1073743872
 1037 0178 000C0040 		.word	1073744896
 1038 017c 00000240 		.word	1073872896
 1039 0180 00040240 		.word	1073873920
 1040 0184 00380240 		.word	1073887232
 1041 0188 000C0240 		.word	1073875968
 1042              		.cfi_endproc
 1043              	.LFE144:
 1045              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1046              		.align	1
 1047              		.global	HAL_TIM_Base_MspInit
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1052              	HAL_TIM_Base_MspInit:
 1053              	.LVL42:
 1054              	.LFB145:
 581:Core/Src/tim.c **** 
 582:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 583:Core/Src/tim.c **** {
 1055              		.loc 1 583 1 is_stmt 1 view -0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 16
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059              		.loc 1 583 1 is_stmt 0 view .LVU343
 1060 0000 00B5     		push	{lr}
 1061              	.LCFI27:
 1062              		.cfi_def_cfa_offset 4
 1063              		.cfi_offset 14, -4
 1064 0002 85B0     		sub	sp, sp, #20
 1065              	.LCFI28:
 1066              		.cfi_def_cfa_offset 24
 584:Core/Src/tim.c **** 
 585:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 1067              		.loc 1 585 3 is_stmt 1 view .LVU344
 1068              		.loc 1 585 20 is_stmt 0 view .LVU345
ARM GAS  /tmp/ccvtTTuR.s 			page 32


 1069 0004 0368     		ldr	r3, [r0]
 1070              		.loc 1 585 5 view .LVU346
 1071 0006 1D4A     		ldr	r2, .L69
 1072 0008 9342     		cmp	r3, r2
 1073 000a 08D0     		beq	.L66
 586:Core/Src/tim.c ****   {
 587:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 588:Core/Src/tim.c **** 
 589:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 590:Core/Src/tim.c ****     /* TIM6 clock enable */
 591:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 592:Core/Src/tim.c **** 
 593:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 594:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 595:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 596:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 597:Core/Src/tim.c **** 
 598:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 599:Core/Src/tim.c ****   }
 600:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 1074              		.loc 1 600 8 is_stmt 1 view .LVU347
 1075              		.loc 1 600 10 is_stmt 0 view .LVU348
 1076 000c 1C4A     		ldr	r2, .L69+4
 1077 000e 9342     		cmp	r3, r2
 1078 0010 19D0     		beq	.L67
 601:Core/Src/tim.c ****   {
 602:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 603:Core/Src/tim.c **** 
 604:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 605:Core/Src/tim.c ****     /* TIM10 clock enable */
 606:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 607:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 608:Core/Src/tim.c **** 
 609:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 610:Core/Src/tim.c ****   }
 611:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM11)
 1079              		.loc 1 611 8 is_stmt 1 view .LVU349
 1080              		.loc 1 611 10 is_stmt 0 view .LVU350
 1081 0012 1C4A     		ldr	r2, .L69+8
 1082 0014 9342     		cmp	r3, r2
 1083 0016 23D0     		beq	.L68
 1084              	.LVL43:
 1085              	.L61:
 612:Core/Src/tim.c ****   {
 613:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 614:Core/Src/tim.c **** 
 615:Core/Src/tim.c ****   /* USER CODE END TIM11_MspInit 0 */
 616:Core/Src/tim.c ****     /* TIM11 clock enable */
 617:Core/Src/tim.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 618:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 619:Core/Src/tim.c **** 
 620:Core/Src/tim.c ****   /* USER CODE END TIM11_MspInit 1 */
 621:Core/Src/tim.c ****   }
 622:Core/Src/tim.c **** }
 1086              		.loc 1 622 1 view .LVU351
 1087 0018 05B0     		add	sp, sp, #20
 1088              	.LCFI29:
ARM GAS  /tmp/ccvtTTuR.s 			page 33


 1089              		.cfi_remember_state
 1090              		.cfi_def_cfa_offset 4
 1091              		@ sp needed
 1092 001a 5DF804FB 		ldr	pc, [sp], #4
 1093              	.LVL44:
 1094              	.L66:
 1095              	.LCFI30:
 1096              		.cfi_restore_state
 591:Core/Src/tim.c **** 
 1097              		.loc 1 591 5 is_stmt 1 view .LVU352
 1098              	.LBB13:
 591:Core/Src/tim.c **** 
 1099              		.loc 1 591 5 view .LVU353
 1100 001e 0022     		movs	r2, #0
 1101 0020 0192     		str	r2, [sp, #4]
 591:Core/Src/tim.c **** 
 1102              		.loc 1 591 5 view .LVU354
 1103 0022 194B     		ldr	r3, .L69+12
 1104 0024 196C     		ldr	r1, [r3, #64]
 1105 0026 41F01001 		orr	r1, r1, #16
 1106 002a 1964     		str	r1, [r3, #64]
 591:Core/Src/tim.c **** 
 1107              		.loc 1 591 5 view .LVU355
 1108 002c 1B6C     		ldr	r3, [r3, #64]
 1109 002e 03F01003 		and	r3, r3, #16
 1110 0032 0193     		str	r3, [sp, #4]
 591:Core/Src/tim.c **** 
 1111              		.loc 1 591 5 view .LVU356
 1112 0034 019B     		ldr	r3, [sp, #4]
 1113              	.LBE13:
 591:Core/Src/tim.c **** 
 1114              		.loc 1 591 5 view .LVU357
 594:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 1115              		.loc 1 594 5 view .LVU358
 1116 0036 0521     		movs	r1, #5
 1117 0038 3620     		movs	r0, #54
 1118              	.LVL45:
 594:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 1119              		.loc 1 594 5 is_stmt 0 view .LVU359
 1120 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1121              	.LVL46:
 595:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1122              		.loc 1 595 5 is_stmt 1 view .LVU360
 1123 003e 3620     		movs	r0, #54
 1124 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1125              	.LVL47:
 1126 0044 E8E7     		b	.L61
 1127              	.LVL48:
 1128              	.L67:
 606:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 1129              		.loc 1 606 5 view .LVU361
 1130              	.LBB14:
 606:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 1131              		.loc 1 606 5 view .LVU362
 1132 0046 0023     		movs	r3, #0
 1133 0048 0293     		str	r3, [sp, #8]
 606:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
ARM GAS  /tmp/ccvtTTuR.s 			page 34


 1134              		.loc 1 606 5 view .LVU363
 1135 004a 0F4B     		ldr	r3, .L69+12
 1136 004c 5A6C     		ldr	r2, [r3, #68]
 1137 004e 42F40032 		orr	r2, r2, #131072
 1138 0052 5A64     		str	r2, [r3, #68]
 606:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 1139              		.loc 1 606 5 view .LVU364
 1140 0054 5B6C     		ldr	r3, [r3, #68]
 1141 0056 03F40033 		and	r3, r3, #131072
 1142 005a 0293     		str	r3, [sp, #8]
 606:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 1143              		.loc 1 606 5 view .LVU365
 1144 005c 029B     		ldr	r3, [sp, #8]
 1145              	.LBE14:
 606:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 1146              		.loc 1 606 5 view .LVU366
 1147 005e DBE7     		b	.L61
 1148              	.L68:
 617:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 1149              		.loc 1 617 5 view .LVU367
 1150              	.LBB15:
 617:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 1151              		.loc 1 617 5 view .LVU368
 1152 0060 0023     		movs	r3, #0
 1153 0062 0393     		str	r3, [sp, #12]
 617:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 1154              		.loc 1 617 5 view .LVU369
 1155 0064 084B     		ldr	r3, .L69+12
 1156 0066 5A6C     		ldr	r2, [r3, #68]
 1157 0068 42F48022 		orr	r2, r2, #262144
 1158 006c 5A64     		str	r2, [r3, #68]
 617:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 1159              		.loc 1 617 5 view .LVU370
 1160 006e 5B6C     		ldr	r3, [r3, #68]
 1161 0070 03F48023 		and	r3, r3, #262144
 1162 0074 0393     		str	r3, [sp, #12]
 617:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 1163              		.loc 1 617 5 view .LVU371
 1164 0076 039B     		ldr	r3, [sp, #12]
 1165              	.LBE15:
 617:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 1166              		.loc 1 617 5 discriminator 1 view .LVU372
 1167              		.loc 1 622 1 is_stmt 0 view .LVU373
 1168 0078 CEE7     		b	.L61
 1169              	.L70:
 1170 007a 00BF     		.align	2
 1171              	.L69:
 1172 007c 00100040 		.word	1073745920
 1173 0080 00440140 		.word	1073824768
 1174 0084 00480140 		.word	1073825792
 1175 0088 00380240 		.word	1073887232
 1176              		.cfi_endproc
 1177              	.LFE145:
 1179              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1180              		.align	1
 1181              		.global	HAL_TIM_MspPostInit
 1182              		.syntax unified
ARM GAS  /tmp/ccvtTTuR.s 			page 35


 1183              		.thumb
 1184              		.thumb_func
 1186              	HAL_TIM_MspPostInit:
 1187              	.LVL49:
 1188              	.LFB146:
 623:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 624:Core/Src/tim.c **** {
 1189              		.loc 1 624 1 is_stmt 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 40
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193              		.loc 1 624 1 is_stmt 0 view .LVU375
 1194 0000 00B5     		push	{lr}
 1195              	.LCFI31:
 1196              		.cfi_def_cfa_offset 4
 1197              		.cfi_offset 14, -4
 1198 0002 8BB0     		sub	sp, sp, #44
 1199              	.LCFI32:
 1200              		.cfi_def_cfa_offset 48
 625:Core/Src/tim.c **** 
 626:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1201              		.loc 1 626 3 is_stmt 1 view .LVU376
 1202              		.loc 1 626 20 is_stmt 0 view .LVU377
 1203 0004 0023     		movs	r3, #0
 1204 0006 0593     		str	r3, [sp, #20]
 1205 0008 0693     		str	r3, [sp, #24]
 1206 000a 0793     		str	r3, [sp, #28]
 1207 000c 0893     		str	r3, [sp, #32]
 1208 000e 0993     		str	r3, [sp, #36]
 627:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 1209              		.loc 1 627 3 is_stmt 1 view .LVU378
 1210              		.loc 1 627 15 is_stmt 0 view .LVU379
 1211 0010 0368     		ldr	r3, [r0]
 1212              		.loc 1 627 5 view .LVU380
 1213 0012 374A     		ldr	r2, .L81
 1214 0014 9342     		cmp	r3, r2
 1215 0016 0BD0     		beq	.L77
 628:Core/Src/tim.c ****   {
 629:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 630:Core/Src/tim.c **** 
 631:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 632:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 633:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 634:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 635:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 636:Core/Src/tim.c ****     PE13     ------> TIM1_CH3
 637:Core/Src/tim.c ****     PE14     ------> TIM1_CH4
 638:Core/Src/tim.c ****     */
 639:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 640:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 641:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 642:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 643:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 644:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 645:Core/Src/tim.c **** 
 646:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 647:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvtTTuR.s 			page 36


 648:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 649:Core/Src/tim.c ****   }
 650:Core/Src/tim.c ****   else if(timHandle->Instance==TIM9)
 1216              		.loc 1 650 8 is_stmt 1 view .LVU381
 1217              		.loc 1 650 10 is_stmt 0 view .LVU382
 1218 0018 364A     		ldr	r2, .L81+4
 1219 001a 9342     		cmp	r3, r2
 1220 001c 20D0     		beq	.L78
 651:Core/Src/tim.c ****   {
 652:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspPostInit 0 */
 653:Core/Src/tim.c **** 
 654:Core/Src/tim.c ****   /* USER CODE END TIM9_MspPostInit 0 */
 655:Core/Src/tim.c **** 
 656:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 657:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 658:Core/Src/tim.c ****     PE5     ------> TIM9_CH1
 659:Core/Src/tim.c ****     PE6     ------> TIM9_CH2
 660:Core/Src/tim.c ****     */
 661:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 662:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 663:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 664:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 665:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 666:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 667:Core/Src/tim.c **** 
 668:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspPostInit 1 */
 669:Core/Src/tim.c **** 
 670:Core/Src/tim.c ****   /* USER CODE END TIM9_MspPostInit 1 */
 671:Core/Src/tim.c ****   }
 672:Core/Src/tim.c ****   else if(timHandle->Instance==TIM10)
 1221              		.loc 1 672 8 is_stmt 1 view .LVU383
 1222              		.loc 1 672 10 is_stmt 0 view .LVU384
 1223 001e 364A     		ldr	r2, .L81+8
 1224 0020 9342     		cmp	r3, r2
 1225 0022 34D0     		beq	.L79
 673:Core/Src/tim.c ****   {
 674:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 0 */
 675:Core/Src/tim.c **** 
 676:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 0 */
 677:Core/Src/tim.c **** 
 678:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 679:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 680:Core/Src/tim.c ****     PB8     ------> TIM10_CH1
 681:Core/Src/tim.c ****     */
 682:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 683:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 684:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 685:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 686:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 687:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 688:Core/Src/tim.c **** 
 689:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 1 */
 690:Core/Src/tim.c **** 
 691:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 1 */
 692:Core/Src/tim.c ****   }
 693:Core/Src/tim.c ****   else if(timHandle->Instance==TIM11)
 1226              		.loc 1 693 8 is_stmt 1 view .LVU385
ARM GAS  /tmp/ccvtTTuR.s 			page 37


 1227              		.loc 1 693 10 is_stmt 0 view .LVU386
 1228 0024 354A     		ldr	r2, .L81+12
 1229 0026 9342     		cmp	r3, r2
 1230 0028 49D0     		beq	.L80
 1231              	.LVL50:
 1232              	.L71:
 694:Core/Src/tim.c ****   {
 695:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspPostInit 0 */
 696:Core/Src/tim.c **** 
 697:Core/Src/tim.c ****   /* USER CODE END TIM11_MspPostInit 0 */
 698:Core/Src/tim.c **** 
 699:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 700:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 701:Core/Src/tim.c ****     PB9     ------> TIM11_CH1
 702:Core/Src/tim.c ****     */
 703:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 704:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 705:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 706:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 707:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 708:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 709:Core/Src/tim.c **** 
 710:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspPostInit 1 */
 711:Core/Src/tim.c **** 
 712:Core/Src/tim.c ****   /* USER CODE END TIM11_MspPostInit 1 */
 713:Core/Src/tim.c ****   }
 714:Core/Src/tim.c **** 
 715:Core/Src/tim.c **** }
 1233              		.loc 1 715 1 view .LVU387
 1234 002a 0BB0     		add	sp, sp, #44
 1235              	.LCFI33:
 1236              		.cfi_remember_state
 1237              		.cfi_def_cfa_offset 4
 1238              		@ sp needed
 1239 002c 5DF804FB 		ldr	pc, [sp], #4
 1240              	.LVL51:
 1241              	.L77:
 1242              	.LCFI34:
 1243              		.cfi_restore_state
 632:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1244              		.loc 1 632 5 is_stmt 1 view .LVU388
 1245              	.LBB16:
 632:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1246              		.loc 1 632 5 view .LVU389
 1247 0030 0023     		movs	r3, #0
 1248 0032 0193     		str	r3, [sp, #4]
 632:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1249              		.loc 1 632 5 view .LVU390
 1250 0034 324B     		ldr	r3, .L81+16
 1251 0036 1A6B     		ldr	r2, [r3, #48]
 1252 0038 42F01002 		orr	r2, r2, #16
 1253 003c 1A63     		str	r2, [r3, #48]
 632:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1254              		.loc 1 632 5 view .LVU391
 1255 003e 1B6B     		ldr	r3, [r3, #48]
 1256 0040 03F01003 		and	r3, r3, #16
 1257 0044 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccvtTTuR.s 			page 38


 632:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1258              		.loc 1 632 5 view .LVU392
 1259 0046 019B     		ldr	r3, [sp, #4]
 1260              	.LBE16:
 632:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1261              		.loc 1 632 5 view .LVU393
 639:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1262              		.loc 1 639 5 view .LVU394
 639:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1263              		.loc 1 639 25 is_stmt 0 view .LVU395
 1264 0048 4FF4D443 		mov	r3, #27136
 1265 004c 0593     		str	r3, [sp, #20]
 640:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1266              		.loc 1 640 5 is_stmt 1 view .LVU396
 640:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1267              		.loc 1 640 26 is_stmt 0 view .LVU397
 1268 004e 0223     		movs	r3, #2
 1269 0050 0693     		str	r3, [sp, #24]
 641:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1270              		.loc 1 641 5 is_stmt 1 view .LVU398
 642:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 1271              		.loc 1 642 5 view .LVU399
 643:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1272              		.loc 1 643 5 view .LVU400
 643:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1273              		.loc 1 643 31 is_stmt 0 view .LVU401
 1274 0052 0123     		movs	r3, #1
 1275 0054 0993     		str	r3, [sp, #36]
 644:Core/Src/tim.c **** 
 1276              		.loc 1 644 5 is_stmt 1 view .LVU402
 1277 0056 05A9     		add	r1, sp, #20
 1278 0058 2A48     		ldr	r0, .L81+20
 1279              	.LVL52:
 644:Core/Src/tim.c **** 
 1280              		.loc 1 644 5 is_stmt 0 view .LVU403
 1281 005a FFF7FEFF 		bl	HAL_GPIO_Init
 1282              	.LVL53:
 1283 005e E4E7     		b	.L71
 1284              	.LVL54:
 1285              	.L78:
 656:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 1286              		.loc 1 656 5 is_stmt 1 view .LVU404
 1287              	.LBB17:
 656:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 1288              		.loc 1 656 5 view .LVU405
 1289 0060 0023     		movs	r3, #0
 1290 0062 0293     		str	r3, [sp, #8]
 656:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 1291              		.loc 1 656 5 view .LVU406
 1292 0064 264B     		ldr	r3, .L81+16
 1293 0066 1A6B     		ldr	r2, [r3, #48]
 1294 0068 42F01002 		orr	r2, r2, #16
 1295 006c 1A63     		str	r2, [r3, #48]
 656:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 1296              		.loc 1 656 5 view .LVU407
 1297 006e 1B6B     		ldr	r3, [r3, #48]
 1298 0070 03F01003 		and	r3, r3, #16
ARM GAS  /tmp/ccvtTTuR.s 			page 39


 1299 0074 0293     		str	r3, [sp, #8]
 656:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 1300              		.loc 1 656 5 view .LVU408
 1301 0076 029B     		ldr	r3, [sp, #8]
 1302              	.LBE17:
 656:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 1303              		.loc 1 656 5 view .LVU409
 661:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1304              		.loc 1 661 5 view .LVU410
 661:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1305              		.loc 1 661 25 is_stmt 0 view .LVU411
 1306 0078 6023     		movs	r3, #96
 1307 007a 0593     		str	r3, [sp, #20]
 662:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1308              		.loc 1 662 5 is_stmt 1 view .LVU412
 662:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1309              		.loc 1 662 26 is_stmt 0 view .LVU413
 1310 007c 0223     		movs	r3, #2
 1311 007e 0693     		str	r3, [sp, #24]
 663:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1312              		.loc 1 663 5 is_stmt 1 view .LVU414
 664:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 1313              		.loc 1 664 5 view .LVU415
 665:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1314              		.loc 1 665 5 view .LVU416
 665:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1315              		.loc 1 665 31 is_stmt 0 view .LVU417
 1316 0080 0323     		movs	r3, #3
 1317 0082 0993     		str	r3, [sp, #36]
 666:Core/Src/tim.c **** 
 1318              		.loc 1 666 5 is_stmt 1 view .LVU418
 1319 0084 05A9     		add	r1, sp, #20
 1320 0086 1F48     		ldr	r0, .L81+20
 1321              	.LVL55:
 666:Core/Src/tim.c **** 
 1322              		.loc 1 666 5 is_stmt 0 view .LVU419
 1323 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 1324              	.LVL56:
 1325 008c CDE7     		b	.L71
 1326              	.LVL57:
 1327              	.L79:
 678:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 1328              		.loc 1 678 5 is_stmt 1 view .LVU420
 1329              	.LBB18:
 678:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 1330              		.loc 1 678 5 view .LVU421
 1331 008e 0023     		movs	r3, #0
 1332 0090 0393     		str	r3, [sp, #12]
 678:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 1333              		.loc 1 678 5 view .LVU422
 1334 0092 1B4B     		ldr	r3, .L81+16
 1335 0094 1A6B     		ldr	r2, [r3, #48]
 1336 0096 42F00202 		orr	r2, r2, #2
 1337 009a 1A63     		str	r2, [r3, #48]
 678:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 1338              		.loc 1 678 5 view .LVU423
 1339 009c 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/ccvtTTuR.s 			page 40


 1340 009e 03F00203 		and	r3, r3, #2
 1341 00a2 0393     		str	r3, [sp, #12]
 678:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 1342              		.loc 1 678 5 view .LVU424
 1343 00a4 039B     		ldr	r3, [sp, #12]
 1344              	.LBE18:
 678:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 1345              		.loc 1 678 5 view .LVU425
 682:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1346              		.loc 1 682 5 view .LVU426
 682:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1347              		.loc 1 682 25 is_stmt 0 view .LVU427
 1348 00a6 4FF48073 		mov	r3, #256
 1349 00aa 0593     		str	r3, [sp, #20]
 683:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1350              		.loc 1 683 5 is_stmt 1 view .LVU428
 683:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1351              		.loc 1 683 26 is_stmt 0 view .LVU429
 1352 00ac 0223     		movs	r3, #2
 1353 00ae 0693     		str	r3, [sp, #24]
 684:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1354              		.loc 1 684 5 is_stmt 1 view .LVU430
 685:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 1355              		.loc 1 685 5 view .LVU431
 686:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1356              		.loc 1 686 5 view .LVU432
 686:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1357              		.loc 1 686 31 is_stmt 0 view .LVU433
 1358 00b0 0323     		movs	r3, #3
 1359 00b2 0993     		str	r3, [sp, #36]
 687:Core/Src/tim.c **** 
 1360              		.loc 1 687 5 is_stmt 1 view .LVU434
 1361 00b4 05A9     		add	r1, sp, #20
 1362 00b6 1448     		ldr	r0, .L81+24
 1363              	.LVL58:
 687:Core/Src/tim.c **** 
 1364              		.loc 1 687 5 is_stmt 0 view .LVU435
 1365 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 1366              	.LVL59:
 1367 00bc B5E7     		b	.L71
 1368              	.LVL60:
 1369              	.L80:
 699:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 1370              		.loc 1 699 5 is_stmt 1 view .LVU436
 1371              	.LBB19:
 699:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 1372              		.loc 1 699 5 view .LVU437
 1373 00be 0023     		movs	r3, #0
 1374 00c0 0493     		str	r3, [sp, #16]
 699:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 1375              		.loc 1 699 5 view .LVU438
 1376 00c2 0F4B     		ldr	r3, .L81+16
 1377 00c4 1A6B     		ldr	r2, [r3, #48]
 1378 00c6 42F00202 		orr	r2, r2, #2
 1379 00ca 1A63     		str	r2, [r3, #48]
 699:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 1380              		.loc 1 699 5 view .LVU439
ARM GAS  /tmp/ccvtTTuR.s 			page 41


 1381 00cc 1B6B     		ldr	r3, [r3, #48]
 1382 00ce 03F00203 		and	r3, r3, #2
 1383 00d2 0493     		str	r3, [sp, #16]
 699:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 1384              		.loc 1 699 5 view .LVU440
 1385 00d4 049B     		ldr	r3, [sp, #16]
 1386              	.LBE19:
 699:Core/Src/tim.c ****     /**TIM11 GPIO Configuration
 1387              		.loc 1 699 5 view .LVU441
 703:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1388              		.loc 1 703 5 view .LVU442
 703:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1389              		.loc 1 703 25 is_stmt 0 view .LVU443
 1390 00d6 4FF40073 		mov	r3, #512
 1391 00da 0593     		str	r3, [sp, #20]
 704:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1392              		.loc 1 704 5 is_stmt 1 view .LVU444
 704:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1393              		.loc 1 704 26 is_stmt 0 view .LVU445
 1394 00dc 0223     		movs	r3, #2
 1395 00de 0693     		str	r3, [sp, #24]
 705:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1396              		.loc 1 705 5 is_stmt 1 view .LVU446
 706:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 1397              		.loc 1 706 5 view .LVU447
 707:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1398              		.loc 1 707 5 view .LVU448
 707:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1399              		.loc 1 707 31 is_stmt 0 view .LVU449
 1400 00e0 0323     		movs	r3, #3
 1401 00e2 0993     		str	r3, [sp, #36]
 708:Core/Src/tim.c **** 
 1402              		.loc 1 708 5 is_stmt 1 view .LVU450
 1403 00e4 05A9     		add	r1, sp, #20
 1404 00e6 0848     		ldr	r0, .L81+24
 1405              	.LVL61:
 708:Core/Src/tim.c **** 
 1406              		.loc 1 708 5 is_stmt 0 view .LVU451
 1407 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 1408              	.LVL62:
 1409              		.loc 1 715 1 view .LVU452
 1410 00ec 9DE7     		b	.L71
 1411              	.L82:
 1412 00ee 00BF     		.align	2
 1413              	.L81:
 1414 00f0 00000140 		.word	1073807360
 1415 00f4 00400140 		.word	1073823744
 1416 00f8 00440140 		.word	1073824768
 1417 00fc 00480140 		.word	1073825792
 1418 0100 00380240 		.word	1073887232
 1419 0104 00100240 		.word	1073876992
 1420 0108 00040240 		.word	1073873920
 1421              		.cfi_endproc
 1422              	.LFE146:
 1424              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1425              		.align	1
 1426              		.global	MX_TIM1_Init
ARM GAS  /tmp/ccvtTTuR.s 			page 42


 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1431              	MX_TIM1_Init:
 1432              	.LFB134:
  39:Core/Src/tim.c **** 
 1433              		.loc 1 39 1 is_stmt 1 view -0
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 72
 1436              		@ frame_needed = 0, uses_anonymous_args = 0
 1437 0000 10B5     		push	{r4, lr}
 1438              	.LCFI35:
 1439              		.cfi_def_cfa_offset 8
 1440              		.cfi_offset 4, -8
 1441              		.cfi_offset 14, -4
 1442 0002 92B0     		sub	sp, sp, #72
 1443              	.LCFI36:
 1444              		.cfi_def_cfa_offset 80
  45:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1445              		.loc 1 45 3 view .LVU454
  45:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1446              		.loc 1 45 27 is_stmt 0 view .LVU455
 1447 0004 0024     		movs	r4, #0
 1448 0006 1094     		str	r4, [sp, #64]
 1449 0008 1194     		str	r4, [sp, #68]
  46:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1450              		.loc 1 46 3 is_stmt 1 view .LVU456
  46:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1451              		.loc 1 46 22 is_stmt 0 view .LVU457
 1452 000a 0994     		str	r4, [sp, #36]
 1453 000c 0A94     		str	r4, [sp, #40]
 1454 000e 0B94     		str	r4, [sp, #44]
 1455 0010 0C94     		str	r4, [sp, #48]
 1456 0012 0D94     		str	r4, [sp, #52]
 1457 0014 0E94     		str	r4, [sp, #56]
 1458 0016 0F94     		str	r4, [sp, #60]
  47:Core/Src/tim.c **** 
 1459              		.loc 1 47 3 is_stmt 1 view .LVU458
  47:Core/Src/tim.c **** 
 1460              		.loc 1 47 34 is_stmt 0 view .LVU459
 1461 0018 2022     		movs	r2, #32
 1462 001a 2146     		mov	r1, r4
 1463 001c 01A8     		add	r0, sp, #4
 1464 001e FFF7FEFF 		bl	memset
 1465              	.LVL63:
  52:Core/Src/tim.c ****   htim1.Init.Prescaler = 167;
 1466              		.loc 1 52 3 is_stmt 1 view .LVU460
  52:Core/Src/tim.c ****   htim1.Init.Prescaler = 167;
 1467              		.loc 1 52 18 is_stmt 0 view .LVU461
 1468 0022 3148     		ldr	r0, .L99
 1469 0024 314B     		ldr	r3, .L99+4
 1470 0026 0360     		str	r3, [r0]
  53:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1471              		.loc 1 53 3 is_stmt 1 view .LVU462
  53:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1472              		.loc 1 53 24 is_stmt 0 view .LVU463
 1473 0028 A723     		movs	r3, #167
ARM GAS  /tmp/ccvtTTuR.s 			page 43


 1474 002a 4360     		str	r3, [r0, #4]
  54:Core/Src/tim.c ****   htim1.Init.Period = 49;
 1475              		.loc 1 54 3 is_stmt 1 view .LVU464
  54:Core/Src/tim.c ****   htim1.Init.Period = 49;
 1476              		.loc 1 54 26 is_stmt 0 view .LVU465
 1477 002c 8460     		str	r4, [r0, #8]
  55:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1478              		.loc 1 55 3 is_stmt 1 view .LVU466
  55:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1479              		.loc 1 55 21 is_stmt 0 view .LVU467
 1480 002e 3123     		movs	r3, #49
 1481 0030 C360     		str	r3, [r0, #12]
  56:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 1482              		.loc 1 56 3 is_stmt 1 view .LVU468
  56:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 1483              		.loc 1 56 28 is_stmt 0 view .LVU469
 1484 0032 0461     		str	r4, [r0, #16]
  57:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1485              		.loc 1 57 3 is_stmt 1 view .LVU470
  57:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1486              		.loc 1 57 32 is_stmt 0 view .LVU471
 1487 0034 4461     		str	r4, [r0, #20]
  58:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1488              		.loc 1 58 3 is_stmt 1 view .LVU472
  58:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1489              		.loc 1 58 32 is_stmt 0 view .LVU473
 1490 0036 8461     		str	r4, [r0, #24]
  59:Core/Src/tim.c ****   {
 1491              		.loc 1 59 3 is_stmt 1 view .LVU474
  59:Core/Src/tim.c ****   {
 1492              		.loc 1 59 7 is_stmt 0 view .LVU475
 1493 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1494              	.LVL64:
  59:Core/Src/tim.c ****   {
 1495              		.loc 1 59 6 discriminator 1 view .LVU476
 1496 003c 0028     		cmp	r0, #0
 1497 003e 3DD1     		bne	.L92
 1498              	.L84:
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1499              		.loc 1 63 3 is_stmt 1 view .LVU477
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1500              		.loc 1 63 37 is_stmt 0 view .LVU478
 1501 0040 0023     		movs	r3, #0
 1502 0042 1093     		str	r3, [sp, #64]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1503              		.loc 1 64 3 is_stmt 1 view .LVU479
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1504              		.loc 1 64 33 is_stmt 0 view .LVU480
 1505 0044 1193     		str	r3, [sp, #68]
  65:Core/Src/tim.c ****   {
 1506              		.loc 1 65 3 is_stmt 1 view .LVU481
  65:Core/Src/tim.c ****   {
 1507              		.loc 1 65 7 is_stmt 0 view .LVU482
 1508 0046 10A9     		add	r1, sp, #64
 1509 0048 2748     		ldr	r0, .L99
 1510 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1511              	.LVL65:
ARM GAS  /tmp/ccvtTTuR.s 			page 44


  65:Core/Src/tim.c ****   {
 1512              		.loc 1 65 6 discriminator 1 view .LVU483
 1513 004e 0028     		cmp	r0, #0
 1514 0050 37D1     		bne	.L93
 1515              	.L85:
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1516              		.loc 1 69 3 is_stmt 1 view .LVU484
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1517              		.loc 1 69 20 is_stmt 0 view .LVU485
 1518 0052 6023     		movs	r3, #96
 1519 0054 0993     		str	r3, [sp, #36]
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1520              		.loc 1 70 3 is_stmt 1 view .LVU486
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1521              		.loc 1 70 19 is_stmt 0 view .LVU487
 1522 0056 0022     		movs	r2, #0
 1523 0058 0A92     		str	r2, [sp, #40]
  71:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1524              		.loc 1 71 3 is_stmt 1 view .LVU488
  71:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1525              		.loc 1 71 24 is_stmt 0 view .LVU489
 1526 005a 0223     		movs	r3, #2
 1527 005c 0B93     		str	r3, [sp, #44]
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1528              		.loc 1 72 3 is_stmt 1 view .LVU490
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1529              		.loc 1 72 25 is_stmt 0 view .LVU491
 1530 005e 0C92     		str	r2, [sp, #48]
  73:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1531              		.loc 1 73 3 is_stmt 1 view .LVU492
  73:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1532              		.loc 1 73 24 is_stmt 0 view .LVU493
 1533 0060 0D92     		str	r2, [sp, #52]
  74:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1534              		.loc 1 74 3 is_stmt 1 view .LVU494
  74:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1535              		.loc 1 74 25 is_stmt 0 view .LVU495
 1536 0062 0E92     		str	r2, [sp, #56]
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1537              		.loc 1 75 3 is_stmt 1 view .LVU496
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1538              		.loc 1 75 26 is_stmt 0 view .LVU497
 1539 0064 0F92     		str	r2, [sp, #60]
  76:Core/Src/tim.c ****   {
 1540              		.loc 1 76 3 is_stmt 1 view .LVU498
  76:Core/Src/tim.c ****   {
 1541              		.loc 1 76 7 is_stmt 0 view .LVU499
 1542 0066 09A9     		add	r1, sp, #36
 1543 0068 1F48     		ldr	r0, .L99
 1544 006a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1545              	.LVL66:
  76:Core/Src/tim.c ****   {
 1546              		.loc 1 76 6 discriminator 1 view .LVU500
 1547 006e 58BB     		cbnz	r0, .L94
 1548              	.L86:
  80:Core/Src/tim.c ****   {
 1549              		.loc 1 80 3 is_stmt 1 view .LVU501
ARM GAS  /tmp/ccvtTTuR.s 			page 45


  80:Core/Src/tim.c ****   {
 1550              		.loc 1 80 7 is_stmt 0 view .LVU502
 1551 0070 0422     		movs	r2, #4
 1552 0072 09A9     		add	r1, sp, #36
 1553 0074 1C48     		ldr	r0, .L99
 1554 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1555              	.LVL67:
  80:Core/Src/tim.c ****   {
 1556              		.loc 1 80 6 discriminator 1 view .LVU503
 1557 007a 40BB     		cbnz	r0, .L95
 1558              	.L87:
  84:Core/Src/tim.c ****   {
 1559              		.loc 1 84 3 is_stmt 1 view .LVU504
  84:Core/Src/tim.c ****   {
 1560              		.loc 1 84 7 is_stmt 0 view .LVU505
 1561 007c 0822     		movs	r2, #8
 1562 007e 09A9     		add	r1, sp, #36
 1563 0080 1948     		ldr	r0, .L99
 1564 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1565              	.LVL68:
  84:Core/Src/tim.c ****   {
 1566              		.loc 1 84 6 discriminator 1 view .LVU506
 1567 0086 28BB     		cbnz	r0, .L96
 1568              	.L88:
  88:Core/Src/tim.c ****   {
 1569              		.loc 1 88 3 is_stmt 1 view .LVU507
  88:Core/Src/tim.c ****   {
 1570              		.loc 1 88 7 is_stmt 0 view .LVU508
 1571 0088 0C22     		movs	r2, #12
 1572 008a 09A9     		add	r1, sp, #36
 1573 008c 1648     		ldr	r0, .L99
 1574 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1575              	.LVL69:
  88:Core/Src/tim.c ****   {
 1576              		.loc 1 88 6 discriminator 1 view .LVU509
 1577 0092 10BB     		cbnz	r0, .L97
 1578              	.L89:
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1579              		.loc 1 92 3 is_stmt 1 view .LVU510
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1580              		.loc 1 92 40 is_stmt 0 view .LVU511
 1581 0094 0023     		movs	r3, #0
 1582 0096 0193     		str	r3, [sp, #4]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1583              		.loc 1 93 3 is_stmt 1 view .LVU512
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1584              		.loc 1 93 41 is_stmt 0 view .LVU513
 1585 0098 0293     		str	r3, [sp, #8]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1586              		.loc 1 94 3 is_stmt 1 view .LVU514
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1587              		.loc 1 94 34 is_stmt 0 view .LVU515
 1588 009a 0393     		str	r3, [sp, #12]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1589              		.loc 1 95 3 is_stmt 1 view .LVU516
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1590              		.loc 1 95 33 is_stmt 0 view .LVU517
ARM GAS  /tmp/ccvtTTuR.s 			page 46


 1591 009c 0493     		str	r3, [sp, #16]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1592              		.loc 1 96 3 is_stmt 1 view .LVU518
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1593              		.loc 1 96 35 is_stmt 0 view .LVU519
 1594 009e 0593     		str	r3, [sp, #20]
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1595              		.loc 1 97 3 is_stmt 1 view .LVU520
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1596              		.loc 1 97 38 is_stmt 0 view .LVU521
 1597 00a0 4FF40052 		mov	r2, #8192
 1598 00a4 0692     		str	r2, [sp, #24]
  98:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1599              		.loc 1 98 3 is_stmt 1 view .LVU522
  98:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1600              		.loc 1 98 40 is_stmt 0 view .LVU523
 1601 00a6 0893     		str	r3, [sp, #32]
  99:Core/Src/tim.c ****   {
 1602              		.loc 1 99 3 is_stmt 1 view .LVU524
  99:Core/Src/tim.c ****   {
 1603              		.loc 1 99 7 is_stmt 0 view .LVU525
 1604 00a8 01A9     		add	r1, sp, #4
 1605 00aa 0F48     		ldr	r0, .L99
 1606 00ac FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1607              	.LVL70:
  99:Core/Src/tim.c ****   {
 1608              		.loc 1 99 6 discriminator 1 view .LVU526
 1609 00b0 B0B9     		cbnz	r0, .L98
 1610              	.L90:
 106:Core/Src/tim.c **** 
 1611              		.loc 1 106 3 is_stmt 1 view .LVU527
 1612 00b2 0D48     		ldr	r0, .L99
 1613 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1614              	.LVL71:
 108:Core/Src/tim.c **** /* TIM2 init function */
 1615              		.loc 1 108 1 is_stmt 0 view .LVU528
 1616 00b8 12B0     		add	sp, sp, #72
 1617              	.LCFI37:
 1618              		.cfi_remember_state
 1619              		.cfi_def_cfa_offset 8
 1620              		@ sp needed
 1621 00ba 10BD     		pop	{r4, pc}
 1622              	.L92:
 1623              	.LCFI38:
 1624              		.cfi_restore_state
  61:Core/Src/tim.c ****   }
 1625              		.loc 1 61 5 is_stmt 1 view .LVU529
 1626 00bc FFF7FEFF 		bl	Error_Handler
 1627              	.LVL72:
 1628 00c0 BEE7     		b	.L84
 1629              	.L93:
  67:Core/Src/tim.c ****   }
 1630              		.loc 1 67 5 view .LVU530
 1631 00c2 FFF7FEFF 		bl	Error_Handler
 1632              	.LVL73:
 1633 00c6 C4E7     		b	.L85
 1634              	.L94:
ARM GAS  /tmp/ccvtTTuR.s 			page 47


  78:Core/Src/tim.c ****   }
 1635              		.loc 1 78 5 view .LVU531
 1636 00c8 FFF7FEFF 		bl	Error_Handler
 1637              	.LVL74:
 1638 00cc D0E7     		b	.L86
 1639              	.L95:
  82:Core/Src/tim.c ****   }
 1640              		.loc 1 82 5 view .LVU532
 1641 00ce FFF7FEFF 		bl	Error_Handler
 1642              	.LVL75:
 1643 00d2 D3E7     		b	.L87
 1644              	.L96:
  86:Core/Src/tim.c ****   }
 1645              		.loc 1 86 5 view .LVU533
 1646 00d4 FFF7FEFF 		bl	Error_Handler
 1647              	.LVL76:
 1648 00d8 D6E7     		b	.L88
 1649              	.L97:
  90:Core/Src/tim.c ****   }
 1650              		.loc 1 90 5 view .LVU534
 1651 00da FFF7FEFF 		bl	Error_Handler
 1652              	.LVL77:
 1653 00de D9E7     		b	.L89
 1654              	.L98:
 101:Core/Src/tim.c ****   }
 1655              		.loc 1 101 5 view .LVU535
 1656 00e0 FFF7FEFF 		bl	Error_Handler
 1657              	.LVL78:
 1658 00e4 E5E7     		b	.L90
 1659              	.L100:
 1660 00e6 00BF     		.align	2
 1661              	.L99:
 1662 00e8 00000000 		.word	htim1
 1663 00ec 00000140 		.word	1073807360
 1664              		.cfi_endproc
 1665              	.LFE134:
 1667              		.section	.text.MX_TIM9_Init,"ax",%progbits
 1668              		.align	1
 1669              		.global	MX_TIM9_Init
 1670              		.syntax unified
 1671              		.thumb
 1672              		.thumb_func
 1674              	MX_TIM9_Init:
 1675              	.LFB140:
 320:Core/Src/tim.c **** 
 1676              		.loc 1 320 1 view -0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 32
 1679              		@ frame_needed = 0, uses_anonymous_args = 0
 1680 0000 00B5     		push	{lr}
 1681              	.LCFI39:
 1682              		.cfi_def_cfa_offset 4
 1683              		.cfi_offset 14, -4
 1684 0002 89B0     		sub	sp, sp, #36
 1685              	.LCFI40:
 1686              		.cfi_def_cfa_offset 40
 326:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvtTTuR.s 			page 48


 1687              		.loc 1 326 3 view .LVU537
 326:Core/Src/tim.c **** 
 1688              		.loc 1 326 22 is_stmt 0 view .LVU538
 1689 0004 0023     		movs	r3, #0
 1690 0006 0193     		str	r3, [sp, #4]
 1691 0008 0293     		str	r3, [sp, #8]
 1692 000a 0393     		str	r3, [sp, #12]
 1693 000c 0493     		str	r3, [sp, #16]
 1694 000e 0593     		str	r3, [sp, #20]
 1695 0010 0693     		str	r3, [sp, #24]
 1696 0012 0793     		str	r3, [sp, #28]
 331:Core/Src/tim.c ****   htim9.Init.Prescaler = 167;
 1697              		.loc 1 331 3 is_stmt 1 view .LVU539
 331:Core/Src/tim.c ****   htim9.Init.Prescaler = 167;
 1698              		.loc 1 331 18 is_stmt 0 view .LVU540
 1699 0014 1748     		ldr	r0, .L109
 1700 0016 184A     		ldr	r2, .L109+4
 1701 0018 0260     		str	r2, [r0]
 332:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1702              		.loc 1 332 3 is_stmt 1 view .LVU541
 332:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1703              		.loc 1 332 24 is_stmt 0 view .LVU542
 1704 001a A722     		movs	r2, #167
 1705 001c 4260     		str	r2, [r0, #4]
 333:Core/Src/tim.c ****   htim9.Init.Period = 49;
 1706              		.loc 1 333 3 is_stmt 1 view .LVU543
 333:Core/Src/tim.c ****   htim9.Init.Period = 49;
 1707              		.loc 1 333 26 is_stmt 0 view .LVU544
 1708 001e 8360     		str	r3, [r0, #8]
 334:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1709              		.loc 1 334 3 is_stmt 1 view .LVU545
 334:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1710              		.loc 1 334 21 is_stmt 0 view .LVU546
 1711 0020 3122     		movs	r2, #49
 1712 0022 C260     		str	r2, [r0, #12]
 335:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1713              		.loc 1 335 3 is_stmt 1 view .LVU547
 335:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1714              		.loc 1 335 28 is_stmt 0 view .LVU548
 1715 0024 0361     		str	r3, [r0, #16]
 336:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1716              		.loc 1 336 3 is_stmt 1 view .LVU549
 336:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1717              		.loc 1 336 32 is_stmt 0 view .LVU550
 1718 0026 8361     		str	r3, [r0, #24]
 337:Core/Src/tim.c ****   {
 1719              		.loc 1 337 3 is_stmt 1 view .LVU551
 337:Core/Src/tim.c ****   {
 1720              		.loc 1 337 7 is_stmt 0 view .LVU552
 1721 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1722              	.LVL79:
 337:Core/Src/tim.c ****   {
 1723              		.loc 1 337 6 discriminator 1 view .LVU553
 1724 002c C0B9     		cbnz	r0, .L106
 1725              	.L102:
 341:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1726              		.loc 1 341 3 is_stmt 1 view .LVU554
ARM GAS  /tmp/ccvtTTuR.s 			page 49


 341:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1727              		.loc 1 341 20 is_stmt 0 view .LVU555
 1728 002e 6023     		movs	r3, #96
 1729 0030 0193     		str	r3, [sp, #4]
 342:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1730              		.loc 1 342 3 is_stmt 1 view .LVU556
 342:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1731              		.loc 1 342 19 is_stmt 0 view .LVU557
 1732 0032 0022     		movs	r2, #0
 1733 0034 0292     		str	r2, [sp, #8]
 343:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1734              		.loc 1 343 3 is_stmt 1 view .LVU558
 343:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1735              		.loc 1 343 24 is_stmt 0 view .LVU559
 1736 0036 0223     		movs	r3, #2
 1737 0038 0393     		str	r3, [sp, #12]
 344:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1738              		.loc 1 344 3 is_stmt 1 view .LVU560
 344:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1739              		.loc 1 344 24 is_stmt 0 view .LVU561
 1740 003a 0592     		str	r2, [sp, #20]
 345:Core/Src/tim.c ****   {
 1741              		.loc 1 345 3 is_stmt 1 view .LVU562
 345:Core/Src/tim.c ****   {
 1742              		.loc 1 345 7 is_stmt 0 view .LVU563
 1743 003c 01A9     		add	r1, sp, #4
 1744 003e 0D48     		ldr	r0, .L109
 1745 0040 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1746              	.LVL80:
 345:Core/Src/tim.c ****   {
 1747              		.loc 1 345 6 discriminator 1 view .LVU564
 1748 0044 78B9     		cbnz	r0, .L107
 1749              	.L103:
 349:Core/Src/tim.c ****   {
 1750              		.loc 1 349 3 is_stmt 1 view .LVU565
 349:Core/Src/tim.c ****   {
 1751              		.loc 1 349 7 is_stmt 0 view .LVU566
 1752 0046 0422     		movs	r2, #4
 1753 0048 0DEB0201 		add	r1, sp, r2
 1754 004c 0948     		ldr	r0, .L109
 1755 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1756              	.LVL81:
 349:Core/Src/tim.c ****   {
 1757              		.loc 1 349 6 discriminator 1 view .LVU567
 1758 0052 58B9     		cbnz	r0, .L108
 1759              	.L104:
 356:Core/Src/tim.c **** 
 1760              		.loc 1 356 3 is_stmt 1 view .LVU568
 1761 0054 0748     		ldr	r0, .L109
 1762 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1763              	.LVL82:
 358:Core/Src/tim.c **** /* TIM10 init function */
 1764              		.loc 1 358 1 is_stmt 0 view .LVU569
 1765 005a 09B0     		add	sp, sp, #36
 1766              	.LCFI41:
 1767              		.cfi_remember_state
 1768              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccvtTTuR.s 			page 50


 1769              		@ sp needed
 1770 005c 5DF804FB 		ldr	pc, [sp], #4
 1771              	.L106:
 1772              	.LCFI42:
 1773              		.cfi_restore_state
 339:Core/Src/tim.c ****   }
 1774              		.loc 1 339 5 is_stmt 1 view .LVU570
 1775 0060 FFF7FEFF 		bl	Error_Handler
 1776              	.LVL83:
 1777 0064 E3E7     		b	.L102
 1778              	.L107:
 347:Core/Src/tim.c ****   }
 1779              		.loc 1 347 5 view .LVU571
 1780 0066 FFF7FEFF 		bl	Error_Handler
 1781              	.LVL84:
 1782 006a ECE7     		b	.L103
 1783              	.L108:
 351:Core/Src/tim.c ****   }
 1784              		.loc 1 351 5 view .LVU572
 1785 006c FFF7FEFF 		bl	Error_Handler
 1786              	.LVL85:
 1787 0070 F0E7     		b	.L104
 1788              	.L110:
 1789 0072 00BF     		.align	2
 1790              	.L109:
 1791 0074 00000000 		.word	htim9
 1792 0078 00400140 		.word	1073823744
 1793              		.cfi_endproc
 1794              	.LFE140:
 1796              		.section	.text.MX_TIM10_Init,"ax",%progbits
 1797              		.align	1
 1798              		.global	MX_TIM10_Init
 1799              		.syntax unified
 1800              		.thumb
 1801              		.thumb_func
 1803              	MX_TIM10_Init:
 1804              	.LFB141:
 361:Core/Src/tim.c **** 
 1805              		.loc 1 361 1 view -0
 1806              		.cfi_startproc
 1807              		@ args = 0, pretend = 0, frame = 32
 1808              		@ frame_needed = 0, uses_anonymous_args = 0
 1809 0000 00B5     		push	{lr}
 1810              	.LCFI43:
 1811              		.cfi_def_cfa_offset 4
 1812              		.cfi_offset 14, -4
 1813 0002 89B0     		sub	sp, sp, #36
 1814              	.LCFI44:
 1815              		.cfi_def_cfa_offset 40
 367:Core/Src/tim.c **** 
 1816              		.loc 1 367 3 view .LVU574
 367:Core/Src/tim.c **** 
 1817              		.loc 1 367 22 is_stmt 0 view .LVU575
 1818 0004 0023     		movs	r3, #0
 1819 0006 0193     		str	r3, [sp, #4]
 1820 0008 0293     		str	r3, [sp, #8]
 1821 000a 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccvtTTuR.s 			page 51


 1822 000c 0493     		str	r3, [sp, #16]
 1823 000e 0593     		str	r3, [sp, #20]
 1824 0010 0693     		str	r3, [sp, #24]
 1825 0012 0793     		str	r3, [sp, #28]
 372:Core/Src/tim.c ****   htim10.Init.Prescaler = 167;
 1826              		.loc 1 372 3 is_stmt 1 view .LVU576
 372:Core/Src/tim.c ****   htim10.Init.Prescaler = 167;
 1827              		.loc 1 372 19 is_stmt 0 view .LVU577
 1828 0014 1548     		ldr	r0, .L119
 1829 0016 164A     		ldr	r2, .L119+4
 1830 0018 0260     		str	r2, [r0]
 373:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1831              		.loc 1 373 3 is_stmt 1 view .LVU578
 373:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1832              		.loc 1 373 25 is_stmt 0 view .LVU579
 1833 001a A722     		movs	r2, #167
 1834 001c 4260     		str	r2, [r0, #4]
 374:Core/Src/tim.c ****   htim10.Init.Period = 49;
 1835              		.loc 1 374 3 is_stmt 1 view .LVU580
 374:Core/Src/tim.c ****   htim10.Init.Period = 49;
 1836              		.loc 1 374 27 is_stmt 0 view .LVU581
 1837 001e 8360     		str	r3, [r0, #8]
 375:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1838              		.loc 1 375 3 is_stmt 1 view .LVU582
 375:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1839              		.loc 1 375 22 is_stmt 0 view .LVU583
 1840 0020 3122     		movs	r2, #49
 1841 0022 C260     		str	r2, [r0, #12]
 376:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1842              		.loc 1 376 3 is_stmt 1 view .LVU584
 376:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1843              		.loc 1 376 29 is_stmt 0 view .LVU585
 1844 0024 0361     		str	r3, [r0, #16]
 377:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1845              		.loc 1 377 3 is_stmt 1 view .LVU586
 377:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1846              		.loc 1 377 33 is_stmt 0 view .LVU587
 1847 0026 8361     		str	r3, [r0, #24]
 378:Core/Src/tim.c ****   {
 1848              		.loc 1 378 3 is_stmt 1 view .LVU588
 378:Core/Src/tim.c ****   {
 1849              		.loc 1 378 7 is_stmt 0 view .LVU589
 1850 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1851              	.LVL86:
 378:Core/Src/tim.c ****   {
 1852              		.loc 1 378 6 discriminator 1 view .LVU590
 1853 002c A8B9     		cbnz	r0, .L116
 1854              	.L112:
 382:Core/Src/tim.c ****   {
 1855              		.loc 1 382 3 is_stmt 1 view .LVU591
 382:Core/Src/tim.c ****   {
 1856              		.loc 1 382 7 is_stmt 0 view .LVU592
 1857 002e 0F48     		ldr	r0, .L119
 1858 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1859              	.LVL87:
 382:Core/Src/tim.c ****   {
 1860              		.loc 1 382 6 discriminator 1 view .LVU593
ARM GAS  /tmp/ccvtTTuR.s 			page 52


 1861 0034 A0B9     		cbnz	r0, .L117
 1862              	.L113:
 386:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1863              		.loc 1 386 3 is_stmt 1 view .LVU594
 386:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1864              		.loc 1 386 20 is_stmt 0 view .LVU595
 1865 0036 6023     		movs	r3, #96
 1866 0038 0193     		str	r3, [sp, #4]
 387:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1867              		.loc 1 387 3 is_stmt 1 view .LVU596
 387:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1868              		.loc 1 387 19 is_stmt 0 view .LVU597
 1869 003a 0022     		movs	r2, #0
 1870 003c 0292     		str	r2, [sp, #8]
 388:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1871              		.loc 1 388 3 is_stmt 1 view .LVU598
 388:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1872              		.loc 1 388 24 is_stmt 0 view .LVU599
 1873 003e 0223     		movs	r3, #2
 1874 0040 0393     		str	r3, [sp, #12]
 389:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1875              		.loc 1 389 3 is_stmt 1 view .LVU600
 389:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1876              		.loc 1 389 24 is_stmt 0 view .LVU601
 1877 0042 0592     		str	r2, [sp, #20]
 390:Core/Src/tim.c ****   {
 1878              		.loc 1 390 3 is_stmt 1 view .LVU602
 390:Core/Src/tim.c ****   {
 1879              		.loc 1 390 7 is_stmt 0 view .LVU603
 1880 0044 01A9     		add	r1, sp, #4
 1881 0046 0948     		ldr	r0, .L119
 1882 0048 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1883              	.LVL88:
 390:Core/Src/tim.c ****   {
 1884              		.loc 1 390 6 discriminator 1 view .LVU604
 1885 004c 58B9     		cbnz	r0, .L118
 1886              	.L114:
 397:Core/Src/tim.c **** 
 1887              		.loc 1 397 3 is_stmt 1 view .LVU605
 1888 004e 0748     		ldr	r0, .L119
 1889 0050 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1890              	.LVL89:
 399:Core/Src/tim.c **** /* TIM11 init function */
 1891              		.loc 1 399 1 is_stmt 0 view .LVU606
 1892 0054 09B0     		add	sp, sp, #36
 1893              	.LCFI45:
 1894              		.cfi_remember_state
 1895              		.cfi_def_cfa_offset 4
 1896              		@ sp needed
 1897 0056 5DF804FB 		ldr	pc, [sp], #4
 1898              	.L116:
 1899              	.LCFI46:
 1900              		.cfi_restore_state
 380:Core/Src/tim.c ****   }
 1901              		.loc 1 380 5 is_stmt 1 view .LVU607
 1902 005a FFF7FEFF 		bl	Error_Handler
 1903              	.LVL90:
ARM GAS  /tmp/ccvtTTuR.s 			page 53


 1904 005e E6E7     		b	.L112
 1905              	.L117:
 384:Core/Src/tim.c ****   }
 1906              		.loc 1 384 5 view .LVU608
 1907 0060 FFF7FEFF 		bl	Error_Handler
 1908              	.LVL91:
 1909 0064 E7E7     		b	.L113
 1910              	.L118:
 392:Core/Src/tim.c ****   }
 1911              		.loc 1 392 5 view .LVU609
 1912 0066 FFF7FEFF 		bl	Error_Handler
 1913              	.LVL92:
 1914 006a F0E7     		b	.L114
 1915              	.L120:
 1916              		.align	2
 1917              	.L119:
 1918 006c 00000000 		.word	htim10
 1919 0070 00440140 		.word	1073824768
 1920              		.cfi_endproc
 1921              	.LFE141:
 1923              		.section	.text.MX_TIM11_Init,"ax",%progbits
 1924              		.align	1
 1925              		.global	MX_TIM11_Init
 1926              		.syntax unified
 1927              		.thumb
 1928              		.thumb_func
 1930              	MX_TIM11_Init:
 1931              	.LFB142:
 402:Core/Src/tim.c **** 
 1932              		.loc 1 402 1 view -0
 1933              		.cfi_startproc
 1934              		@ args = 0, pretend = 0, frame = 32
 1935              		@ frame_needed = 0, uses_anonymous_args = 0
 1936 0000 00B5     		push	{lr}
 1937              	.LCFI47:
 1938              		.cfi_def_cfa_offset 4
 1939              		.cfi_offset 14, -4
 1940 0002 89B0     		sub	sp, sp, #36
 1941              	.LCFI48:
 1942              		.cfi_def_cfa_offset 40
 408:Core/Src/tim.c **** 
 1943              		.loc 1 408 3 view .LVU611
 408:Core/Src/tim.c **** 
 1944              		.loc 1 408 22 is_stmt 0 view .LVU612
 1945 0004 0023     		movs	r3, #0
 1946 0006 0193     		str	r3, [sp, #4]
 1947 0008 0293     		str	r3, [sp, #8]
 1948 000a 0393     		str	r3, [sp, #12]
 1949 000c 0493     		str	r3, [sp, #16]
 1950 000e 0593     		str	r3, [sp, #20]
 1951 0010 0693     		str	r3, [sp, #24]
 1952 0012 0793     		str	r3, [sp, #28]
 413:Core/Src/tim.c ****   htim11.Init.Prescaler = 167;
 1953              		.loc 1 413 3 is_stmt 1 view .LVU613
 413:Core/Src/tim.c ****   htim11.Init.Prescaler = 167;
 1954              		.loc 1 413 19 is_stmt 0 view .LVU614
 1955 0014 1548     		ldr	r0, .L129
ARM GAS  /tmp/ccvtTTuR.s 			page 54


 1956 0016 164A     		ldr	r2, .L129+4
 1957 0018 0260     		str	r2, [r0]
 414:Core/Src/tim.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 1958              		.loc 1 414 3 is_stmt 1 view .LVU615
 414:Core/Src/tim.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 1959              		.loc 1 414 25 is_stmt 0 view .LVU616
 1960 001a A722     		movs	r2, #167
 1961 001c 4260     		str	r2, [r0, #4]
 415:Core/Src/tim.c ****   htim11.Init.Period = 49;
 1962              		.loc 1 415 3 is_stmt 1 view .LVU617
 415:Core/Src/tim.c ****   htim11.Init.Period = 49;
 1963              		.loc 1 415 27 is_stmt 0 view .LVU618
 1964 001e 8360     		str	r3, [r0, #8]
 416:Core/Src/tim.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1965              		.loc 1 416 3 is_stmt 1 view .LVU619
 416:Core/Src/tim.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1966              		.loc 1 416 22 is_stmt 0 view .LVU620
 1967 0020 3122     		movs	r2, #49
 1968 0022 C260     		str	r2, [r0, #12]
 417:Core/Src/tim.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1969              		.loc 1 417 3 is_stmt 1 view .LVU621
 417:Core/Src/tim.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1970              		.loc 1 417 29 is_stmt 0 view .LVU622
 1971 0024 0361     		str	r3, [r0, #16]
 418:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 1972              		.loc 1 418 3 is_stmt 1 view .LVU623
 418:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 1973              		.loc 1 418 33 is_stmt 0 view .LVU624
 1974 0026 8361     		str	r3, [r0, #24]
 419:Core/Src/tim.c ****   {
 1975              		.loc 1 419 3 is_stmt 1 view .LVU625
 419:Core/Src/tim.c ****   {
 1976              		.loc 1 419 7 is_stmt 0 view .LVU626
 1977 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1978              	.LVL93:
 419:Core/Src/tim.c ****   {
 1979              		.loc 1 419 6 discriminator 1 view .LVU627
 1980 002c A8B9     		cbnz	r0, .L126
 1981              	.L122:
 423:Core/Src/tim.c ****   {
 1982              		.loc 1 423 3 is_stmt 1 view .LVU628
 423:Core/Src/tim.c ****   {
 1983              		.loc 1 423 7 is_stmt 0 view .LVU629
 1984 002e 0F48     		ldr	r0, .L129
 1985 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1986              	.LVL94:
 423:Core/Src/tim.c ****   {
 1987              		.loc 1 423 6 discriminator 1 view .LVU630
 1988 0034 A0B9     		cbnz	r0, .L127
 1989              	.L123:
 427:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1990              		.loc 1 427 3 is_stmt 1 view .LVU631
 427:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1991              		.loc 1 427 20 is_stmt 0 view .LVU632
 1992 0036 6023     		movs	r3, #96
 1993 0038 0193     		str	r3, [sp, #4]
 428:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
ARM GAS  /tmp/ccvtTTuR.s 			page 55


 1994              		.loc 1 428 3 is_stmt 1 view .LVU633
 428:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1995              		.loc 1 428 19 is_stmt 0 view .LVU634
 1996 003a 0022     		movs	r2, #0
 1997 003c 0292     		str	r2, [sp, #8]
 429:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1998              		.loc 1 429 3 is_stmt 1 view .LVU635
 429:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1999              		.loc 1 429 24 is_stmt 0 view .LVU636
 2000 003e 0223     		movs	r3, #2
 2001 0040 0393     		str	r3, [sp, #12]
 430:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2002              		.loc 1 430 3 is_stmt 1 view .LVU637
 430:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2003              		.loc 1 430 24 is_stmt 0 view .LVU638
 2004 0042 0592     		str	r2, [sp, #20]
 431:Core/Src/tim.c ****   {
 2005              		.loc 1 431 3 is_stmt 1 view .LVU639
 431:Core/Src/tim.c ****   {
 2006              		.loc 1 431 7 is_stmt 0 view .LVU640
 2007 0044 01A9     		add	r1, sp, #4
 2008 0046 0948     		ldr	r0, .L129
 2009 0048 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2010              	.LVL95:
 431:Core/Src/tim.c ****   {
 2011              		.loc 1 431 6 discriminator 1 view .LVU641
 2012 004c 58B9     		cbnz	r0, .L128
 2013              	.L124:
 438:Core/Src/tim.c **** 
 2014              		.loc 1 438 3 is_stmt 1 view .LVU642
 2015 004e 0748     		ldr	r0, .L129
 2016 0050 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2017              	.LVL96:
 440:Core/Src/tim.c **** 
 2018              		.loc 1 440 1 is_stmt 0 view .LVU643
 2019 0054 09B0     		add	sp, sp, #36
 2020              	.LCFI49:
 2021              		.cfi_remember_state
 2022              		.cfi_def_cfa_offset 4
 2023              		@ sp needed
 2024 0056 5DF804FB 		ldr	pc, [sp], #4
 2025              	.L126:
 2026              	.LCFI50:
 2027              		.cfi_restore_state
 421:Core/Src/tim.c ****   }
 2028              		.loc 1 421 5 is_stmt 1 view .LVU644
 2029 005a FFF7FEFF 		bl	Error_Handler
 2030              	.LVL97:
 2031 005e E6E7     		b	.L122
 2032              	.L127:
 425:Core/Src/tim.c ****   }
 2033              		.loc 1 425 5 view .LVU645
 2034 0060 FFF7FEFF 		bl	Error_Handler
 2035              	.LVL98:
 2036 0064 E7E7     		b	.L123
 2037              	.L128:
 433:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccvtTTuR.s 			page 56


 2038              		.loc 1 433 5 view .LVU646
 2039 0066 FFF7FEFF 		bl	Error_Handler
 2040              	.LVL99:
 2041 006a F0E7     		b	.L124
 2042              	.L130:
 2043              		.align	2
 2044              	.L129:
 2045 006c 00000000 		.word	htim11
 2046 0070 00480140 		.word	1073825792
 2047              		.cfi_endproc
 2048              	.LFE142:
 2050              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 2051              		.align	1
 2052              		.global	HAL_TIM_PWM_MspDeInit
 2053              		.syntax unified
 2054              		.thumb
 2055              		.thumb_func
 2057              	HAL_TIM_PWM_MspDeInit:
 2058              	.LVL100:
 2059              	.LFB147:
 716:Core/Src/tim.c **** 
 717:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 718:Core/Src/tim.c **** {
 2060              		.loc 1 718 1 view -0
 2061              		.cfi_startproc
 2062              		@ args = 0, pretend = 0, frame = 0
 2063              		@ frame_needed = 0, uses_anonymous_args = 0
 2064              		@ link register save eliminated.
 719:Core/Src/tim.c **** 
 720:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 2065              		.loc 1 720 3 view .LVU648
 2066              		.loc 1 720 19 is_stmt 0 view .LVU649
 2067 0000 0368     		ldr	r3, [r0]
 2068              		.loc 1 720 5 view .LVU650
 2069 0002 0A4A     		ldr	r2, .L136
 2070 0004 9342     		cmp	r3, r2
 2071 0006 03D0     		beq	.L134
 721:Core/Src/tim.c ****   {
 722:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 723:Core/Src/tim.c **** 
 724:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 725:Core/Src/tim.c ****     /* Peripheral clock disable */
 726:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 727:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 728:Core/Src/tim.c **** 
 729:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 730:Core/Src/tim.c ****   }
 731:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM9)
 2072              		.loc 1 731 8 is_stmt 1 view .LVU651
 2073              		.loc 1 731 10 is_stmt 0 view .LVU652
 2074 0008 094A     		ldr	r2, .L136+4
 2075 000a 9342     		cmp	r3, r2
 2076 000c 07D0     		beq	.L135
 2077              	.L131:
 732:Core/Src/tim.c ****   {
 733:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 0 */
 734:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvtTTuR.s 			page 57


 735:Core/Src/tim.c ****   /* USER CODE END TIM9_MspDeInit 0 */
 736:Core/Src/tim.c ****     /* Peripheral clock disable */
 737:Core/Src/tim.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
 738:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 739:Core/Src/tim.c **** 
 740:Core/Src/tim.c ****   /* USER CODE END TIM9_MspDeInit 1 */
 741:Core/Src/tim.c ****   }
 742:Core/Src/tim.c **** }
 2078              		.loc 1 742 1 view .LVU653
 2079 000e 7047     		bx	lr
 2080              	.L134:
 726:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 2081              		.loc 1 726 5 is_stmt 1 view .LVU654
 2082 0010 02F59C32 		add	r2, r2, #79872
 2083 0014 536C     		ldr	r3, [r2, #68]
 2084 0016 23F00103 		bic	r3, r3, #1
 2085 001a 5364     		str	r3, [r2, #68]
 2086 001c 7047     		bx	lr
 2087              	.L135:
 737:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 2088              		.loc 1 737 5 view .LVU655
 2089 001e 02F57842 		add	r2, r2, #63488
 2090 0022 536C     		ldr	r3, [r2, #68]
 2091 0024 23F48033 		bic	r3, r3, #65536
 2092 0028 5364     		str	r3, [r2, #68]
 2093              		.loc 1 742 1 is_stmt 0 view .LVU656
 2094 002a F0E7     		b	.L131
 2095              	.L137:
 2096              		.align	2
 2097              	.L136:
 2098 002c 00000140 		.word	1073807360
 2099 0030 00400140 		.word	1073823744
 2100              		.cfi_endproc
 2101              	.LFE147:
 2103              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 2104              		.align	1
 2105              		.global	HAL_TIM_Encoder_MspDeInit
 2106              		.syntax unified
 2107              		.thumb
 2108              		.thumb_func
 2110              	HAL_TIM_Encoder_MspDeInit:
 2111              	.LVL101:
 2112              	.LFB148:
 743:Core/Src/tim.c **** 
 744:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 745:Core/Src/tim.c **** {
 2113              		.loc 1 745 1 is_stmt 1 view -0
 2114              		.cfi_startproc
 2115              		@ args = 0, pretend = 0, frame = 0
 2116              		@ frame_needed = 0, uses_anonymous_args = 0
 2117              		.loc 1 745 1 is_stmt 0 view .LVU658
 2118 0000 08B5     		push	{r3, lr}
 2119              	.LCFI51:
 2120              		.cfi_def_cfa_offset 8
 2121              		.cfi_offset 3, -8
 2122              		.cfi_offset 14, -4
 746:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvtTTuR.s 			page 58


 747:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 2123              		.loc 1 747 3 is_stmt 1 view .LVU659
 2124              		.loc 1 747 23 is_stmt 0 view .LVU660
 2125 0002 0368     		ldr	r3, [r0]
 2126              		.loc 1 747 5 view .LVU661
 2127 0004 B3F1804F 		cmp	r3, #1073741824
 2128 0008 09D0     		beq	.L144
 748:Core/Src/tim.c ****   {
 749:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 750:Core/Src/tim.c **** 
 751:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 752:Core/Src/tim.c ****     /* Peripheral clock disable */
 753:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 754:Core/Src/tim.c **** 
 755:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 756:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 757:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 758:Core/Src/tim.c ****     */
 759:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 760:Core/Src/tim.c **** 
 761:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 762:Core/Src/tim.c **** 
 763:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 764:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 765:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 766:Core/Src/tim.c **** 
 767:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 768:Core/Src/tim.c ****   }
 769:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 2129              		.loc 1 769 8 is_stmt 1 view .LVU662
 2130              		.loc 1 769 10 is_stmt 0 view .LVU663
 2131 000a 1F4A     		ldr	r2, .L148
 2132 000c 9342     		cmp	r3, r2
 2133 000e 18D0     		beq	.L145
 770:Core/Src/tim.c ****   {
 771:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 772:Core/Src/tim.c **** 
 773:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 774:Core/Src/tim.c ****     /* Peripheral clock disable */
 775:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 776:Core/Src/tim.c **** 
 777:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 778:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 779:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 780:Core/Src/tim.c ****     */
 781:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 782:Core/Src/tim.c **** 
 783:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 784:Core/Src/tim.c **** 
 785:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 786:Core/Src/tim.c ****   }
 787:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 2134              		.loc 1 787 8 is_stmt 1 view .LVU664
 2135              		.loc 1 787 10 is_stmt 0 view .LVU665
 2136 0010 1E4A     		ldr	r2, .L148+4
 2137 0012 9342     		cmp	r3, r2
 2138 0014 20D0     		beq	.L146
ARM GAS  /tmp/ccvtTTuR.s 			page 59


 788:Core/Src/tim.c ****   {
 789:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 790:Core/Src/tim.c **** 
 791:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 792:Core/Src/tim.c ****     /* Peripheral clock disable */
 793:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 794:Core/Src/tim.c **** 
 795:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 796:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 797:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 798:Core/Src/tim.c ****     */
 799:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12|GPIO_PIN_13);
 800:Core/Src/tim.c **** 
 801:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 802:Core/Src/tim.c **** 
 803:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 804:Core/Src/tim.c ****   }
 805:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 2139              		.loc 1 805 8 is_stmt 1 view .LVU666
 2140              		.loc 1 805 10 is_stmt 0 view .LVU667
 2141 0016 1E4A     		ldr	r2, .L148+8
 2142 0018 9342     		cmp	r3, r2
 2143 001a 29D0     		beq	.L147
 2144              	.LVL102:
 2145              	.L138:
 806:Core/Src/tim.c ****   {
 807:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 808:Core/Src/tim.c **** 
 809:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 810:Core/Src/tim.c ****     /* Peripheral clock disable */
 811:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 812:Core/Src/tim.c **** 
 813:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 814:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 815:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 816:Core/Src/tim.c ****     */
 817:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 818:Core/Src/tim.c **** 
 819:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 820:Core/Src/tim.c **** 
 821:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 822:Core/Src/tim.c ****   }
 823:Core/Src/tim.c **** }
 2146              		.loc 1 823 1 view .LVU668
 2147 001c 08BD     		pop	{r3, pc}
 2148              	.LVL103:
 2149              	.L144:
 753:Core/Src/tim.c **** 
 2150              		.loc 1 753 5 is_stmt 1 view .LVU669
 2151 001e 1D4A     		ldr	r2, .L148+12
 2152 0020 136C     		ldr	r3, [r2, #64]
 2153 0022 23F00103 		bic	r3, r3, #1
 2154 0026 1364     		str	r3, [r2, #64]
 759:Core/Src/tim.c **** 
 2155              		.loc 1 759 5 view .LVU670
 2156 0028 4FF40041 		mov	r1, #32768
 2157 002c 1A48     		ldr	r0, .L148+16
ARM GAS  /tmp/ccvtTTuR.s 			page 60


 2158              	.LVL104:
 759:Core/Src/tim.c **** 
 2159              		.loc 1 759 5 is_stmt 0 view .LVU671
 2160 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 2161              	.LVL105:
 761:Core/Src/tim.c **** 
 2162              		.loc 1 761 5 is_stmt 1 view .LVU672
 2163 0032 0821     		movs	r1, #8
 2164 0034 1948     		ldr	r0, .L148+20
 2165 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2166              	.LVL106:
 764:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 2167              		.loc 1 764 5 view .LVU673
 2168 003a 1C20     		movs	r0, #28
 2169 003c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2170              	.LVL107:
 2171 0040 ECE7     		b	.L138
 2172              	.LVL108:
 2173              	.L145:
 775:Core/Src/tim.c **** 
 2174              		.loc 1 775 5 view .LVU674
 2175 0042 02F50D32 		add	r2, r2, #144384
 2176 0046 136C     		ldr	r3, [r2, #64]
 2177 0048 23F00203 		bic	r3, r3, #2
 2178 004c 1364     		str	r3, [r2, #64]
 781:Core/Src/tim.c **** 
 2179              		.loc 1 781 5 view .LVU675
 2180 004e C021     		movs	r1, #192
 2181 0050 1148     		ldr	r0, .L148+16
 2182              	.LVL109:
 781:Core/Src/tim.c **** 
 2183              		.loc 1 781 5 is_stmt 0 view .LVU676
 2184 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2185              	.LVL110:
 2186 0056 E1E7     		b	.L138
 2187              	.LVL111:
 2188              	.L146:
 793:Core/Src/tim.c **** 
 2189              		.loc 1 793 5 is_stmt 1 view .LVU677
 2190 0058 02F50C32 		add	r2, r2, #143360
 2191 005c 136C     		ldr	r3, [r2, #64]
 2192 005e 23F00403 		bic	r3, r3, #4
 2193 0062 1364     		str	r3, [r2, #64]
 799:Core/Src/tim.c **** 
 2194              		.loc 1 799 5 view .LVU678
 2195 0064 4FF44051 		mov	r1, #12288
 2196 0068 0D48     		ldr	r0, .L148+24
 2197              	.LVL112:
 799:Core/Src/tim.c **** 
 2198              		.loc 1 799 5 is_stmt 0 view .LVU679
 2199 006a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2200              	.LVL113:
 2201 006e D5E7     		b	.L138
 2202              	.LVL114:
 2203              	.L147:
 811:Core/Src/tim.c **** 
 2204              		.loc 1 811 5 is_stmt 1 view .LVU680
ARM GAS  /tmp/ccvtTTuR.s 			page 61


 2205 0070 02F50B32 		add	r2, r2, #142336
 2206 0074 136C     		ldr	r3, [r2, #64]
 2207 0076 23F00803 		bic	r3, r3, #8
 2208 007a 1364     		str	r3, [r2, #64]
 817:Core/Src/tim.c **** 
 2209              		.loc 1 817 5 view .LVU681
 2210 007c 0321     		movs	r1, #3
 2211 007e 0648     		ldr	r0, .L148+16
 2212              	.LVL115:
 817:Core/Src/tim.c **** 
 2213              		.loc 1 817 5 is_stmt 0 view .LVU682
 2214 0080 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2215              	.LVL116:
 2216              		.loc 1 823 1 view .LVU683
 2217 0084 CAE7     		b	.L138
 2218              	.L149:
 2219 0086 00BF     		.align	2
 2220              	.L148:
 2221 0088 00040040 		.word	1073742848
 2222 008c 00080040 		.word	1073743872
 2223 0090 000C0040 		.word	1073744896
 2224 0094 00380240 		.word	1073887232
 2225 0098 00000240 		.word	1073872896
 2226 009c 00040240 		.word	1073873920
 2227 00a0 000C0240 		.word	1073875968
 2228              		.cfi_endproc
 2229              	.LFE148:
 2231              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 2232              		.align	1
 2233              		.global	HAL_TIM_Base_MspDeInit
 2234              		.syntax unified
 2235              		.thumb
 2236              		.thumb_func
 2238              	HAL_TIM_Base_MspDeInit:
 2239              	.LVL117:
 2240              	.LFB149:
 824:Core/Src/tim.c **** 
 825:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 826:Core/Src/tim.c **** {
 2241              		.loc 1 826 1 is_stmt 1 view -0
 2242              		.cfi_startproc
 2243              		@ args = 0, pretend = 0, frame = 0
 2244              		@ frame_needed = 0, uses_anonymous_args = 0
 2245              		.loc 1 826 1 is_stmt 0 view .LVU685
 2246 0000 08B5     		push	{r3, lr}
 2247              	.LCFI52:
 2248              		.cfi_def_cfa_offset 8
 2249              		.cfi_offset 3, -8
 2250              		.cfi_offset 14, -4
 827:Core/Src/tim.c **** 
 828:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 2251              		.loc 1 828 3 is_stmt 1 view .LVU686
 2252              		.loc 1 828 20 is_stmt 0 view .LVU687
 2253 0002 0368     		ldr	r3, [r0]
 2254              		.loc 1 828 5 view .LVU688
 2255 0004 104A     		ldr	r2, .L158
 2256 0006 9342     		cmp	r3, r2
ARM GAS  /tmp/ccvtTTuR.s 			page 62


 2257 0008 06D0     		beq	.L155
 829:Core/Src/tim.c ****   {
 830:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 831:Core/Src/tim.c **** 
 832:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 833:Core/Src/tim.c ****     /* Peripheral clock disable */
 834:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 835:Core/Src/tim.c **** 
 836:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 837:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 838:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 839:Core/Src/tim.c **** 
 840:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 841:Core/Src/tim.c ****   }
 842:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 2258              		.loc 1 842 8 is_stmt 1 view .LVU689
 2259              		.loc 1 842 10 is_stmt 0 view .LVU690
 2260 000a 104A     		ldr	r2, .L158+4
 2261 000c 9342     		cmp	r3, r2
 2262 000e 0DD0     		beq	.L156
 843:Core/Src/tim.c ****   {
 844:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 845:Core/Src/tim.c **** 
 846:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 847:Core/Src/tim.c ****     /* Peripheral clock disable */
 848:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 849:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 850:Core/Src/tim.c **** 
 851:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 852:Core/Src/tim.c ****   }
 853:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM11)
 2263              		.loc 1 853 8 is_stmt 1 view .LVU691
 2264              		.loc 1 853 10 is_stmt 0 view .LVU692
 2265 0010 0F4A     		ldr	r2, .L158+8
 2266 0012 9342     		cmp	r3, r2
 2267 0014 11D0     		beq	.L157
 2268              	.LVL118:
 2269              	.L150:
 854:Core/Src/tim.c ****   {
 855:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 856:Core/Src/tim.c **** 
 857:Core/Src/tim.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 858:Core/Src/tim.c ****     /* Peripheral clock disable */
 859:Core/Src/tim.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 860:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 861:Core/Src/tim.c **** 
 862:Core/Src/tim.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 863:Core/Src/tim.c ****   }
 864:Core/Src/tim.c **** }
 2270              		.loc 1 864 1 view .LVU693
 2271 0016 08BD     		pop	{r3, pc}
 2272              	.LVL119:
 2273              	.L155:
 834:Core/Src/tim.c **** 
 2274              		.loc 1 834 5 is_stmt 1 view .LVU694
 2275 0018 02F50A32 		add	r2, r2, #141312
 2276 001c 136C     		ldr	r3, [r2, #64]
ARM GAS  /tmp/ccvtTTuR.s 			page 63


 2277 001e 23F01003 		bic	r3, r3, #16
 2278 0022 1364     		str	r3, [r2, #64]
 837:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 2279              		.loc 1 837 5 view .LVU695
 2280 0024 3620     		movs	r0, #54
 2281              	.LVL120:
 837:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 2282              		.loc 1 837 5 is_stmt 0 view .LVU696
 2283 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2284              	.LVL121:
 2285 002a F4E7     		b	.L150
 2286              	.LVL122:
 2287              	.L156:
 848:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 2288              		.loc 1 848 5 is_stmt 1 view .LVU697
 2289 002c 02F57442 		add	r2, r2, #62464
 2290 0030 536C     		ldr	r3, [r2, #68]
 2291 0032 23F40033 		bic	r3, r3, #131072
 2292 0036 5364     		str	r3, [r2, #68]
 2293 0038 EDE7     		b	.L150
 2294              	.L157:
 859:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 2295              		.loc 1 859 5 view .LVU698
 2296 003a 02F57042 		add	r2, r2, #61440
 2297 003e 536C     		ldr	r3, [r2, #68]
 2298 0040 23F48023 		bic	r3, r3, #262144
 2299 0044 5364     		str	r3, [r2, #68]
 2300              		.loc 1 864 1 is_stmt 0 view .LVU699
 2301 0046 E6E7     		b	.L150
 2302              	.L159:
 2303              		.align	2
 2304              	.L158:
 2305 0048 00100040 		.word	1073745920
 2306 004c 00440140 		.word	1073824768
 2307 0050 00480140 		.word	1073825792
 2308              		.cfi_endproc
 2309              	.LFE149:
 2311              		.global	htim11
 2312              		.section	.bss.htim11,"aw",%nobits
 2313              		.align	2
 2316              	htim11:
 2317 0000 00000000 		.space	72
 2317      00000000 
 2317      00000000 
 2317      00000000 
 2317      00000000 
 2318              		.global	htim10
 2319              		.section	.bss.htim10,"aw",%nobits
 2320              		.align	2
 2323              	htim10:
 2324 0000 00000000 		.space	72
 2324      00000000 
 2324      00000000 
 2324      00000000 
 2324      00000000 
 2325              		.global	htim9
 2326              		.section	.bss.htim9,"aw",%nobits
ARM GAS  /tmp/ccvtTTuR.s 			page 64


 2327              		.align	2
 2330              	htim9:
 2331 0000 00000000 		.space	72
 2331      00000000 
 2331      00000000 
 2331      00000000 
 2331      00000000 
 2332              		.global	htim6
 2333              		.section	.bss.htim6,"aw",%nobits
 2334              		.align	2
 2337              	htim6:
 2338 0000 00000000 		.space	72
 2338      00000000 
 2338      00000000 
 2338      00000000 
 2338      00000000 
 2339              		.global	htim5
 2340              		.section	.bss.htim5,"aw",%nobits
 2341              		.align	2
 2344              	htim5:
 2345 0000 00000000 		.space	72
 2345      00000000 
 2345      00000000 
 2345      00000000 
 2345      00000000 
 2346              		.global	htim4
 2347              		.section	.bss.htim4,"aw",%nobits
 2348              		.align	2
 2351              	htim4:
 2352 0000 00000000 		.space	72
 2352      00000000 
 2352      00000000 
 2352      00000000 
 2352      00000000 
 2353              		.global	htim3
 2354              		.section	.bss.htim3,"aw",%nobits
 2355              		.align	2
 2358              	htim3:
 2359 0000 00000000 		.space	72
 2359      00000000 
 2359      00000000 
 2359      00000000 
 2359      00000000 
 2360              		.global	htim2
 2361              		.section	.bss.htim2,"aw",%nobits
 2362              		.align	2
 2365              	htim2:
 2366 0000 00000000 		.space	72
 2366      00000000 
 2366      00000000 
 2366      00000000 
 2366      00000000 
 2367              		.global	htim1
 2368              		.section	.bss.htim1,"aw",%nobits
 2369              		.align	2
 2372              	htim1:
 2373 0000 00000000 		.space	72
ARM GAS  /tmp/ccvtTTuR.s 			page 65


 2373      00000000 
 2373      00000000 
 2373      00000000 
 2373      00000000 
 2374              		.text
 2375              	.Letext0:
 2376              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 2377              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 2378              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2379              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2380              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2381              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2382              		.file 8 "Core/Inc/tim.h"
 2383              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2384              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2385              		.file 11 "Core/Inc/main.h"
 2386              		.file 12 "<built-in>"
ARM GAS  /tmp/ccvtTTuR.s 			page 66


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/ccvtTTuR.s:21     .text.MX_TIM2_Init:00000000 $t
     /tmp/ccvtTTuR.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/ccvtTTuR.s:137    .text.MX_TIM2_Init:00000060 $d
     /tmp/ccvtTTuR.s:2365   .bss.htim2:00000000 htim2
     /tmp/ccvtTTuR.s:142    .text.MX_TIM3_Init:00000000 $t
     /tmp/ccvtTTuR.s:148    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccvtTTuR.s:257    .text.MX_TIM3_Init:0000005c $d
     /tmp/ccvtTTuR.s:2358   .bss.htim3:00000000 htim3
     /tmp/ccvtTTuR.s:263    .text.MX_TIM4_Init:00000000 $t
     /tmp/ccvtTTuR.s:269    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
     /tmp/ccvtTTuR.s:378    .text.MX_TIM4_Init:0000005c $d
     /tmp/ccvtTTuR.s:2351   .bss.htim4:00000000 htim4
     /tmp/ccvtTTuR.s:384    .text.MX_TIM5_Init:00000000 $t
     /tmp/ccvtTTuR.s:390    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
     /tmp/ccvtTTuR.s:499    .text.MX_TIM5_Init:0000005c $d
     /tmp/ccvtTTuR.s:2344   .bss.htim5:00000000 htim5
     /tmp/ccvtTTuR.s:505    .text.MX_TIM6_Init:00000000 $t
     /tmp/ccvtTTuR.s:511    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
     /tmp/ccvtTTuR.s:594    .text.MX_TIM6_Init:00000048 $d
     /tmp/ccvtTTuR.s:2337   .bss.htim6:00000000 htim6
     /tmp/ccvtTTuR.s:600    .text.HAL_TIM_PWM_MspInit:00000000 $t
     /tmp/ccvtTTuR.s:606    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
     /tmp/ccvtTTuR.s:684    .text.HAL_TIM_PWM_MspInit:00000048 $d
     /tmp/ccvtTTuR.s:691    .text.HAL_TIM_Encoder_MspInit:00000000 $t
     /tmp/ccvtTTuR.s:697    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
     /tmp/ccvtTTuR.s:1035   .text.HAL_TIM_Encoder_MspInit:00000170 $d
     /tmp/ccvtTTuR.s:1046   .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccvtTTuR.s:1052   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccvtTTuR.s:1172   .text.HAL_TIM_Base_MspInit:0000007c $d
     /tmp/ccvtTTuR.s:1180   .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccvtTTuR.s:1186   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccvtTTuR.s:1414   .text.HAL_TIM_MspPostInit:000000f0 $d
     /tmp/ccvtTTuR.s:1425   .text.MX_TIM1_Init:00000000 $t
     /tmp/ccvtTTuR.s:1431   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/ccvtTTuR.s:1662   .text.MX_TIM1_Init:000000e8 $d
     /tmp/ccvtTTuR.s:2372   .bss.htim1:00000000 htim1
     /tmp/ccvtTTuR.s:1668   .text.MX_TIM9_Init:00000000 $t
     /tmp/ccvtTTuR.s:1674   .text.MX_TIM9_Init:00000000 MX_TIM9_Init
     /tmp/ccvtTTuR.s:1791   .text.MX_TIM9_Init:00000074 $d
     /tmp/ccvtTTuR.s:2330   .bss.htim9:00000000 htim9
     /tmp/ccvtTTuR.s:1797   .text.MX_TIM10_Init:00000000 $t
     /tmp/ccvtTTuR.s:1803   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
     /tmp/ccvtTTuR.s:1918   .text.MX_TIM10_Init:0000006c $d
     /tmp/ccvtTTuR.s:2323   .bss.htim10:00000000 htim10
     /tmp/ccvtTTuR.s:1924   .text.MX_TIM11_Init:00000000 $t
     /tmp/ccvtTTuR.s:1930   .text.MX_TIM11_Init:00000000 MX_TIM11_Init
     /tmp/ccvtTTuR.s:2045   .text.MX_TIM11_Init:0000006c $d
     /tmp/ccvtTTuR.s:2316   .bss.htim11:00000000 htim11
     /tmp/ccvtTTuR.s:2051   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
     /tmp/ccvtTTuR.s:2057   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccvtTTuR.s:2098   .text.HAL_TIM_PWM_MspDeInit:0000002c $d
     /tmp/ccvtTTuR.s:2104   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
     /tmp/ccvtTTuR.s:2110   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccvtTTuR.s:2221   .text.HAL_TIM_Encoder_MspDeInit:00000088 $d
     /tmp/ccvtTTuR.s:2232   .text.HAL_TIM_Base_MspDeInit:00000000 $t
ARM GAS  /tmp/ccvtTTuR.s 			page 67


     /tmp/ccvtTTuR.s:2238   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccvtTTuR.s:2305   .text.HAL_TIM_Base_MspDeInit:00000048 $d
     /tmp/ccvtTTuR.s:2313   .bss.htim11:00000000 $d
     /tmp/ccvtTTuR.s:2320   .bss.htim10:00000000 $d
     /tmp/ccvtTTuR.s:2327   .bss.htim9:00000000 $d
     /tmp/ccvtTTuR.s:2334   .bss.htim6:00000000 $d
     /tmp/ccvtTTuR.s:2341   .bss.htim5:00000000 $d
     /tmp/ccvtTTuR.s:2348   .bss.htim4:00000000 $d
     /tmp/ccvtTTuR.s:2355   .bss.htim3:00000000 $d
     /tmp/ccvtTTuR.s:2362   .bss.htim2:00000000 $d
     /tmp/ccvtTTuR.s:2369   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Init
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
