[4m[1m[34mFiring 35.[0m
Thread 2 start: dpps_xmm_m128_imm8_1
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_1/dpps_xmm_m128_imm8_1.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 1 start: dpps_xmm_m128_imm8_0
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_0/dpps_xmm_m128_imm8_0.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 15 start: dpps_xmm_m128_imm8_14
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_14/dpps_xmm_m128_imm8_14.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 3 start: dpps_xmm_m128_imm8_2
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_2/dpps_xmm_m128_imm8_2.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 4 start: dpps_xmm_m128_imm8_3
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_3/dpps_xmm_m128_imm8_3.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 11 start: dpps_xmm_m128_imm8_10
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_10/dpps_xmm_m128_imm8_10.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 10 start: dpps_xmm_m128_imm8_9
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_9/dpps_xmm_m128_imm8_9.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 6 start: dpps_xmm_m128_imm8_5
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_5/dpps_xmm_m128_imm8_5.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 12 start: dpps_xmm_m128_imm8_11
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_11/dpps_xmm_m128_imm8_11.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 5 start: dpps_xmm_m128_imm8_4
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_4/dpps_xmm_m128_imm8_4.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 9 start: dpps_xmm_m128_imm8_8
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_8/dpps_xmm_m128_imm8_8.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 24 start: dpps_xmm_m128_imm8_23
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_23/dpps_xmm_m128_imm8_23.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 16 start: dpps_xmm_m128_imm8_15
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_15/dpps_xmm_m128_imm8_15.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 22 start: dpps_xmm_m128_imm8_21
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_21/dpps_xmm_m128_imm8_21.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 20 start: dpps_xmm_m128_imm8_19
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_19/dpps_xmm_m128_imm8_19.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 21 start: dpps_xmm_m128_imm8_20
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_20/dpps_xmm_m128_imm8_20.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 13 start: dpps_xmm_m128_imm8_12
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_12/dpps_xmm_m128_imm8_12.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 18 start: dpps_xmm_m128_imm8_17
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_17/dpps_xmm_m128_imm8_17.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 17 start: dpps_xmm_m128_imm8_16
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_16/dpps_xmm_m128_imm8_16.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 19 start: dpps_xmm_m128_imm8_18
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_18/dpps_xmm_m128_imm8_18.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 8 start: dpps_xmm_m128_imm8_7
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_7/dpps_xmm_m128_imm8_7.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 14 start: dpps_xmm_m128_imm8_13
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_13/dpps_xmm_m128_imm8_13.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 23 start: dpps_xmm_m128_imm8_22
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_22/dpps_xmm_m128_imm8_22.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 7 start: dpps_xmm_m128_imm8_6
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_6/dpps_xmm_m128_imm8_6.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 25 start: dpps_xmm_m128_imm8_24
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_24/dpps_xmm_m128_imm8_24.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 26 start: dpps_xmm_m128_imm8_25
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_25/dpps_xmm_m128_imm8_25.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 27 start: dpps_xmm_m128_imm8_26
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_26/dpps_xmm_m128_imm8_26.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 28 start: dpps_xmm_m128_imm8_27
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_27/dpps_xmm_m128_imm8_27.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 29 start: dpps_xmm_m128_imm8_28
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_28/dpps_xmm_m128_imm8_28.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 30 start: dpps_xmm_m128_imm8_29
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_29/dpps_xmm_m128_imm8_29.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 31 start: dpps_xmm_m128_imm8_30
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_30/dpps_xmm_m128_imm8_30.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 32 start: dpps_xmm_m128_imm8_31
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_31/dpps_xmm_m128_imm8_31.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 33 start: dpps_xmm_m128_imm8_32
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_32/dpps_xmm_m128_imm8_32.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 34 start: dpps_xmm_m128_imm8_33
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_33/dpps_xmm_m128_imm8_33.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 35 start: dpps_xmm_m128_imm8_34
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_34/dpps_xmm_m128_imm8_34.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 4000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_14: 142 s
Thread 15 done!: dpps_xmm_m128_imm8_14
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_32: 147 s
Thread 33 done!: dpps_xmm_m128_imm8_32
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_31: 151 s
Thread 32 done!: dpps_xmm_m128_imm8_31
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_6: 156 s
Thread 7 done!: dpps_xmm_m128_imm8_6
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_13: 158 s
Thread 14 done!: dpps_xmm_m128_imm8_13
Execution time dpps_xmm_m128_imm8_12: 158 s
Thread 13 done!: dpps_xmm_m128_imm8_12
Execution time dpps_xmm_m128_imm8_16: 158 s
Thread 17 done!: dpps_xmm_m128_imm8_16
Execution time dpps_xmm_m128_imm8_1: 158 s
Thread 2 done!: dpps_xmm_m128_imm8_1
Execution time dpps_xmm_m128_imm8_0: 158 s
Thread 1 done!: dpps_xmm_m128_imm8_0
Execution time dpps_xmm_m128_imm8_15: 159 s
Thread 16 done!: dpps_xmm_m128_imm8_15
Completed 6000cases
Execution time dpps_xmm_m128_imm8_2: 159 s
Thread 3 done!: dpps_xmm_m128_imm8_2
Execution time dpps_xmm_m128_imm8_10: 159 s
Thread 11 done!: dpps_xmm_m128_imm8_10
Execution time dpps_xmm_m128_imm8_3: 159 s
Thread 4 done!: dpps_xmm_m128_imm8_3
Completed 6000cases
Execution time dpps_xmm_m128_imm8_24: 159 s
Thread 25 done!: dpps_xmm_m128_imm8_24
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_4: 160 s
Thread 5 done!: dpps_xmm_m128_imm8_4
Execution time dpps_xmm_m128_imm8_11: 160 s
Thread 12 done!: dpps_xmm_m128_imm8_11
Execution time dpps_xmm_m128_imm8_5: 160 s
Thread 6 done!: dpps_xmm_m128_imm8_5
Execution time dpps_xmm_m128_imm8_8: 160 s
Thread 9 done!: dpps_xmm_m128_imm8_8
Execution time dpps_xmm_m128_imm8_9: 160 s
Thread 10 done!: dpps_xmm_m128_imm8_9
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_22: 164 s
Thread 23 done!: dpps_xmm_m128_imm8_22
Execution time dpps_xmm_m128_imm8_30: 167 s
Thread 31 done!: dpps_xmm_m128_imm8_30
Execution time dpps_xmm_m128_imm8_20: 168 s
Thread 21 done!: dpps_xmm_m128_imm8_20
Execution time dpps_xmm_m128_imm8_34: 169 s
Thread 35 done!: dpps_xmm_m128_imm8_34
Execution time dpps_xmm_m128_imm8_23: 169 s
Thread 24 done!: dpps_xmm_m128_imm8_23
Execution time dpps_xmm_m128_imm8_26: 169 s
Thread 27 done!: dpps_xmm_m128_imm8_26
Execution time dpps_xmm_m128_imm8_7: 169 s
Thread 8 done!: dpps_xmm_m128_imm8_7
Execution time dpps_xmm_m128_imm8_18: 169 s
Thread 19 done!: dpps_xmm_m128_imm8_18
Execution time dpps_xmm_m128_imm8_27: 170 s
Thread 28 done!: dpps_xmm_m128_imm8_27
Execution time dpps_xmm_m128_imm8_28: 170 s
Thread 29 done!: dpps_xmm_m128_imm8_28
Execution time dpps_xmm_m128_imm8_33: 170 s
Thread 34 done!: dpps_xmm_m128_imm8_33
Execution time dpps_xmm_m128_imm8_29: 170 s
Thread 30 done!: dpps_xmm_m128_imm8_29
Execution time dpps_xmm_m128_imm8_25: 170 s
Thread 26 done!: dpps_xmm_m128_imm8_25
Execution time dpps_xmm_m128_imm8_17: 171 s
Thread 18 done!: dpps_xmm_m128_imm8_17
Execution time dpps_xmm_m128_imm8_19: 171 s
Thread 20 done!: dpps_xmm_m128_imm8_19
Execution time dpps_xmm_m128_imm8_21: 172 s
Thread 22 done!: dpps_xmm_m128_imm8_21
[4m[1m[34mFiring 35.[0m
Thread 36 start: dpps_xmm_m128_imm8_35
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_35/dpps_xmm_m128_imm8_35.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 37 start: dpps_xmm_m128_imm8_36
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_36/dpps_xmm_m128_imm8_36.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 38 start: dpps_xmm_m128_imm8_37
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_37/dpps_xmm_m128_imm8_37.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 39 start: dpps_xmm_m128_imm8_38
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_38/dpps_xmm_m128_imm8_38.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 40 start: dpps_xmm_m128_imm8_39
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_39/dpps_xmm_m128_imm8_39.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 41 start: dpps_xmm_m128_imm8_40
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_40/dpps_xmm_m128_imm8_40.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 42 start: dpps_xmm_m128_imm8_41
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_41/dpps_xmm_m128_imm8_41.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 43 start: dpps_xmm_m128_imm8_42
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_42/dpps_xmm_m128_imm8_42.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 44 start: dpps_xmm_m128_imm8_43
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_43/dpps_xmm_m128_imm8_43.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 45 start: dpps_xmm_m128_imm8_44
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_44/dpps_xmm_m128_imm8_44.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 46 start: dpps_xmm_m128_imm8_45
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_45/dpps_xmm_m128_imm8_45.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 47 start: dpps_xmm_m128_imm8_46
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_46/dpps_xmm_m128_imm8_46.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 48 start: dpps_xmm_m128_imm8_47
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_47/dpps_xmm_m128_imm8_47.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 49 start: dpps_xmm_m128_imm8_48
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_48/dpps_xmm_m128_imm8_48.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 50 start: dpps_xmm_m128_imm8_49
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_49/dpps_xmm_m128_imm8_49.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 51 start: dpps_xmm_m128_imm8_50
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_50/dpps_xmm_m128_imm8_50.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 52 start: dpps_xmm_m128_imm8_51
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_51/dpps_xmm_m128_imm8_51.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 53 start: dpps_xmm_m128_imm8_52
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_52/dpps_xmm_m128_imm8_52.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 54 start: dpps_xmm_m128_imm8_53
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_53/dpps_xmm_m128_imm8_53.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 55 start: dpps_xmm_m128_imm8_54
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_54/dpps_xmm_m128_imm8_54.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 56 start: dpps_xmm_m128_imm8_55
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_55/dpps_xmm_m128_imm8_55.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 57 start: dpps_xmm_m128_imm8_56
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_56/dpps_xmm_m128_imm8_56.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 58 start: dpps_xmm_m128_imm8_57
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_57/dpps_xmm_m128_imm8_57.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 59 start: dpps_xmm_m128_imm8_58
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_58/dpps_xmm_m128_imm8_58.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 60 start: dpps_xmm_m128_imm8_59
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_59/dpps_xmm_m128_imm8_59.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 61 start: dpps_xmm_m128_imm8_60
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_60/dpps_xmm_m128_imm8_60.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 62 start: dpps_xmm_m128_imm8_61
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_61/dpps_xmm_m128_imm8_61.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 63 start: dpps_xmm_m128_imm8_62
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_62/dpps_xmm_m128_imm8_62.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 64 start: dpps_xmm_m128_imm8_63
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_63/dpps_xmm_m128_imm8_63.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 65 start: dpps_xmm_m128_imm8_64
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_64/dpps_xmm_m128_imm8_64.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 66 start: dpps_xmm_m128_imm8_65
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_65/dpps_xmm_m128_imm8_65.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 67 start: dpps_xmm_m128_imm8_66
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_66/dpps_xmm_m128_imm8_66.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 68 start: dpps_xmm_m128_imm8_67
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_67/dpps_xmm_m128_imm8_67.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 69 start: dpps_xmm_m128_imm8_68
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_68/dpps_xmm_m128_imm8_68.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 70 start: dpps_xmm_m128_imm8_69
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_69/dpps_xmm_m128_imm8_69.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Completed 2000cases
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x39, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000)
                   #x00000000)))
  (concat (concat a!3 #x00000000)
          (add_single (add_single (mul_single #xffffffff a!1)
                                  (mul_single #x7fffffff a!2))
                      #x00000000))))
    sandbox:   (concat #xffffffff00000000 #x000000007fffffff)

Execution time dpps_xmm_m128_imm8_57: 50 s
Thread 58 done!: dpps_xmm_m128_imm8_57
Completed 2000cases
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x3e, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000)
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
(let ((a!4 (concat a!3
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
  (concat a!4 #x00000000))))
    sandbox:   (concat #xffffffff7fffffff #xffffffff00000000)

Completed 2000cases
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x33, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat #x0000000000000000
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
  (concat a!3
          (add_single (add_single (mul_single #xffffffff a!1)
                                  (mul_single #x7fffffff a!2))
                      #x00000000))))
    sandbox:   (concat #x0000000000000000 #xffffffff7fffffff)

Execution time dpps_xmm_m128_imm8_62: 54 s
Thread 63 done!: dpps_xmm_m128_imm8_62
Execution time dpps_xmm_m128_imm8_51: 55 s
Thread 52 done!: dpps_xmm_m128_imm8_51
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x36, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat #x00000000
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
(let ((a!4 (concat a!3
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
  (concat a!4 #x00000000))))
    sandbox:   (concat #x000000007fffffff #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x3c, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000)
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
  (concat (concat a!3 #x00000000) #x00000000)))
    sandbox:   (concat #xffffffff7fffffff #x0000000000000000)

SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x37, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat #x00000000
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
(let ((a!4 (concat a!3
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
  (concat a!4
          (add_single (add_single (mul_single #xffffffff a!1)
                                  (mul_single #x7fffffff a!2))
                      #x00000000)))))
    sandbox:   (concat #x000000007fffffff #xffffffff7fffffff)

SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x3b, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000)
                   #x00000000)))
(let ((a!4 (concat a!3
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
  (concat a!4
          (add_single (add_single (mul_single #xffffffff a!1)
                                  (mul_single #x7fffffff a!2))
                      #x00000000)))))
    sandbox:   (concat #xffffffff00000000 #xffffffff7fffffff)

SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x3f, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000)
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
(let ((a!4 (concat a!3
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
  (concat a!4
          (add_single (add_single (mul_single #xffffffff a!1)
                                  (mul_single #x7fffffff a!2))
                      #x00000000)))))
    sandbox:   (concat #xffffffff7fffffff #xffffffff7fffffff)

SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x3d, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4))))))
(let ((a!3 (concat (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000)
                   (add_single (add_single (mul_single #xffffffff a!1)
                                           (mul_single #x7fffffff a!2))
                               #x00000000))))
  (concat (concat a!3 #x00000000)
          (add_single (add_single (mul_single #xffffffff a!1)
                                  (mul_single #x7fffffff a!2))
                      #x00000000))))
    sandbox:   (concat #xffffffff7fffffff #x000000007fffffff)

Execution time dpps_xmm_m128_imm8_54: 56 s
Thread 55 done!: dpps_xmm_m128_imm8_54
Execution time dpps_xmm_m128_imm8_60: 56 s
Thread 61 done!: dpps_xmm_m128_imm8_60
Execution time dpps_xmm_m128_imm8_55: 56 s
Thread 56 done!: dpps_xmm_m128_imm8_55
Execution time dpps_xmm_m128_imm8_59: 56 s
Thread 60 done!: dpps_xmm_m128_imm8_59
Execution time dpps_xmm_m128_imm8_63: 55 s
Thread 64 done!: dpps_xmm_m128_imm8_63
Execution time dpps_xmm_m128_imm8_61: 56 s
Thread 62 done!: dpps_xmm_m128_imm8_61
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_64: 134 s
Thread 65 done!: dpps_xmm_m128_imm8_64
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_40: 139 s
Thread 41 done!: dpps_xmm_m128_imm8_40
Completed 6000cases
Execution time dpps_xmm_m128_imm8_48: 139 s
Thread 49 done!: dpps_xmm_m128_imm8_48
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_44: 144 s
Thread 45 done!: dpps_xmm_m128_imm8_44
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_45: 148 s
Thread 46 done!: dpps_xmm_m128_imm8_45
Execution time dpps_xmm_m128_imm8_46: 149 s
Thread 47 done!: dpps_xmm_m128_imm8_46
Execution time dpps_xmm_m128_imm8_39: 149 s
Thread 40 done!: dpps_xmm_m128_imm8_39
Execution time dpps_xmm_m128_imm8_41: 149 s
Thread 42 done!: dpps_xmm_m128_imm8_41
Execution time dpps_xmm_m128_imm8_65: 149 s
Thread 66 done!: dpps_xmm_m128_imm8_65
Execution time dpps_xmm_m128_imm8_53: 150 s
Thread 54 done!: dpps_xmm_m128_imm8_53
Execution time dpps_xmm_m128_imm8_37: 151 s
Thread 38 done!: dpps_xmm_m128_imm8_37
Execution time dpps_xmm_m128_imm8_66: 151 s
Thread 67 done!: dpps_xmm_m128_imm8_66
Execution time dpps_xmm_m128_imm8_42: 152 s
Thread 43 done!: dpps_xmm_m128_imm8_42
Execution time dpps_xmm_m128_imm8_36: 152 s
Thread 37 done!: dpps_xmm_m128_imm8_36
Execution time dpps_xmm_m128_imm8_50: 153 s
Thread 51 done!: dpps_xmm_m128_imm8_50
Execution time dpps_xmm_m128_imm8_43: 153 s
Thread 44 done!: dpps_xmm_m128_imm8_43
Execution time dpps_xmm_m128_imm8_47: 153 s
Thread 48 done!: dpps_xmm_m128_imm8_47
Execution time dpps_xmm_m128_imm8_67: 153 s
Thread 68 done!: dpps_xmm_m128_imm8_67
Execution time dpps_xmm_m128_imm8_35: 154 s
Thread 36 done!: dpps_xmm_m128_imm8_35
Execution time dpps_xmm_m128_imm8_68: 153 s
Thread 69 done!: dpps_xmm_m128_imm8_68
Execution time dpps_xmm_m128_imm8_69: 153 s
Thread 70 done!: dpps_xmm_m128_imm8_69
Execution time dpps_xmm_m128_imm8_38: 155 s
Thread 39 done!: dpps_xmm_m128_imm8_38
Execution time dpps_xmm_m128_imm8_52: 156 s
Thread 53 done!: dpps_xmm_m128_imm8_52
Execution time dpps_xmm_m128_imm8_49: 156 s
Thread 50 done!: dpps_xmm_m128_imm8_49
Execution time dpps_xmm_m128_imm8_58: 157 s
Thread 59 done!: dpps_xmm_m128_imm8_58
Execution time dpps_xmm_m128_imm8_56: 157 s
Thread 57 done!: dpps_xmm_m128_imm8_56
[4m[1m[34mFiring 35.[0m
Thread 71 start: dpps_xmm_m128_imm8_70
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_70/dpps_xmm_m128_imm8_70.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 72 start: dpps_xmm_m128_imm8_71
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_71/dpps_xmm_m128_imm8_71.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 73 start: dpps_xmm_m128_imm8_72
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_72/dpps_xmm_m128_imm8_72.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 74 start: dpps_xmm_m128_imm8_73
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_73/dpps_xmm_m128_imm8_73.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 75 start: dpps_xmm_m128_imm8_74
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_74/dpps_xmm_m128_imm8_74.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 76 start: dpps_xmm_m128_imm8_75
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_75/dpps_xmm_m128_imm8_75.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 77 start: dpps_xmm_m128_imm8_76
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_76/dpps_xmm_m128_imm8_76.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 78 start: dpps_xmm_m128_imm8_77
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_77/dpps_xmm_m128_imm8_77.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 79 start: dpps_xmm_m128_imm8_78
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_78/dpps_xmm_m128_imm8_78.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 80 start: dpps_xmm_m128_imm8_79
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_79/dpps_xmm_m128_imm8_79.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 81 start: dpps_xmm_m128_imm8_80
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_80/dpps_xmm_m128_imm8_80.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 82 start: dpps_xmm_m128_imm8_81
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_81/dpps_xmm_m128_imm8_81.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 83 start: dpps_xmm_m128_imm8_82
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_82/dpps_xmm_m128_imm8_82.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 84 start: dpps_xmm_m128_imm8_83
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_83/dpps_xmm_m128_imm8_83.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 85 start: dpps_xmm_m128_imm8_84
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_84/dpps_xmm_m128_imm8_84.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 86 start: dpps_xmm_m128_imm8_85
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_85/dpps_xmm_m128_imm8_85.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 87 start: dpps_xmm_m128_imm8_86
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_86/dpps_xmm_m128_imm8_86.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 88 start: dpps_xmm_m128_imm8_87
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_87/dpps_xmm_m128_imm8_87.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 89 start: dpps_xmm_m128_imm8_88
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_88/dpps_xmm_m128_imm8_88.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 90 start: dpps_xmm_m128_imm8_89
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_89/dpps_xmm_m128_imm8_89.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 91 start: dpps_xmm_m128_imm8_90
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_90/dpps_xmm_m128_imm8_90.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 92 start: dpps_xmm_m128_imm8_91
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_91/dpps_xmm_m128_imm8_91.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 93 start: dpps_xmm_m128_imm8_92
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_92/dpps_xmm_m128_imm8_92.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 94 start: dpps_xmm_m128_imm8_93
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_93/dpps_xmm_m128_imm8_93.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 95 start: dpps_xmm_m128_imm8_94
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_94/dpps_xmm_m128_imm8_94.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 96 start: dpps_xmm_m128_imm8_95
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_95/dpps_xmm_m128_imm8_95.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 97 start: dpps_xmm_m128_imm8_96
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_96/dpps_xmm_m128_imm8_96.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 98 start: dpps_xmm_m128_imm8_97
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_97/dpps_xmm_m128_imm8_97.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 99 start: dpps_xmm_m128_imm8_98
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_98/dpps_xmm_m128_imm8_98.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 100 start: dpps_xmm_m128_imm8_99
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_99/dpps_xmm_m128_imm8_99.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 101 start: dpps_xmm_m128_imm8_100
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_100/dpps_xmm_m128_imm8_100.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 102 start: dpps_xmm_m128_imm8_101
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_101/dpps_xmm_m128_imm8_101.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 103 start: dpps_xmm_m128_imm8_102
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_102/dpps_xmm_m128_imm8_102.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 104 start: dpps_xmm_m128_imm8_103
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_103/dpps_xmm_m128_imm8_103.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 105 start: dpps_xmm_m128_imm8_104
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_104/dpps_xmm_m128_imm8_104.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x5d, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 a!3) #x00000000) a!3)))
    sandbox:   (concat #xffe7eecdffe7eecd #x00000000ffffffff)

Completed 2000cases
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x59, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 #x00000000) #x00000000) a!3)))
    sandbox:   (concat #xffe7eecd00000000 #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x56, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat #x00000000 a!3) a!3) #x00000000)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_93: 42 s
Thread 94 done!: dpps_xmm_m128_imm8_93
Execution time dpps_xmm_m128_imm8_89: 42 s
Thread 90 done!: dpps_xmm_m128_imm8_89
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x5e, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 a!3) a!3) #x00000000)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_86: 42 s
Thread 87 done!: dpps_xmm_m128_imm8_86
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x5a, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 #x00000000) a!3) #x00000000)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x5f, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 a!3) a!3) a!3)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_94: 42 s
Thread 95 done!: dpps_xmm_m128_imm8_94
Execution time dpps_xmm_m128_imm8_90: 42 s
Thread 91 done!: dpps_xmm_m128_imm8_90
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x55, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat #x00000000 a!3) #x00000000) a!3)))
    sandbox:   (concat #x00000000ffe7eecd #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_95: 43 s
Thread 96 done!: dpps_xmm_m128_imm8_95
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x66, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat #x00000000 a!3) a!3) #x00000000)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x5b, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 #x00000000) a!3) a!3)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_85: 43 s
Thread 86 done!: dpps_xmm_m128_imm8_85
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x67, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat #x00000000 a!3) a!3) a!3)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_102: 44 s
Thread 103 done!: dpps_xmm_m128_imm8_102
Execution time dpps_xmm_m128_imm8_91: 44 s
Thread 92 done!: dpps_xmm_m128_imm8_91
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x65, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat #x00000000 a!3) #x00000000) a!3)))
    sandbox:   (concat #x00000000ffe7eecd #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_103: 44 s
Thread 104 done!: dpps_xmm_m128_imm8_103
Execution time dpps_xmm_m128_imm8_101: 44 s
Thread 102 done!: dpps_xmm_m128_imm8_101
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x57, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat #x00000000 a!3) a!3) a!3)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_87: 45 s
Thread 88 done!: dpps_xmm_m128_imm8_87
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_76: 126 s
Thread 77 done!: dpps_xmm_m128_imm8_76
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_80: 129 s
Thread 81 done!: dpps_xmm_m128_imm8_80
Execution time dpps_xmm_m128_imm8_96: 129 s
Thread 97 done!: dpps_xmm_m128_imm8_96
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_74: 134 s
Thread 75 done!: dpps_xmm_m128_imm8_74
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_97: 137 s
Thread 98 done!: dpps_xmm_m128_imm8_97
Execution time dpps_xmm_m128_imm8_75: 137 s
Thread 76 done!: dpps_xmm_m128_imm8_75
Execution time dpps_xmm_m128_imm8_71: 138 s
Thread 72 done!: dpps_xmm_m128_imm8_71
Execution time dpps_xmm_m128_imm8_77: 139 s
Thread 78 done!: dpps_xmm_m128_imm8_77
Execution time dpps_xmm_m128_imm8_79: 139 s
Thread 80 done!: dpps_xmm_m128_imm8_79
Execution time dpps_xmm_m128_imm8_78: 139 s
Thread 79 done!: dpps_xmm_m128_imm8_78
Execution time dpps_xmm_m128_imm8_70: 140 s
Thread 71 done!: dpps_xmm_m128_imm8_70
Execution time dpps_xmm_m128_imm8_72: 141 s
Thread 73 done!: dpps_xmm_m128_imm8_72
Execution time dpps_xmm_m128_imm8_73: 141 s
Thread 74 done!: dpps_xmm_m128_imm8_73
Execution time dpps_xmm_m128_imm8_83: 142 s
Thread 84 done!: dpps_xmm_m128_imm8_83
Execution time dpps_xmm_m128_imm8_98: 143 s
Thread 99 done!: dpps_xmm_m128_imm8_98
Execution time dpps_xmm_m128_imm8_84: 143 s
Thread 85 done!: dpps_xmm_m128_imm8_84
Execution time dpps_xmm_m128_imm8_82: 143 s
Thread 83 done!: dpps_xmm_m128_imm8_82
Execution time dpps_xmm_m128_imm8_88: 143 s
Thread 89 done!: dpps_xmm_m128_imm8_88
Execution time dpps_xmm_m128_imm8_92: 144 s
Thread 93 done!: dpps_xmm_m128_imm8_92
Execution time dpps_xmm_m128_imm8_104: 144 s
Thread 105 done!: dpps_xmm_m128_imm8_104
Execution time dpps_xmm_m128_imm8_100: 144 s
Thread 101 done!: dpps_xmm_m128_imm8_100
Execution time dpps_xmm_m128_imm8_81: 145 s
Thread 82 done!: dpps_xmm_m128_imm8_81
Execution time dpps_xmm_m128_imm8_99: 146 s
Thread 100 done!: dpps_xmm_m128_imm8_99
[4m[1m[34mFiring 35.[0m
Thread 106 start: dpps_xmm_m128_imm8_105
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_105/dpps_xmm_m128_imm8_105.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 107 start: dpps_xmm_m128_imm8_106
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_106/dpps_xmm_m128_imm8_106.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 108 start: dpps_xmm_m128_imm8_107
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_107/dpps_xmm_m128_imm8_107.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 109 start: dpps_xmm_m128_imm8_108
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_108/dpps_xmm_m128_imm8_108.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 110 start: dpps_xmm_m128_imm8_109
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_109/dpps_xmm_m128_imm8_109.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 111 start: dpps_xmm_m128_imm8_110
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_110/dpps_xmm_m128_imm8_110.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 112 start: dpps_xmm_m128_imm8_111
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_111/dpps_xmm_m128_imm8_111.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 113 start: dpps_xmm_m128_imm8_112
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_112/dpps_xmm_m128_imm8_112.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 114 start: dpps_xmm_m128_imm8_113
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_113/dpps_xmm_m128_imm8_113.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 115 start: dpps_xmm_m128_imm8_114
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_114/dpps_xmm_m128_imm8_114.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 116 start: dpps_xmm_m128_imm8_115
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_115/dpps_xmm_m128_imm8_115.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 117 start: dpps_xmm_m128_imm8_116
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_116/dpps_xmm_m128_imm8_116.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 118 start: dpps_xmm_m128_imm8_117
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_117/dpps_xmm_m128_imm8_117.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 119 start: dpps_xmm_m128_imm8_118
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_118/dpps_xmm_m128_imm8_118.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 120 start: dpps_xmm_m128_imm8_119
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_119/dpps_xmm_m128_imm8_119.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 121 start: dpps_xmm_m128_imm8_120
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_120/dpps_xmm_m128_imm8_120.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 122 start: dpps_xmm_m128_imm8_121
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_121/dpps_xmm_m128_imm8_121.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 123 start: dpps_xmm_m128_imm8_122
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_122/dpps_xmm_m128_imm8_122.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 124 start: dpps_xmm_m128_imm8_123
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_123/dpps_xmm_m128_imm8_123.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 125 start: dpps_xmm_m128_imm8_124
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_124/dpps_xmm_m128_imm8_124.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 126 start: dpps_xmm_m128_imm8_125
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_125/dpps_xmm_m128_imm8_125.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 127 start: dpps_xmm_m128_imm8_126
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_126/dpps_xmm_m128_imm8_126.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 128 start: dpps_xmm_m128_imm8_127
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_127/dpps_xmm_m128_imm8_127.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 129 start: dpps_xmm_m128_imm8_128
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_128/dpps_xmm_m128_imm8_128.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 130 start: dpps_xmm_m128_imm8_129
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_129/dpps_xmm_m128_imm8_129.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 131 start: dpps_xmm_m128_imm8_130
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_130/dpps_xmm_m128_imm8_130.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 132 start: dpps_xmm_m128_imm8_131
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_131/dpps_xmm_m128_imm8_131.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 133 start: dpps_xmm_m128_imm8_132
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_132/dpps_xmm_m128_imm8_132.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 134 start: dpps_xmm_m128_imm8_133
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_133/dpps_xmm_m128_imm8_133.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 135 start: dpps_xmm_m128_imm8_134
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_134/dpps_xmm_m128_imm8_134.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 136 start: dpps_xmm_m128_imm8_135
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_135/dpps_xmm_m128_imm8_135.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 137 start: dpps_xmm_m128_imm8_136
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_136/dpps_xmm_m128_imm8_136.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 138 start: dpps_xmm_m128_imm8_137
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_137/dpps_xmm_m128_imm8_137.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 139 start: dpps_xmm_m128_imm8_138
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_138/dpps_xmm_m128_imm8_138.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 140 start: dpps_xmm_m128_imm8_139
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_139/dpps_xmm_m128_imm8_139.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Completed 2000cases
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x6f, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 a!3) a!3) a!3)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_111: 42 s
Thread 112 done!: dpps_xmm_m128_imm8_111
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x6a, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 #x00000000) a!3) #x00000000)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x7d, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat a!4 a!4) #x00000000) a!4)))
    sandbox:   (concat #xffe7eecdffe7eecd #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x6e, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 a!3) a!3) #x00000000)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_125: 43 s
Thread 126 done!: dpps_xmm_m128_imm8_125
Execution time dpps_xmm_m128_imm8_106: 44 s
Thread 107 done!: dpps_xmm_m128_imm8_106
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x69, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 #x00000000) #x00000000) a!3)))
    sandbox:   (concat #xffe7eecd00000000 #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x77, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat #x00000000 a!4) a!4) a!4)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_110: 43 s
Thread 111 done!: dpps_xmm_m128_imm8_110
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x6b, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 #x00000000) a!3) a!3)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x75, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat #x00000000 a!4) #x00000000) a!4)))
    sandbox:   (concat #x00000000ffe7eecd #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x7e, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat a!4 a!4) a!4) #x00000000)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x6d, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2) #x00000000))))
  (concat (concat (concat a!3 a!3) #x00000000) a!3)))
    sandbox:   (concat #xffe7eecdffe7eecd #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_105: 44 s
Thread 106 done!: dpps_xmm_m128_imm8_105
Execution time dpps_xmm_m128_imm8_107: 44 s
Thread 108 done!: dpps_xmm_m128_imm8_107
Execution time dpps_xmm_m128_imm8_119: 43 s
Thread 120 done!: dpps_xmm_m128_imm8_119
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x7a, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat a!4 #x00000000) a!4) #x00000000)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x7b, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat a!4 #x00000000) a!4) a!4)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_117: 44 s
Thread 118 done!: dpps_xmm_m128_imm8_117
Execution time dpps_xmm_m128_imm8_126: 44 s
Thread 127 done!: dpps_xmm_m128_imm8_126
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x79, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat a!4 #x00000000) #x00000000) a!4)))
    sandbox:   (concat #xffe7eecd00000000 #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a




Sandbox and validator do not agree for 'dpps $0x76, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat #x00000000 a!4) a!4) #x00000000)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffff00000000)

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x7f, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3) #x00000000))))
  (concat (concat (concat a!4 a!4) a!4) a!4)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_109: 44 s
Thread 110 done!: dpps_xmm_m128_imm8_109
Execution time dpps_xmm_m128_imm8_123: 44 s
Thread 124 done!: dpps_xmm_m128_imm8_123
Execution time dpps_xmm_m128_imm8_122: 44 s
Thread 123 done!: dpps_xmm_m128_imm8_122
Execution time dpps_xmm_m128_imm8_121: 44 s
Thread 122 done!: dpps_xmm_m128_imm8_121
Execution time dpps_xmm_m128_imm8_118: 44 s
Thread 119 done!: dpps_xmm_m128_imm8_118
Execution time dpps_xmm_m128_imm8_127: 45 s
Thread 128 done!: dpps_xmm_m128_imm8_127
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x73, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #x7fffffff a!2))
                       (add_single (mul_single #x04f3b09d a!3) #x00000000))))
  (concat (concat #x0000000000000000 a!4) a!4)))
    sandbox:   (concat #x0000000000000000 #xffffffff7fffffff)

Execution time dpps_xmm_m128_imm8_115: 49 s
Thread 116 done!: dpps_xmm_m128_imm8_115
Completed 2000cases
Completed 2000cases
Completed 2000cases
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x7c, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe8))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #x7fffffff a!2))
                       (add_single (mul_single #x04f3b09d a!3) #x00000000))))
  (concat (concat (concat a!4 a!4) #x00000000) #x00000000)))
    sandbox:   (concat #xffffffff7fffffff #x0000000000000000)

Execution time dpps_xmm_m128_imm8_124: 51 s
Thread 125 done!: dpps_xmm_m128_imm8_124
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 3000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_134: 113 s
Thread 135 done!: dpps_xmm_m128_imm8_134
Execution time dpps_xmm_m128_imm8_128: 113 s
Thread 129 done!: dpps_xmm_m128_imm8_128
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_112: 114 s
Thread 113 done!: dpps_xmm_m128_imm8_112
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_130: 122 s
Thread 131 done!: dpps_xmm_m128_imm8_130
Completed 6000cases
Execution time dpps_xmm_m128_imm8_129: 123 s
Thread 130 done!: dpps_xmm_m128_imm8_129
Execution time dpps_xmm_m128_imm8_139: 124 s
Thread 140 done!: dpps_xmm_m128_imm8_139
Execution time dpps_xmm_m128_imm8_135: 124 s
Thread 136 done!: dpps_xmm_m128_imm8_135
Execution time dpps_xmm_m128_imm8_133: 124 s
Thread 134 done!: dpps_xmm_m128_imm8_133
Execution time dpps_xmm_m128_imm8_131: 125 s
Thread 132 done!: dpps_xmm_m128_imm8_131
Execution time dpps_xmm_m128_imm8_136: 126 s
Thread 137 done!: dpps_xmm_m128_imm8_136
Execution time dpps_xmm_m128_imm8_132: 126 s
Thread 133 done!: dpps_xmm_m128_imm8_132
Execution time dpps_xmm_m128_imm8_137: 126 s
Thread 138 done!: dpps_xmm_m128_imm8_137
Execution time dpps_xmm_m128_imm8_138: 127 s
Thread 139 done!: dpps_xmm_m128_imm8_138
Execution time dpps_xmm_m128_imm8_113: 130 s
Thread 114 done!: dpps_xmm_m128_imm8_113
Execution time dpps_xmm_m128_imm8_108: 131 s
Thread 109 done!: dpps_xmm_m128_imm8_108
Execution time dpps_xmm_m128_imm8_114: 131 s
Thread 115 done!: dpps_xmm_m128_imm8_114
Execution time dpps_xmm_m128_imm8_120: 132 s
Thread 121 done!: dpps_xmm_m128_imm8_120
Execution time dpps_xmm_m128_imm8_116: 133 s
Thread 117 done!: dpps_xmm_m128_imm8_116
[4m[1m[34mFiring 35.[0m
Thread 141 start: dpps_xmm_m128_imm8_140
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_140/dpps_xmm_m128_imm8_140.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 142 start: dpps_xmm_m128_imm8_141
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_141/dpps_xmm_m128_imm8_141.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 143 start: dpps_xmm_m128_imm8_142
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_142/dpps_xmm_m128_imm8_142.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 144 start: dpps_xmm_m128_imm8_143
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_143/dpps_xmm_m128_imm8_143.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 145 start: dpps_xmm_m128_imm8_144
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_144/dpps_xmm_m128_imm8_144.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 146 start: dpps_xmm_m128_imm8_145
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_145/dpps_xmm_m128_imm8_145.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 147 start: dpps_xmm_m128_imm8_146
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_146/dpps_xmm_m128_imm8_146.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 148 start: dpps_xmm_m128_imm8_147
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_147/dpps_xmm_m128_imm8_147.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 149 start: dpps_xmm_m128_imm8_148
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_148/dpps_xmm_m128_imm8_148.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 150 start: dpps_xmm_m128_imm8_149
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_149/dpps_xmm_m128_imm8_149.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 151 start: dpps_xmm_m128_imm8_150
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_150/dpps_xmm_m128_imm8_150.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 152 start: dpps_xmm_m128_imm8_151
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_151/dpps_xmm_m128_imm8_151.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 153 start: dpps_xmm_m128_imm8_152
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_152/dpps_xmm_m128_imm8_152.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 154 start: dpps_xmm_m128_imm8_153
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_153/dpps_xmm_m128_imm8_153.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 155 start: dpps_xmm_m128_imm8_154
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_154/dpps_xmm_m128_imm8_154.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 156 start: dpps_xmm_m128_imm8_155
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_155/dpps_xmm_m128_imm8_155.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 157 start: dpps_xmm_m128_imm8_156
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_156/dpps_xmm_m128_imm8_156.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 158 start: dpps_xmm_m128_imm8_157
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_157/dpps_xmm_m128_imm8_157.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 159 start: dpps_xmm_m128_imm8_158
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_158/dpps_xmm_m128_imm8_158.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 160 start: dpps_xmm_m128_imm8_159
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_159/dpps_xmm_m128_imm8_159.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 161 start: dpps_xmm_m128_imm8_160
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_160/dpps_xmm_m128_imm8_160.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 162 start: dpps_xmm_m128_imm8_161
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_161/dpps_xmm_m128_imm8_161.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 163 start: dpps_xmm_m128_imm8_162
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_162/dpps_xmm_m128_imm8_162.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 164 start: dpps_xmm_m128_imm8_163
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_163/dpps_xmm_m128_imm8_163.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 165 start: dpps_xmm_m128_imm8_164
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_164/dpps_xmm_m128_imm8_164.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 166 start: dpps_xmm_m128_imm8_165
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_165/dpps_xmm_m128_imm8_165.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 167 start: dpps_xmm_m128_imm8_166
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_166/dpps_xmm_m128_imm8_166.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 168 start: dpps_xmm_m128_imm8_167
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_167/dpps_xmm_m128_imm8_167.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 169 start: dpps_xmm_m128_imm8_168
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_168/dpps_xmm_m128_imm8_168.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 170 start: dpps_xmm_m128_imm8_169
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_169/dpps_xmm_m128_imm8_169.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 171 start: dpps_xmm_m128_imm8_170
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_170/dpps_xmm_m128_imm8_170.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 172 start: dpps_xmm_m128_imm8_171
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_171/dpps_xmm_m128_imm8_171.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 173 start: dpps_xmm_m128_imm8_172
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_172/dpps_xmm_m128_imm8_172.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 174 start: dpps_xmm_m128_imm8_173
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_173/dpps_xmm_m128_imm8_173.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 175 start: dpps_xmm_m128_imm8_174
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_174/dpps_xmm_m128_imm8_174.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xad, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 a!3) #x00000000) a!3)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_173: 41 s
Thread 174 done!: dpps_xmm_m128_imm8_173
Completed 2000cases
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xa9, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 #x00000000) #x00000000) a!3)))
    sandbox:   (concat #x7fe4cb4500000000 #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_169: 43 s
Thread 170 done!: dpps_xmm_m128_imm8_169
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x99, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 #x00000000) #x00000000) a!3)))
    sandbox:   (concat #x7fe4cb4500000000 #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x96, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat #x00000000 a!3) a!3) #x00000000)))
    sandbox:   (concat #x000000007fe4cb45 #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x97, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat #x00000000 a!3) a!3) a!3)))
    sandbox:   (concat #x000000007fe4cb45 #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x95, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat #x00000000 a!3) #x00000000) a!3)))
    sandbox:   (concat #x000000007fe4cb45 #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x9d, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 a!3) #x00000000) a!3)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xa6, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat #x00000000 a!3) a!3) #x00000000)))
    sandbox:   (concat #x000000007fe4cb45 #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_150: 45 s
Thread 151 done!: dpps_xmm_m128_imm8_150
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x9a, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 #x00000000) a!3) #x00000000)))
    sandbox:   (concat #x7fe4cb4500000000 #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_153: 45 s
Thread 154 done!: dpps_xmm_m128_imm8_153
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xab, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 #x00000000) a!3) a!3)))
    sandbox:   (concat #x7fe4cb4500000000 #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_151: 45 s
Thread 152 done!: dpps_xmm_m128_imm8_151
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xae, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 a!3) a!3) #x00000000)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_149: 45 s
Thread 150 done!: dpps_xmm_m128_imm8_149
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xa7, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat #x00000000 a!3) a!3) a!3)))
    sandbox:   (concat #x000000007fe4cb45 #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xa5, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat #x00000000 a!3) #x00000000) a!3)))
    sandbox:   (concat #x000000007fe4cb45 #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_157: 45 s
Thread 158 done!: dpps_xmm_m128_imm8_157
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x9f, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 a!3) a!3) a!3)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x9b, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 #x00000000) a!3) a!3)))
    sandbox:   (concat #x7fe4cb4500000000 #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_166: 44 s
Thread 167 done!: dpps_xmm_m128_imm8_166
Execution time dpps_xmm_m128_imm8_154: 45 s
Thread 155 done!: dpps_xmm_m128_imm8_154
Execution time dpps_xmm_m128_imm8_171: 45 s
Thread 172 done!: dpps_xmm_m128_imm8_171
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0x9e, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 a!3) a!3) #x00000000)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_167: 45 s
Thread 168 done!: dpps_xmm_m128_imm8_167
Execution time dpps_xmm_m128_imm8_174: 45 s
Thread 175 done!: dpps_xmm_m128_imm8_174
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xaa, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 #x00000000) a!3) #x00000000)))
    sandbox:   (concat #x7fe4cb4500000000 #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_159: 45 s
Thread 160 done!: dpps_xmm_m128_imm8_159
Execution time dpps_xmm_m128_imm8_165: 45 s
Thread 166 done!: dpps_xmm_m128_imm8_165
Execution time dpps_xmm_m128_imm8_155: 46 s
Thread 156 done!: dpps_xmm_m128_imm8_155
Execution time dpps_xmm_m128_imm8_158: 46 s
Thread 159 done!: dpps_xmm_m128_imm8_158
Execution time dpps_xmm_m128_imm8_170: 45 s
Thread 171 done!: dpps_xmm_m128_imm8_170
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_144: 115 s
Thread 145 done!: dpps_xmm_m128_imm8_144
Completed 6000cases
Execution time dpps_xmm_m128_imm8_160: 115 s
Thread 161 done!: dpps_xmm_m128_imm8_160
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_162: 120 s
Thread 163 done!: dpps_xmm_m128_imm8_162
Completed 6000cases
Execution time dpps_xmm_m128_imm8_140: 122 s
Thread 141 done!: dpps_xmm_m128_imm8_140
Execution time dpps_xmm_m128_imm8_148: 124 s
Thread 149 done!: dpps_xmm_m128_imm8_148
Execution time dpps_xmm_m128_imm8_143: 124 s
Thread 144 done!: dpps_xmm_m128_imm8_143
Execution time dpps_xmm_m128_imm8_142: 124 s
Thread 143 done!: dpps_xmm_m128_imm8_142
Execution time dpps_xmm_m128_imm8_141: 125 s
Thread 142 done!: dpps_xmm_m128_imm8_141
Execution time dpps_xmm_m128_imm8_145: 129 s
Thread 146 done!: dpps_xmm_m128_imm8_145
Execution time dpps_xmm_m128_imm8_146: 129 s
Thread 147 done!: dpps_xmm_m128_imm8_146
Execution time dpps_xmm_m128_imm8_168: 128 s
Thread 169 done!: dpps_xmm_m128_imm8_168
Execution time dpps_xmm_m128_imm8_164: 128 s
Thread 165 done!: dpps_xmm_m128_imm8_164
Execution time dpps_xmm_m128_imm8_156: 129 s
Thread 157 done!: dpps_xmm_m128_imm8_156
Execution time dpps_xmm_m128_imm8_147: 129 s
Thread 148 done!: dpps_xmm_m128_imm8_147
Execution time dpps_xmm_m128_imm8_161: 128 s
Thread 162 done!: dpps_xmm_m128_imm8_161
Execution time dpps_xmm_m128_imm8_152: 130 s
Thread 153 done!: dpps_xmm_m128_imm8_152
Execution time dpps_xmm_m128_imm8_163: 129 s
Thread 164 done!: dpps_xmm_m128_imm8_163
Execution time dpps_xmm_m128_imm8_172: 130 s
Thread 173 done!: dpps_xmm_m128_imm8_172
[4m[1m[34mFiring 35.[0m
Thread 176 start: dpps_xmm_m128_imm8_175
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_175/dpps_xmm_m128_imm8_175.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 177 start: dpps_xmm_m128_imm8_176
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_176/dpps_xmm_m128_imm8_176.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 178 start: dpps_xmm_m128_imm8_177
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_177/dpps_xmm_m128_imm8_177.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 179 start: dpps_xmm_m128_imm8_178
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_178/dpps_xmm_m128_imm8_178.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 180 start: dpps_xmm_m128_imm8_179
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_179/dpps_xmm_m128_imm8_179.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 181 start: dpps_xmm_m128_imm8_180
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_180/dpps_xmm_m128_imm8_180.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 182 start: dpps_xmm_m128_imm8_181
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_181/dpps_xmm_m128_imm8_181.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 183 start: dpps_xmm_m128_imm8_182
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_182/dpps_xmm_m128_imm8_182.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 184 start: dpps_xmm_m128_imm8_183
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_183/dpps_xmm_m128_imm8_183.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 185 start: dpps_xmm_m128_imm8_184
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_184/dpps_xmm_m128_imm8_184.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 186 start: dpps_xmm_m128_imm8_185
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_185/dpps_xmm_m128_imm8_185.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 187 start: dpps_xmm_m128_imm8_186
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_186/dpps_xmm_m128_imm8_186.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 188 start: dpps_xmm_m128_imm8_187
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_187/dpps_xmm_m128_imm8_187.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 189 start: dpps_xmm_m128_imm8_188
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_188/dpps_xmm_m128_imm8_188.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 190 start: dpps_xmm_m128_imm8_189
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_189/dpps_xmm_m128_imm8_189.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 191 start: dpps_xmm_m128_imm8_190
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_190/dpps_xmm_m128_imm8_190.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 192 start: dpps_xmm_m128_imm8_191
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_191/dpps_xmm_m128_imm8_191.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 193 start: dpps_xmm_m128_imm8_192
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_192/dpps_xmm_m128_imm8_192.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 194 start: dpps_xmm_m128_imm8_193
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_193/dpps_xmm_m128_imm8_193.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 195 start: dpps_xmm_m128_imm8_194
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_194/dpps_xmm_m128_imm8_194.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 196 start: dpps_xmm_m128_imm8_195
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_195/dpps_xmm_m128_imm8_195.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 197 start: dpps_xmm_m128_imm8_196
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_196/dpps_xmm_m128_imm8_196.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 198 start: dpps_xmm_m128_imm8_197
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_197/dpps_xmm_m128_imm8_197.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 199 start: dpps_xmm_m128_imm8_198
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_198/dpps_xmm_m128_imm8_198.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 200 start: dpps_xmm_m128_imm8_199
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_199/dpps_xmm_m128_imm8_199.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 201 start: dpps_xmm_m128_imm8_200
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_200/dpps_xmm_m128_imm8_200.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 202 start: dpps_xmm_m128_imm8_201
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_201/dpps_xmm_m128_imm8_201.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 203 start: dpps_xmm_m128_imm8_202
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_202/dpps_xmm_m128_imm8_202.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 204 start: dpps_xmm_m128_imm8_203
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_203/dpps_xmm_m128_imm8_203.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 205 start: dpps_xmm_m128_imm8_204
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_204/dpps_xmm_m128_imm8_204.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 206 start: dpps_xmm_m128_imm8_205
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_205/dpps_xmm_m128_imm8_205.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 207 start: dpps_xmm_m128_imm8_206
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_206/dpps_xmm_m128_imm8_206.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 208 start: dpps_xmm_m128_imm8_207
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_207/dpps_xmm_m128_imm8_207.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 209 start: dpps_xmm_m128_imm8_208
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_208/dpps_xmm_m128_imm8_208.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 210 start: dpps_xmm_m128_imm8_209
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_209/dpps_xmm_m128_imm8_209.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xb6, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat #x00000000 a!4) a!4) #x00000000)))
    sandbox:   (concat #x000000007fe4cb45 #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_182: 43 s
Thread 183 done!: dpps_xmm_m128_imm8_182
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xaf, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!3 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!2)))))
  (concat (concat (concat a!3 a!3) a!3) a!3)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #xffffffffffffffff)

Completed 2000cases
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xbf, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat a!4 a!4) a!4) a!4)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_175: 44 s
Thread 176 done!: dpps_xmm_m128_imm8_175
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xb7, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat #x00000000 a!4) a!4) a!4)))
    sandbox:   (concat #x000000007fe4cb45 #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_191: 45 s
Thread 192 done!: dpps_xmm_m128_imm8_191
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xbe, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat a!4 a!4) a!4) #x00000000)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xb9, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat a!4 #x00000000) #x00000000) a!4)))
    sandbox:   (concat #x7fe4cb4500000000 #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_183: 45 s
Thread 184 done!: dpps_xmm_m128_imm8_183
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xbb, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat a!4 #x00000000) a!4) a!4)))
    sandbox:   (concat #x7fe4cb4500000000 #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_190: 45 s
Thread 191 done!: dpps_xmm_m128_imm8_190
Execution time dpps_xmm_m128_imm8_185: 46 s
Thread 186 done!: dpps_xmm_m128_imm8_185
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xb5, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat #x00000000 a!4) #x00000000) a!4)))
    sandbox:   (concat #x000000007fe4cb45 #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_187: 46 s
Thread 188 done!: dpps_xmm_m128_imm8_187
SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xba, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat a!4 #x00000000) a!4) #x00000000)))
    sandbox:   (concat #x7fe4cb4500000000 #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     e6 1c d0 0a b5 f8 02 70
%rcx     a2 52 cb a7 7e cd ba 9c
%rdx     88 f2 80 57 43 f4 46 f4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     96 a6 6e a2 04 1c d6 5d
%rsi     76 94 cb 1b 0c d9 9b b4
%rdi     4c a7 11 33 d5 d8 1c 74
%r8      2e e2 78 d0 44 6f 2d 43
%r9      21 87 d9 6d f1 32 fe 4f
%r10     9f 05 c1 2b 8f 2d 60 74
%r11     31 5d 1b ee 11 74 dd de
%r12     93 47 58 44 19 76 cc 49
%r13     c7 e5 0b 53 c4 84 7a 57
%r14     b2 35 5b d4 96 56 13 6b
%r15     0e 58 20 c5 26 c3 aa 38

%ymm0    91 0a 6b a5 fb 13 84 36 ec c1 8c b4 0e 56 59 3a c0 03 27 54 3c 41 49 e9 7d c4 6f 26 31 28 ce ec
%ymm1    7c 0a 02 43 78 f8 d8 d3 fd c5 4f c7 d9 8e 3b 24 7f e4 cb 45 24 c7 1e d0 ff ff ff ff ff ff ff ff
%ymm2    5b 4f cf 26 d2 c5 24 8f 4d 2b b6 79 2e f1 2a 67 18 9c 2c f3 1d 48 28 d7 00 00 00 00 00 00 00 01
%ymm3    97 ee 1e fb 93 cf 2b 6d fc 66 49 6d 19 1d b7 9f ef c6 75 87 ae d8 5b ba 80 00 00 00 00 00 00 00
%ymm4    37 12 c0 ee 7b d2 d0 80 3e 01 54 d1 04 ee 88 97 d5 6b e0 36 7c 1a c1 f4 6c e8 99 b1 2d 86 1f 49
%ymm5    18 89 69 38 52 57 78 64 dc a6 94 5c 67 93 07 96 8e 19 0d f7 43 a2 17 0d 26 fd 4c 32 91 64 98 e0
%ymm6    a4 76 ab a3 5e 22 3a 25 d0 e3 ad 6c 07 07 d8 ab a0 45 a3 0a b6 8a fc bf 47 5a a7 39 33 aa ed 01
%ymm7    fb 5d 87 63 b8 11 b8 15 b3 96 db 8d c6 f8 e0 5a f1 d8 82 46 38 3d a3 2e 87 18 32 c8 d1 d8 20 98
%ymm8    07 86 bf 5f 8a 62 d8 27 aa c7 6e 94 14 d8 b9 86 11 c0 a6 b7 cf ce 34 88 95 f7 e5 67 70 cd 35 a8
%ymm9    5e 06 e9 6a fe 63 aa 9f d9 48 c7 b2 9e 00 43 09 ec 6b 50 65 5a 90 bf a3 c1 f1 6e 38 5b 77 53 f4
%ymm10   ac 79 26 70 1a 20 86 b0 21 23 06 82 4a be bb 98 20 bb 54 16 cf e9 c6 6a 8f 36 ab ec 75 ba 7d 3c
%ymm11   1c 04 5c 78 57 e3 52 e7 c8 32 61 18 11 3e 12 8e f4 54 d3 5c 34 17 07 1d 48 1e 57 de 8f 21 33 a3
%ymm12   e3 58 03 54 3c ff f8 c4 a8 15 71 c0 4c 3f 5f 34 2e 21 22 9f 2d ce cc d1 9a b5 ca 7d 6d ab 25 8f
%ymm13   e2 f6 a8 b9 13 50 b6 bf 13 b6 c7 4f 0e b2 de 4e 66 9f ee 31 71 cd 0f d1 9f 40 05 ce a6 50 04 29
%ymm14   13 3a b3 66 58 bc be 9e a9 6e e8 e9 5a 32 22 0b 23 6f 2d d5 09 8e e7 d8 1d 1a c9 4b 7a 88 46 ac
%ymm15   fa 28 d3 01 15 98 4e ae 40 91 f0 a2 e8 82 b9 ff 28 87 dd 1d 64 6d f0 8e 64 62 a7 8c 45 8d c3 f9

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   a7 0b e5 90 4f 61 2a 53 
00000006 fffffff0   v v v v v v v v   a9 65 12 8a 24 18 bd d2 
00000006 ffffffe8   v v v v v v v v   92 56 f9 ee 22 bb 93 12 
00000006 ffffffe0   v v v v v v v v   0c ea 30 7a a8 31 d2 17 
00000006 ffffffd8   v v v v v v v v   bc 84 66 fc b8 c5 41 1f 
00000006 ffffffd0   v v v v v v v v   40 fa cd 52 85 66 d9 a4 
00000006 ffffffc8   v v v v v v v v   34 3e 5b 0f ae a9 e2 92 
00000006 ffffffc0   v v v v v v v v   41 ff a8 91 74 4e b1 c0 
00000006 ffffffb8   v v v v v v v v   cc a1 bb 99 84 47 51 ee 
00000006 ffffffb0   v v v v v v v v   74 67 79 e1 32 9b 49 25 
00000006 ffffffa8   v v v v v v v v   8f b1 2d 1c 68 e3 ea b0 
00000006 ffffffa0   v v v v v v v v   8a 59 e0 b4 82 10 05 33 
00000006 ffffff98   v v v v v v v v   1c 74 47 96 d2 ea 74 93 
00000006 ffffff90   v v v v v v v v   35 de 98 0d 0b 97 f8 73 
00000006 ffffff88   v v v v v v v v   49 49 32 b8 59 90 cf d6 
00000006 ffffff80   v v v v v v v v   d7 d0 ae 4f f3 91 eb 86 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xbd, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_156206 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_156206 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_156206
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_156206
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single #x00000000 (mul_single #x7fe4cb45 a!3)))))
  (concat (concat (concat a!4 a!4) #x00000000) a!4)))
    sandbox:   (concat #x7fe4cb457fe4cb45 #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_181: 46 s
Thread 182 done!: dpps_xmm_m128_imm8_181
Execution time dpps_xmm_m128_imm8_186: 46 s
Thread 187 done!: dpps_xmm_m128_imm8_186
Execution time dpps_xmm_m128_imm8_189: 47 s
Thread 190 done!: dpps_xmm_m128_imm8_189
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xb3, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #x7fffffff a!2))
                       (add_single #x00000000 (mul_single #x4aa03bbb a!3)))))
  (concat (concat #x0000000000000000 a!4) a!4)))
    sandbox:   (concat #x0000000000000000 #xffffffff7fffffff)

Execution time dpps_xmm_m128_imm8_179: 54 s
Thread 180 done!: dpps_xmm_m128_imm8_179
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xbc, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #x7fffffff a!2))
                       (add_single #x00000000 (mul_single #x4aa03bbb a!3)))))
  (concat (concat (concat a!4 a!4) #x00000000) #x00000000)))
    sandbox:   (concat #xffffffff7fffffff #x0000000000000000)

Execution time dpps_xmm_m128_imm8_188: 54 s
Thread 189 done!: dpps_xmm_m128_imm8_188
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 3000cases
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xc9, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2)))
                   #x00000000)))
  (concat (concat a!3 #x00000000)
          (add_single #x00000000
                      (add_single (mul_single #x73f27153 a!1)
                                  (mul_single #x7f9d1898 a!2))))))
    sandbox:   (concat #x7ff7223200000000 #x000000007fdd1898)

Execution time dpps_xmm_m128_imm8_201: 61 s
Thread 202 done!: dpps_xmm_m128_imm8_201
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xcc, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2)))
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
  (concat (concat a!3 #x00000000) #x00000000)))
    sandbox:   (concat #x7ff722327fdd1898 #x0000000000000000)

Execution time dpps_xmm_m128_imm8_204: 63 s
Thread 205 done!: dpps_xmm_m128_imm8_204
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xc7, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat #x00000000
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
(let ((a!4 (concat a!3
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
  (concat a!4
          (add_single #x00000000
                      (add_single (mul_single #x73f27153 a!1)
                                  (mul_single #x7f9d1898 a!2)))))))
    sandbox:   (concat #x000000007fdd1898 #x7ff722327fdd1898)

SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xcf, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2)))
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
(let ((a!4 (concat a!3
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
  (concat a!4
          (add_single #x00000000
                      (add_single (mul_single #x73f27153 a!1)
                                  (mul_single #x7f9d1898 a!2)))))))
    sandbox:   (concat #x7ff722327fdd1898 #x7ff722327fdd1898)

SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xc6, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat #x00000000
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
(let ((a!4 (concat a!3
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
  (concat a!4 #x00000000))))
    sandbox:   (concat #x000000007fdd1898 #x7ff7223200000000)

Execution time dpps_xmm_m128_imm8_199: 65 s
Thread 200 done!: dpps_xmm_m128_imm8_199
Execution time dpps_xmm_m128_imm8_207: 65 s
Thread 208 done!: dpps_xmm_m128_imm8_207
Execution time dpps_xmm_m128_imm8_198: 66 s
Thread 199 done!: dpps_xmm_m128_imm8_198
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xce, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2)))
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
(let ((a!4 (concat a!3
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
  (concat a!4 #x00000000))))
    sandbox:   (concat #x7ff722327fdd1898 #x7ff7223200000000)

SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xcb, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2)))
                   #x00000000)))
(let ((a!4 (concat a!3
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
  (concat a!4
          (add_single #x00000000
                      (add_single (mul_single #x73f27153 a!1)
                                  (mul_single #x7f9d1898 a!2)))))))
    sandbox:   (concat #x7ff7223200000000 #x7ff722327fdd1898)

Execution time dpps_xmm_m128_imm8_206: 66 s
Thread 207 done!: dpps_xmm_m128_imm8_206
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xc3, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat #x0000000000000000
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
  (concat a!3
          (add_single #x00000000
                      (add_single (mul_single #x73f27153 a!1)
                                  (mul_single #x7f9d1898 a!2))))))
    sandbox:   (concat #x0000000000000000 #x7ff722327fdd1898)

Execution time dpps_xmm_m128_imm8_203: 66 s
Thread 204 done!: dpps_xmm_m128_imm8_203
Execution time dpps_xmm_m128_imm8_195: 67 s
Thread 196 done!: dpps_xmm_m128_imm8_195
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xcd, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!3 (concat (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2)))
                   (add_single #x00000000
                               (add_single (mul_single #x73f27153 a!1)
                                           (mul_single #x7f9d1898 a!2))))))
  (concat (concat a!3 #x00000000)
          (add_single #x00000000
                      (add_single (mul_single #x73f27153 a!1)
                                  (mul_single #x7f9d1898 a!2))))))
    sandbox:   (concat #x7ff722327fdd1898 #x000000007fdd1898)

Completed 3000cases
Execution time dpps_xmm_m128_imm8_205: 67 s
Thread 206 done!: dpps_xmm_m128_imm8_205
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_208: 108 s
Thread 209 done!: dpps_xmm_m128_imm8_208
Completed 6000cases
Execution time dpps_xmm_m128_imm8_176: 115 s
Thread 177 done!: dpps_xmm_m128_imm8_176
Execution time dpps_xmm_m128_imm8_192: 116 s
Thread 193 done!: dpps_xmm_m128_imm8_192
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_194: 124 s
Thread 195 done!: dpps_xmm_m128_imm8_194
Execution time dpps_xmm_m128_imm8_202: 126 s
Thread 203 done!: dpps_xmm_m128_imm8_202
Execution time dpps_xmm_m128_imm8_200: 128 s
Thread 201 done!: dpps_xmm_m128_imm8_200
Execution time dpps_xmm_m128_imm8_196: 128 s
Thread 197 done!: dpps_xmm_m128_imm8_196
Execution time dpps_xmm_m128_imm8_193: 128 s
Thread 194 done!: dpps_xmm_m128_imm8_193
Execution time dpps_xmm_m128_imm8_197: 130 s
Thread 198 done!: dpps_xmm_m128_imm8_197
Execution time dpps_xmm_m128_imm8_177: 130 s
Thread 178 done!: dpps_xmm_m128_imm8_177
Execution time dpps_xmm_m128_imm8_180: 131 s
Thread 181 done!: dpps_xmm_m128_imm8_180
Execution time dpps_xmm_m128_imm8_178: 131 s
Thread 179 done!: dpps_xmm_m128_imm8_178
Execution time dpps_xmm_m128_imm8_209: 131 s
Thread 210 done!: dpps_xmm_m128_imm8_209
Execution time dpps_xmm_m128_imm8_184: 132 s
Thread 185 done!: dpps_xmm_m128_imm8_184
[4m[1m[34mFiring 35.[0m
Thread 211 start: dpps_xmm_m128_imm8_210
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_210/dpps_xmm_m128_imm8_210.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 212 start: dpps_xmm_m128_imm8_211
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_211/dpps_xmm_m128_imm8_211.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 213 start: dpps_xmm_m128_imm8_212
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_212/dpps_xmm_m128_imm8_212.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 214 start: dpps_xmm_m128_imm8_213
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_213/dpps_xmm_m128_imm8_213.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 215 start: dpps_xmm_m128_imm8_214
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_214/dpps_xmm_m128_imm8_214.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 216 start: dpps_xmm_m128_imm8_215
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_215/dpps_xmm_m128_imm8_215.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 217 start: dpps_xmm_m128_imm8_216
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_216/dpps_xmm_m128_imm8_216.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 218 start: dpps_xmm_m128_imm8_217
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_217/dpps_xmm_m128_imm8_217.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 219 start: dpps_xmm_m128_imm8_218
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_218/dpps_xmm_m128_imm8_218.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 220 start: dpps_xmm_m128_imm8_219
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_219/dpps_xmm_m128_imm8_219.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 221 start: dpps_xmm_m128_imm8_220
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_220/dpps_xmm_m128_imm8_220.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 222 start: dpps_xmm_m128_imm8_221
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_221/dpps_xmm_m128_imm8_221.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 223 start: dpps_xmm_m128_imm8_222
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_222/dpps_xmm_m128_imm8_222.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 224 start: dpps_xmm_m128_imm8_223
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_223/dpps_xmm_m128_imm8_223.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 225 start: dpps_xmm_m128_imm8_224
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_224/dpps_xmm_m128_imm8_224.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 226 start: dpps_xmm_m128_imm8_225
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_225/dpps_xmm_m128_imm8_225.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 227 start: dpps_xmm_m128_imm8_226
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_226/dpps_xmm_m128_imm8_226.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 228 start: dpps_xmm_m128_imm8_227
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_227/dpps_xmm_m128_imm8_227.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 229 start: dpps_xmm_m128_imm8_228
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_228/dpps_xmm_m128_imm8_228.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 230 start: dpps_xmm_m128_imm8_229
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_229/dpps_xmm_m128_imm8_229.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 231 start: dpps_xmm_m128_imm8_230
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_230/dpps_xmm_m128_imm8_230.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 232 start: dpps_xmm_m128_imm8_231
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_231/dpps_xmm_m128_imm8_231.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 233 start: dpps_xmm_m128_imm8_232
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_232/dpps_xmm_m128_imm8_232.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 234 start: dpps_xmm_m128_imm8_233
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_233/dpps_xmm_m128_imm8_233.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 235 start: dpps_xmm_m128_imm8_234
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_234/dpps_xmm_m128_imm8_234.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 236 start: dpps_xmm_m128_imm8_235
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_235/dpps_xmm_m128_imm8_235.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 237 start: dpps_xmm_m128_imm8_236
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_236/dpps_xmm_m128_imm8_236.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 238 start: dpps_xmm_m128_imm8_237
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_237/dpps_xmm_m128_imm8_237.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 239 start: dpps_xmm_m128_imm8_238
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_238/dpps_xmm_m128_imm8_238.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 240 start: dpps_xmm_m128_imm8_239
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_239/dpps_xmm_m128_imm8_239.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 241 start: dpps_xmm_m128_imm8_240
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_240/dpps_xmm_m128_imm8_240.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 242 start: dpps_xmm_m128_imm8_241
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_241/dpps_xmm_m128_imm8_241.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 243 start: dpps_xmm_m128_imm8_242
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_242/dpps_xmm_m128_imm8_242.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 244 start: dpps_xmm_m128_imm8_243
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_243/dpps_xmm_m128_imm8_243.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 245 start: dpps_xmm_m128_imm8_244
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_244/dpps_xmm_m128_imm8_244.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xd5, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat #x00000000 a!4) #x00000000) a!4)))
    sandbox:   (concat #x00000000ffe7eecd #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_213: 42 s
Thread 214 done!: dpps_xmm_m128_imm8_213
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xdf, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 a!4) a!4) a!4)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xd9, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 #x00000000) #x00000000) a!4)))
    sandbox:   (concat #xffe7eecd00000000 #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xde, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 a!4) a!4) #x00000000)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_223: 43 s
Thread 224 done!: dpps_xmm_m128_imm8_223
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xd7, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat #x00000000 a!4) a!4) a!4)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_217: 43 s
Thread 218 done!: dpps_xmm_m128_imm8_217
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xef, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 a!4) a!4) a!4)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xeb, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 #x00000000) a!4) a!4)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_222: 44 s
Thread 223 done!: dpps_xmm_m128_imm8_222
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xdb, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 #x00000000) a!4) a!4)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xe7, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat #x00000000 a!4) a!4) a!4)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_215: 44 s
Thread 216 done!: dpps_xmm_m128_imm8_215
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xea, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 #x00000000) a!4) #x00000000)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_239: 43 s
Thread 240 done!: dpps_xmm_m128_imm8_239
Execution time dpps_xmm_m128_imm8_235: 43 s
Thread 236 done!: dpps_xmm_m128_imm8_235
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xd6, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat #x00000000 a!4) a!4) #x00000000)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xdd, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 a!4) #x00000000) a!4)))
    sandbox:   (concat #xffe7eecdffe7eecd #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_234: 43 s
Thread 235 done!: dpps_xmm_m128_imm8_234
Execution time dpps_xmm_m128_imm8_219: 44 s
Thread 220 done!: dpps_xmm_m128_imm8_219
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xed, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 a!4) #x00000000) a!4)))
    sandbox:   (concat #xffe7eecdffe7eecd #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_231: 43 s
Thread 232 done!: dpps_xmm_m128_imm8_231
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xe5, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat #x00000000 a!4) #x00000000) a!4)))
    sandbox:   (concat #x00000000ffe7eecd #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xee, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 a!4) a!4) #x00000000)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xda, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #xffffffff a!1) #x00000000)
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 #x00000000) a!4) #x00000000)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_214: 45 s
Thread 215 done!: dpps_xmm_m128_imm8_214
Execution time dpps_xmm_m128_imm8_221: 45 s
Thread 222 done!: dpps_xmm_m128_imm8_221
Execution time dpps_xmm_m128_imm8_237: 44 s
Thread 238 done!: dpps_xmm_m128_imm8_237
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xe9, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat a!4 #x00000000) #x00000000) a!4)))
    sandbox:   (concat #xffe7eecd00000000 #x00000000ffffffff)

Execution time dpps_xmm_m128_imm8_229: 44 s
Thread 230 done!: dpps_xmm_m128_imm8_229
Execution time dpps_xmm_m128_imm8_238: 44 s
Thread 239 done!: dpps_xmm_m128_imm8_238
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xe6, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #xffffffff a!1))
                       (add_single (mul_single #xffe7eecd a!2)
                                   (mul_single #x01e9ee73 a!3)))))
  (concat (concat (concat #x00000000 a!4) a!4) #x00000000)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_218: 45 s
Thread 219 done!: dpps_xmm_m128_imm8_218
Execution time dpps_xmm_m128_imm8_233: 44 s
Thread 234 done!: dpps_xmm_m128_imm8_233
Execution time dpps_xmm_m128_imm8_230: 44 s
Thread 231 done!: dpps_xmm_m128_imm8_230
Completed 2000cases
Completed 2000cases
Completed 2000cases
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xf3, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #x7fffffff a!2))
                       (add_single (mul_single #x04f3b09d a!3)
                                   (mul_single #x4aa03bbb a!4)))))
  (concat (concat #x0000000000000000 a!5) a!5)))
    sandbox:   (concat #x0000000000000000 #xffffffff7fffffff)

Execution time dpps_xmm_m128_imm8_243: 51 s
Thread 244 done!: dpps_xmm_m128_imm8_243
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 2000cases
Completed 3000cases
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xd3, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #x00000000 a!1) #x00000000)
                       (add_single (mul_single #x73f27153 a!2)
                                   (mul_single #x7f9d1898 a!3)))))
  (concat (concat #x0000000000000000 a!4) a!4)))
    sandbox:   (concat #x0000000000000000 #x7ff722327fdd1898)

SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xe3, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #x80000000 a!1))
                       (add_single (mul_single #x73f27153 a!2)
                                   (mul_single #x7f9d1898 a!3)))))
  (concat (concat #x0000000000000000 a!4) a!4)))
    sandbox:   (concat #x0000000000000000 #x7ff722327fdd1898)

Execution time dpps_xmm_m128_imm8_211: 63 s
Thread 212 done!: dpps_xmm_m128_imm8_211
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xdc, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single (mul_single #x00000000 a!1) #x00000000)
                       (add_single (mul_single #x73f27153 a!2)
                                   (mul_single #x7f9d1898 a!3)))))
  (concat (concat (concat a!4 a!4) #x00000000) #x00000000)))
    sandbox:   (concat #x7ff722327fdd1898 #x0000000000000000)

Execution time dpps_xmm_m128_imm8_227: 64 s
Thread 228 done!: dpps_xmm_m128_imm8_227
SIGNAL 0 [normal exit]

%rax     14 13 19 10 ce 65 f8 cd
%rcx     59 bc 83 8a f8 23 eb b1
%rdx     88 ae 23 f7 e3 97 93 cd
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     0a 76 35 3d 1d 78 ba 93
%rsi     00 48 9b 31 bf ed 0e c8
%rdi     64 ba bb f2 f4 6b 78 fa
%r8      8a bf 7d f7 3f e6 4f 70
%r9      35 80 1e 6c 75 a7 37 38
%r10     03 5d 3c 09 5d f4 6d 2c
%r11     f5 0a b2 84 a6 f7 c9 b4
%r12     a6 83 f3 6e f9 34 f1 01
%r13     75 cc 9c 49 97 1c 2b 2a
%r14     b1 16 30 fd 12 d2 c0 09
%r15     c1 72 62 bf 7d 58 0d f9

%ymm0    a4 e0 12 50 1f 9f ee 60 22 96 52 29 e4 3c f9 e7 2a 26 27 20 b1 5b 84 68 c4 68 3d 99 c2 ba a6 53
%ymm1    c6 dc 8c 0e 38 ac fc e8 8c 5c fa 2c 3a 64 da 11 7f 9d 18 98 73 f2 71 53 80 00 00 00 00 00 00 00
%ymm2    67 c3 12 40 fc 35 b4 ee fd 08 f2 15 7b 96 1b 4f 5b b7 75 4a 37 d7 31 9f 00 00 00 00 00 00 00 80
%ymm3    61 44 b3 0c dd f0 fa 9c f4 c5 e8 05 c8 e0 13 b3 65 7d 98 16 21 e1 a1 d7 ff ff ff ff ff ff ff ff
%ymm4    06 63 33 77 02 ee c4 f6 11 d3 fb 75 df 36 8c da 6e ac c7 bb 47 4a 23 31 28 42 90 51 99 c6 ab 8f
%ymm5    f0 37 bd 12 31 5a df b9 57 f1 f5 61 df 22 66 6a 42 2f de 68 c1 32 a1 05 eb 57 e2 ba 2f 9f 2a de
%ymm6    cd ba fd e5 c9 c5 28 b7 94 ce d7 db 76 e6 e5 15 07 c3 af 9c 81 7f be 18 be 8c 77 b9 a1 1f d7 e7
%ymm7    99 ae 55 c5 e1 9b c8 fb d2 02 d3 1b 6e 05 43 93 8f 5d ad 7a 56 ea cb b9 69 4b fb 50 8d 6e d9 d4
%ymm8    d4 a9 a9 a5 10 fb 50 4b 1a b4 83 1e e2 81 4b c7 13 45 84 80 b6 27 d2 3c d1 e8 71 17 7f 26 1c 2f
%ymm9    66 81 ac a1 ad 02 f8 07 f2 fd b7 a6 e3 03 23 c4 20 a2 79 59 8f 34 d5 0f 7d ae 3c 41 dd 54 cf c5
%ymm10   37 8b 30 bc 25 af 10 84 02 0d 8c fa 1b 8f 43 75 ac 40 52 e7 1f b0 6e c6 21 3a f1 12 bc 43 d5 7b
%ymm11   0b dc 7f 05 a5 f3 d5 e9 ce 26 d9 4a 24 cb be 29 b0 2f e6 3b 83 a6 e9 9c 87 39 2e c0 18 f4 cf 06
%ymm12   e5 7c 3f 97 70 63 18 6b be 25 96 d5 56 70 fc 0c 4c 30 4d 22 80 1e 3c 45 9a 95 5c fe 0e 23 d0 4e
%ymm13   34 31 91 24 4c 15 e4 b4 a5 81 9c 3a c3 77 a4 ee 20 34 f2 14 e8 c2 c7 c5 41 a9 89 fc 0e f4 9f 10
%ymm14   eb 93 2c ba 5f fb 29 3b af 13 56 fa 6e d5 5e 34 11 e7 90 23 c7 5c 30 b2 74 6e eb af 2d 42 25 31
%ymm15   a3 e8 44 51 fc b1 25 42 52 2a 19 17 7b 05 c1 80 97 ec 22 62 da 3a d2 b7 73 75 87 c1 01 18 d5 52

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   22 05 bc d2 61 ad 29 f1 
00000006 fffffff0   v v v v v v v v   d8 34 21 4c 89 48 55 0d 
00000006 ffffffe8   v v v v v v v v   d6 ca 7e e1 7f b7 22 32 
00000006 ffffffe0   v v v v v v v v   d6 a3 9d a9 95 bc 54 50 
00000006 ffffffd8   v v v v v v v v   a4 0f a9 6f d5 f5 d0 8c 
00000006 ffffffd0   v v v v v v v v   ab d9 f6 7c 72 8b 8e f5 
00000006 ffffffc8   v v v v v v v v   4b c7 bf 4d e1 7e 95 2c 
00000006 ffffffc0   v v v v v v v v   0e e1 55 45 18 45 a7 34 
00000006 ffffffb8   v v v v v v v v   3a b4 9f 48 4a f6 96 2e 
00000006 ffffffb0   v v v v v v v v   67 6b ee 7d 40 c7 36 fe 
00000006 ffffffa8   v v v v v v v v   e5 40 b8 b5 70 b4 d7 c9 
00000006 ffffffa0   v v v v v v v v   c9 10 9e e3 0b f3 95 f1 
00000006 ffffff98   v v v v v v v v   6a a9 b2 1b 8f 2b 40 ea 
00000006 ffffff90   v v v v v v v v   2a 26 47 42 e2 f5 46 30 
00000006 ffffff88   v v v v v v v v   d0 04 de a6 eb c6 2b e5 
00000006 ffffff80   v v v v v v v v   05 ab 4e 19 89 ec 3f 4e 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xec, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe4)))))
      (a!2 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffe8)))))
      (a!3 (concat (select TMP_ARR_64_8_442328 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_442328 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_442328
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_442328
                                           #x00000006ffffffec))))))
(let ((a!4 (add_single (add_single #x00000000 (mul_single #x80000000 a!1))
                       (add_single (mul_single #x73f27153 a!2)
                                   (mul_single #x7f9d1898 a!3)))))
  (concat (concat (concat a!4 a!4) #x00000000) #x00000000)))
    sandbox:   (concat #x7ff722327fdd1898 #x0000000000000000)

Execution time dpps_xmm_m128_imm8_220: 64 s
Thread 221 done!: dpps_xmm_m128_imm8_220
Completed 3000cases
Execution time dpps_xmm_m128_imm8_236: 63 s
Thread 237 done!: dpps_xmm_m128_imm8_236
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 3000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 4000cases
Completed 4000cases
Completed 4000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Completed 6000cases
Completed 5000cases
Completed 5000cases
Completed 5000cases
Execution time dpps_xmm_m128_imm8_224: 108 s
Thread 225 done!: dpps_xmm_m128_imm8_224
Execution time dpps_xmm_m128_imm8_240: 110 s
Thread 241 done!: dpps_xmm_m128_imm8_240
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_242: 123 s
Thread 243 done!: dpps_xmm_m128_imm8_242
Execution time dpps_xmm_m128_imm8_216: 126 s
Thread 217 done!: dpps_xmm_m128_imm8_216
Execution time dpps_xmm_m128_imm8_210: 127 s
Thread 211 done!: dpps_xmm_m128_imm8_210
Execution time dpps_xmm_m128_imm8_225: 127 s
Thread 226 done!: dpps_xmm_m128_imm8_225
Execution time dpps_xmm_m128_imm8_228: 127 s
Thread 229 done!: dpps_xmm_m128_imm8_228
Execution time dpps_xmm_m128_imm8_212: 128 s
Thread 213 done!: dpps_xmm_m128_imm8_212
Execution time dpps_xmm_m128_imm8_232: 127 s
Thread 233 done!: dpps_xmm_m128_imm8_232
Execution time dpps_xmm_m128_imm8_226: 129 s
Thread 227 done!: dpps_xmm_m128_imm8_226
Execution time dpps_xmm_m128_imm8_241: 129 s
Thread 242 done!: dpps_xmm_m128_imm8_241
Execution time dpps_xmm_m128_imm8_244: 130 s
Thread 245 done!: dpps_xmm_m128_imm8_244
[4m[1m[34mFiring Last 11[0m
Thread 246 start: dpps_xmm_m128_imm8_245
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_245/dpps_xmm_m128_imm8_245.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 247 start: dpps_xmm_m128_imm8_246
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_246/dpps_xmm_m128_imm8_246.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 248 start: dpps_xmm_m128_imm8_247
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_247/dpps_xmm_m128_imm8_247.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 249 start: dpps_xmm_m128_imm8_248
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_248/dpps_xmm_m128_imm8_248.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 250 start: dpps_xmm_m128_imm8_249
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_249/dpps_xmm_m128_imm8_249.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 251 start: dpps_xmm_m128_imm8_250
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_250/dpps_xmm_m128_imm8_250.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 252 start: dpps_xmm_m128_imm8_251
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_251/dpps_xmm_m128_imm8_251.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 253 start: dpps_xmm_m128_imm8_252
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_252/dpps_xmm_m128_imm8_252.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 254 start: dpps_xmm_m128_imm8_253
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_253/dpps_xmm_m128_imm8_253.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 255 start: dpps_xmm_m128_imm8_254
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_254/dpps_xmm_m128_imm8_254.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Thread 256 start: dpps_xmm_m128_imm8_255
timeout 30m  /home/sdasgup3/Github/strata/stoke/./bin/stoke_check_circuit --strata_path /home/sdasgup3/Github/strata-data/circuits --target concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/dpps_xmm_m128_imm8_255/dpps_xmm_m128_imm8_255.s --functions /home/sdasgup3/Github/strata-data/data-regs/functions --testcases concrete_instances/memory-variants/dpps_xmm_m128_imm8/instructions/../testcases.09.tc --def_in "{ %rbx %xmm1 }" --live_out "{ %xmm1 }" --maybe_undef_out "{ }" 
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
Reading the Testsuit
Preparing Sandbox
Run 6630 tests
Collect Results
Check Equivalence
Completed 1000cases
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xf5, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat #x00000000 a!5) #x00000000) a!5)))
    sandbox:   (concat #x00000000ffe7eecd #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xf7, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat #x00000000 a!5) a!5) a!5)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xfa, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat a!5 #x00000000) a!5) #x00000000)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffff00000000)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xf9, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat a!5 #x00000000) #x00000000) a!5)))
    sandbox:   (concat #xffe7eecd00000000 #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xfd, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat a!5 a!5) #x00000000) a!5)))
    sandbox:   (concat #xffe7eecdffe7eecd #x00000000ffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xfb, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat a!5 #x00000000) a!5) a!5)))
    sandbox:   (concat #xffe7eecd00000000 #xffffffffffffffff)

SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xff, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat a!5 a!5) a!5) a!5)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffffffffffff)

Execution time dpps_xmm_m128_imm8_245: 26 s
Thread 246 done!: dpps_xmm_m128_imm8_245
Execution time dpps_xmm_m128_imm8_247: 26 s
Thread 248 done!: dpps_xmm_m128_imm8_247
Execution time dpps_xmm_m128_imm8_250: 26 s
Thread 251 done!: dpps_xmm_m128_imm8_250
Execution time dpps_xmm_m128_imm8_249: 26 s
Thread 250 done!: dpps_xmm_m128_imm8_249
Execution time dpps_xmm_m128_imm8_253: 26 s
Thread 254 done!: dpps_xmm_m128_imm8_253
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xfe, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat a!5 a!5) a!5) #x00000000)))
    sandbox:   (concat #xffe7eecdffe7eecd #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_251: 26 s
Thread 252 done!: dpps_xmm_m128_imm8_251
Execution time dpps_xmm_m128_imm8_255: 26 s
Thread 256 done!: dpps_xmm_m128_imm8_255
Execution time dpps_xmm_m128_imm8_254: 26 s
Thread 255 done!: dpps_xmm_m128_imm8_254
SIGNAL 0 [normal exit]

%rax     b1 1a cc 7a 08 37 4e df
%rcx     90 f5 d9 e2 64 2b 3f b7
%rdx     dc 35 3c cd fd 64 ec a9
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     75 e0 89 cc 50 94 f3 6e
%rsi     61 1f a7 81 42 72 45 75
%rdi     99 e5 8e fc da 19 ad ae
%r8      96 e3 79 28 b3 b0 f9 3a
%r9      75 ae c7 00 39 e6 77 6c
%r10     76 ee d6 c8 8d b7 21 0c
%r11     d0 18 36 95 7f 50 07 83
%r12     ae ed 66 42 57 83 c9 2f
%r13     a7 52 96 9b dd e7 d4 dd
%r14     63 f6 23 e0 7f 34 09 b7
%r15     ac 90 fb 7c c0 e3 46 2a

%ymm0    75 ce d9 b0 22 49 b5 a5 89 d2 5f 5e 6e 69 3b 8e e9 07 85 32 60 33 9c c5 56 b5 f1 79 06 03 13 c4
%ymm1    1f 1c 46 33 a7 78 5a f7 56 11 42 b1 88 70 52 2a 01 e9 ee 73 ff e7 ee cd ff ff ff ff ff ff ff ff
%ymm2    ae a9 0f 96 8a f2 50 56 4b d7 fc 54 81 ea 12 d0 62 a2 7e 38 a0 95 49 2d ff ff ff ff ff ff ff ff
%ymm3    37 d5 3f 90 27 95 81 90 0b 8e 40 b5 43 69 b9 ef e8 ce dd 18 6c 3b 9a 34 ff ff ff ff ff ff ff ff
%ymm4    74 98 7c 07 61 a6 c8 d1 7f 32 50 ef 27 c1 ae 72 7e 45 b9 8e 5d ea b1 45 7e 75 ab 49 da a6 5e 6d
%ymm5    ec 54 5d 12 e0 c5 96 d9 64 ef 11 93 70 de 43 81 b7 81 d2 45 03 8d 8c 75 2f a2 c4 ea 24 4e 3e da
%ymm6    58 89 38 bc 9d e4 5f 8b 04 9a f5 2b 36 05 1a a3 95 3c 60 14 84 df 42 3f db b5 b2 66 85 10 a2 9b
%ymm7    8e 45 2a b3 ed a1 7b 30 04 96 d1 79 92 36 84 66 00 7e 4c 5c e9 10 fc d4 8b 1d 92 4c 41 dd 9a db
%ymm8    82 44 af bd b6 6a 93 02 7d f2 87 4d ee f1 7c 75 5f 45 f1 f8 45 72 ac e9 89 9c ed b5 11 d0 22 c4
%ymm9    a8 9b a9 d6 19 64 26 5c ae bc c9 ac 3e d7 24 f1 e9 33 75 74 d4 30 83 dc ea 10 2f 01 87 93 14 d2
%ymm10   8c df d0 ce 37 35 25 61 1b c1 3b bf 12 7f f6 66 40 1f 42 4f 36 0e d9 c2 3a a9 3f 5e bf 2f 2e bd
%ymm11   3c a1 90 3d 15 b0 6d 47 79 38 21 17 1c 60 dc 5d 4e 5d 66 e7 1d 47 a5 ce 10 97 f4 4e 5d 4b 0e ff
%ymm12   75 43 8b d7 06 ea 47 c9 d4 96 5c 8d 1d 24 6c 06 07 0b 29 aa bd cc 44 d6 af fd 30 e1 ec 99 ec 9e
%ymm13   67 4b e7 ef d5 a4 64 fe 9e 7a b7 d5 a5 21 79 18 03 55 ac fd 4d a0 d4 a3 e3 08 5f 0d 59 62 dc 78
%ymm14   8d f3 95 c9 8b 4a e2 9c 74 3d 38 76 9f be be ca 18 9d 51 00 9a fc 54 9c af b4 c8 0c d1 c0 ad c4
%ymm15   1a 2b 90 d8 9e 9d 43 d4 12 f9 f2 76 84 b5 3e 0e 15 80 50 4b 67 b2 f9 67 18 fd 12 7c 4e 5e b3 42

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   6c f0 52 36 5c 06 33 a5 
00000006 fffffff0   v v v v v v v v   c5 1d 02 61 37 0c ae a0 
00000006 ffffffe8   v v v v v v v v   bd 1e 33 7b ac 13 c2 80 
00000006 ffffffe0   v v v v v v v v   f0 ea 5f 19 8a e1 f0 36 
00000006 ffffffd8   v v v v v v v v   94 4c 03 b7 41 16 a2 64 
00000006 ffffffd0   v v v v v v v v   e5 f6 b3 97 4e 90 6c 42 
00000006 ffffffc8   v v v v v v v v   71 20 b8 2c 23 d8 21 d6 
00000006 ffffffc0   v v v v v v v v   5f 7d 29 54 4d a4 33 dc 
00000006 ffffffb8   v v v v v v v v   0b ec 15 dc 31 ac b1 4e 
00000006 ffffffb0   v v v v v v v v   a8 23 2b 0c 1e 4c 8a 45 
00000006 ffffffa8   v v v v v v v v   fd e0 0a 4c 79 a4 ad 0b 
00000006 ffffffa0   v v v v v v v v   30 84 21 71 99 46 c7 2e 
00000006 ffffff98   v v v v v v v v   bb 69 2b e3 04 8e 23 9c 
00000006 ffffff90   v v v v v v v v   04 df 82 d9 4e aa 3b b1 
00000006 ffffff88   v v v v v v v v   67 66 9f 6e 74 29 e9 bf 
00000006 ffffff80   v v v v v v v v   eb db a9 6b 8b 5e 03 d8 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xf6, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_139694 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_139694 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_139694
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_139694
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #xffffffff a!2))
                       (add_single (mul_single #xffe7eecd a!3)
                                   (mul_single #x01e9ee73 a!4)))))
  (concat (concat (concat #x00000000 a!5) a!5) #x00000000)))
    sandbox:   (concat #x00000000ffe7eecd #xffffffff00000000)

Execution time dpps_xmm_m128_imm8_246: 28 s
Thread 247 done!: dpps_xmm_m128_imm8_246
SIGNAL 0 [normal exit]

%rax     48 d6 de 21 b5 ff 7b 53
%rcx     24 85 00 f3 bc fa 7b ef
%rdx     1a ad c3 ed 6c 58 85 b4
%rbx     00 00 00 06 ff ff ff e0
%rsp     00 00 00 06 ff ff ff f8
%rbp     e5 cf cb 31 ab 45 31 b7
%rsi     f4 57 ff ea 3d 51 27 50
%rdi     57 ae 1b 8a fe 5e 38 a1
%r8      07 fa 7c 4f 71 45 13 d7
%r9      5b c5 81 0b df b2 40 ae
%r10     b6 87 f0 15 93 99 16 a9
%r11     d8 0a 62 01 b3 b4 e6 29
%r12     7a cc 43 cc c5 49 4f 76
%r13     a9 ea 1e 00 8e 59 7e 83
%r14     9c 01 c4 73 4a 3c 83 35
%r15     8e 83 59 18 ab 4f b5 aa

%ymm0    f0 43 20 47 b5 9d ee 9d f2 9e e7 48 02 e6 84 8e 9c 47 0b 67 9e 21 48 9e 93 ef 20 0f 75 53 cc a9
%ymm1    a2 10 03 b6 20 c0 96 d8 0b f9 ea 6e 07 4c 86 bf 4a a0 3b bb 04 f3 b0 9d 7f ff ff ff ff ff ff ff
%ymm2    67 80 21 ce de 10 cb 28 f0 0b 92 18 00 99 2d 92 92 e1 0b d3 97 6b 98 dc 00 00 00 00 00 00 00 00
%ymm3    9d dd 0e 06 76 8e e5 a8 af d5 dd 87 e4 d2 f4 cc d2 5b 9f 40 c8 bd 34 f5 00 00 00 00 00 00 00 00
%ymm4    fe 08 b9 d1 6b db c3 64 65 35 7f bd 85 aa e0 fe c5 0e 0a f9 3c af 5a fc e6 9c c8 f1 76 ff 95 2c
%ymm5    fd 2a 2a af 2c 22 f6 5b b7 1a 98 52 b5 63 d3 f7 dd 29 17 df 64 08 d5 6b cc 26 11 cf 3f 74 07 4e
%ymm6    04 56 a1 d2 59 76 a7 aa 4a 85 b4 ef ce 99 57 7c e4 f4 a8 ed 16 7f d6 37 1b cd 62 b0 01 3c 9f 32
%ymm7    1e 80 21 de 7c cb 3d aa 72 c7 02 c8 7d 7d 14 8e ae 7a 37 32 96 43 8a a9 2c 0b d3 f5 f0 05 92 40
%ymm8    ff 5b aa 4c 3d 2a 2b 5e ae 60 21 04 ee 5a 01 26 dd 84 12 4f d6 97 18 a3 01 d5 19 58 a8 0e 85 b3
%ymm9    38 1d 33 09 1e d7 5f d2 9a 35 a7 3c 87 47 1b 83 59 c1 81 33 e4 fd 21 95 27 89 7d 83 88 a8 6a 2f
%ymm10   15 a5 f2 78 6d d5 45 64 b7 6e 05 e5 d3 d0 3e 97 49 f7 7c c6 9e bb 44 6b d7 47 4a 42 20 c0 c5 9d
%ymm11   09 b6 1c 51 a1 77 5f 28 0a 8a e3 a6 d3 75 a1 ee a1 d1 b0 0a 88 b9 8d c2 1b d2 7d b0 fa 36 66 b8
%ymm12   ec bb e7 69 b2 30 4d 60 8f d6 01 67 cc 77 84 26 a4 0f 85 b6 6d b4 06 63 2c 4d d6 6a 32 04 ec 82
%ymm13   db 0d 14 07 21 59 20 b7 a7 f0 6a 46 60 94 45 f9 c8 cd 75 a2 29 66 1d 72 f9 69 6c 95 3d 1e bf d3
%ymm14   74 8b ef a0 b0 e2 8c a9 c1 33 88 09 8c 98 9f 45 38 0a 00 3e 42 33 c9 9f 0a 62 82 97 69 18 2b d4
%ymm15   67 95 86 4c 20 fa 5d 80 4a 7b f4 a1 ba c1 18 b1 35 80 12 ef 48 07 ef 09 c5 bc 40 26 b2 de a4 1a

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000006 ffffff80 ]
[ 16 valid rows shown ]

00000006 fffffff8   v v v v v v v v   bc 57 db e7 13 eb 48 cd 
00000006 fffffff0   v v v v v v v v   dc 28 ab f6 ef 98 41 1a 
00000006 ffffffe8   v v v v v v v v   55 77 76 bb c4 fa 09 ea 
00000006 ffffffe0   v v v v v v v v   23 cc cd 68 ee ce 8c d4 
00000006 ffffffd8   v v v v v v v v   44 f0 9f 46 0f 20 22 e5 
00000006 ffffffd0   v v v v v v v v   39 12 b5 d5 43 ca a4 9a 
00000006 ffffffc8   v v v v v v v v   b3 7c b2 d9 d7 3d 1d ba 
00000006 ffffffc0   v v v v v v v v   de ff dc 19 8a 9c 35 fd 
00000006 ffffffb8   v v v v v v v v   e0 7f 24 2a e7 0f 30 64 
00000006 ffffffb0   v v v v v v v v   cf ea 31 a8 17 28 e8 d9 
00000006 ffffffa8   v v v v v v v v   a5 75 bc 1c 5f 1e de c4 
00000006 ffffffa0   v v v v v v v v   75 40 e4 8c bb b5 d9 b6 
00000006 ffffff98   v v v v v v v v   98 15 f9 83 40 46 33 27 
00000006 ffffff90   v v v v v v v v   d3 09 c0 3e 83 73 1d 88 
00000006 ffffff88   v v v v v v v v   16 9d 3e 9a a9 9d e0 e8 
00000006 ffffff80   v v v v v v v v   85 2f b3 05 1d c4 bd 15 

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)



Sandbox and validator do not agree for 'dpps $0xfc, (%rbx), %xmm1' (opcode dpps_xmm_m128_imm8)
  states do not agree for '%xmm1':
    validator: (let ((a!1 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe3)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe2)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe1)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe0)))))
      (a!2 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe7)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffe6)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe5)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe4)))))
      (a!3 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffeb)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffea)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe9)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffe8)))))
      (a!4 (concat (select TMP_ARR_64_8_263534 #x00000006ffffffef)
                   (concat (select TMP_ARR_64_8_263534 #x00000006ffffffee)
                           (concat (select TMP_ARR_64_8_263534
                                           #x00000006ffffffed)
                                   (select TMP_ARR_64_8_263534
                                           #x00000006ffffffec))))))
(let ((a!5 (add_single (add_single (mul_single #xffffffff a!1)
                                   (mul_single #x7fffffff a!2))
                       (add_single (mul_single #x04f3b09d a!3)
                                   (mul_single #x4aa03bbb a!4)))))
  (concat (concat (concat a!5 a!5) #x00000000) #x00000000)))
    sandbox:   (concat #xffffffff7fffffff #x0000000000000000)

Execution time dpps_xmm_m128_imm8_252: 33 s
Thread 253 done!: dpps_xmm_m128_imm8_252
Completed 2000cases
Completed 3000cases
Completed 4000cases
Completed 5000cases
Completed 6000cases
Execution time dpps_xmm_m128_imm8_248: 98 s
Thread 249 done!: dpps_xmm_m128_imm8_248
