5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.3.vcd) 2 -v (exclude10.3.v) 2 -o (exclude10.3.cdd)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude10.3.v 8 30 1
2 1 1 13 f000f 2 100c 0 0 1 1 e
2 2 1 13 b000b 1 1004 0 0 1 1 d
2 3 8 13 b000f 2 30c4 1 2 1 18 0 1 1 1 0 0
2 4 1 13 70007 0 1410 0 0 1 1 a
2 5 35 13 7000f 2 6 3 4
2 6 1 14 f000f 2 100c 0 0 1 1 e
2 7 1 14 b000b 1 1004 0 0 1 1 d
2 8 9 14 b000f 2 10cc 6 7 1 18 0 1 0 1 1 0
2 9 1 14 70007 0 1410 0 0 1 1 b
2 10 35 14 7000f 3 e 8 9
2 11 1 15 f000f 2 100c 0 0 1 1 e
2 12 1 15 b000b 1 1004 0 0 1 1 d
2 13 2 15 b000f 2 30cc 11 12 1 18 0 1 1 1 0 0
2 14 1 15 70007 0 1410 0 0 1 1 c
2 15 35 15 7000f 3 e 13 14
2 16 3d 17 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 10 60008 1 0 0 0 1 17 1 1 0 1 0 0
1 c 3 10 6000b 1 0 0 0 1 17 1 1 0 1 0 0
1 d 4 11 1070005 1 0 0 0 1 17 0 1 0 0 0 0
1 e 5 11 1070008 1 0 0 0 1 17 0 1 0 1 0 0
4 5 13 7 f 5 5 5
4 10 14 7 f 10 10 10
4 15 15 7 f 15 15 15
4 16 17 8 1 0 0 16
13 E 3 1251033126 This logic is not needed
13 E 13 1251033126 This logic is also not needed
3 1 main.$u0 "main.$u0" 0 exclude10.3.v 0 28 1
2 17 0 22 50008 1 21004 0 0 1 16 0 0
2 18 1 22 10001 0 1410 0 0 1 1 d
2 19 37 22 10008 1 16 17 18
2 20 0 23 50008 1 21004 0 0 1 16 0 0
2 21 1 23 10001 0 1410 0 0 1 1 e
2 22 37 23 10008 1 16 20 21
2 23 0 24 20002 1 1008 0 0 32 48 5 0
2 24 2c 24 10002 2 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 0 25 50008 1 21008 0 0 1 16 1 0
2 26 1 25 10001 0 1410 0 0 1 1 e
2 27 37 25 10008 1 1a 25 26
2 28 0 26 9000a 1 1008 0 0 32 48 a 0
2 29 2c 26 8000a 2 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 19 22 1 11 22 22 19
4 22 23 1 0 24 24 19
4 24 24 1 0 27 0 19
4 27 25 1 0 29 29 19
4 29 26 8 0 30 0 19
4 30 27 0 0 0 0 19
