#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 29 17:57:42 2020
# Process ID: 5208
# Current directory: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3216 C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.xpr
# Log file: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/vivado.log
# Journal file: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference debouncer debouncer_0
create_bd_cell -type module -reference display_7segment display_7segment_0
create_bd_cell -type module -reference edge_detector edge_detector_0
create_bd_cell -type module -reference led_controller_encrypt led_controller_encry_0
create_bd_cell -type module -reference switch_controller switch_controller_0
create_bd_cell -type module -reference timer_controller timer_controller_0
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/reset]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
startgroup
make_bd_pins_external  [get_bd_pins debouncer_0/input_signal]
endgroup
connect_bd_net [get_bd_pins debouncer_0/debounced] [get_bd_pins edge_detector_0/input_signal]
connect_bd_net [get_bd_pins edge_detector_0/edge_detected] [get_bd_pins timer_controller_0/btn_left]
connect_bd_intf_net [get_bd_intf_pins switch_controller_0/m00_axis] [get_bd_intf_pins timer_controller_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins timer_controller_0/m00_axis] [get_bd_intf_pins led_controller_encry_0/s00_axis]
connect_bd_net [get_bd_pins timer_controller_0/display_number] [get_bd_pins display_7segment_0/display_number]
startgroup
make_bd_pins_external  [get_bd_pins display_7segment_0/digit_select_anode]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins display_7segment_0/seven_segment_led]
endgroup
connect_bd_net [get_bd_ports reset_0] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports reset_0] [get_bd_pins debouncer_0/reset]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins display_7segment_0/aresetn]
connect_bd_net [get_bd_ports reset_0] [get_bd_pins edge_detector_0/reset]
regenerate_bd_layout
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins switch_controller_0/aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins timer_controller_0/aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins led_controller_encry_0/aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins debouncer_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins edge_detector_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins switch_controller_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins timer_controller_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins display_7segment_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins led_controller_encry_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins led_controller_encry_0/leds]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins switch_controller_0/switches]
endgroup
regenerate_bd_layout
set_property name seven_segment_led [get_bd_ports seven_segment_led_0]
set_property name digit_select_anode [get_bd_ports digit_select_anode_0]
set_property name BTNL [get_bd_ports input_signal_0]
set_property name reset [get_bd_ports reset_0]
set_property name leds [get_bd_ports leds_0]
set_property name sw [get_bd_ports switches_0]
save_bd_design
make_wrapper -files [get_files C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
delete_bd_objs [get_bd_intf_nets switch_controller_0_m00_axis] [get_bd_nets switches_0_1] [get_bd_cells switch_controller_0]
delete_bd_objs [get_bd_ports sw]
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart C:/DESD/Repository} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv TimeEngineers:ip:AXI4Stream_UART:1.0 AXI4Stream_UART_0
endgroup
create_bd_cell -type module -reference decoder decoder_0
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins AXI4Stream_UART_0/UART]
endgroup
apply_board_connection -board_interface "usb_uart" -ip_intf "AXI4Stream_UART_0/UART" -diagram "design_1" 
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_UART_0/M00_AXIS_RX] [get_bd_intf_pins decoder_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins decoder_0/m00_axis] [get_bd_intf_pins timer_controller_0/s00_axis]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins decoder_0/aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins decoder_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/clk_uart]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aclk]
connect_bd_net [get_bd_ports reset] [get_bd_pins AXI4Stream_UART_0/rst]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aresetn]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_hw_manager
close_hw_manager
delete_bd_objs [get_bd_nets led_controller_encry_0_leds] [get_bd_intf_nets timer_controller_0_m00_axis] [get_bd_cells led_controller_encry_0]
delete_bd_objs [get_bd_ports leds]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference led_controller led_controller_0
connect_bd_intf_net [get_bd_intf_pins timer_controller_0/m00_axis] [get_bd_intf_pins led_controller_0/s00_axis]
startgroup
make_bd_pins_external  [get_bd_pins led_controller_0/leds]
endgroup
set_property name leds [get_bd_ports leds_0]
startgroup
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins led_controller_0/aresetn]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins led_controller_0/clk]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.REP_TIME {7}] [get_bd_cells timer_controller_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_timer_controller_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
