Fitter report for PLCPU
Tue Nov 12 18:18:00 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Tue Nov 12 18:18:00 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; PLCPU                                          ;
; Top-level Entity Name              ; PLCPU                                          ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE115F29C7                                  ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 42,124 / 114,480 ( 37 % )                      ;
;     Total combinational functions  ; 25,978 / 114,480 ( 23 % )                      ;
;     Dedicated logic registers      ; 34,200 / 114,480 ( 30 % )                      ;
; Total registers                    ; 34200                                          ;
; Total pins                         ; 87 / 529 ( 16 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
;     Processor 3            ;   1.8%      ;
;     Processor 4            ;   1.8%      ;
;     Processor 5            ;   1.8%      ;
;     Processor 6            ;   1.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; AUD_ADCDAT      ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK     ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK        ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT      ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK     ; PIN_E3        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK         ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50       ; PIN_AG14      ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50       ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50        ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]    ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]   ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]   ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]   ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]    ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]    ; PIN_U8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]    ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]    ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]    ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]    ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]    ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]    ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]    ; PIN_Y6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]      ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]      ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N      ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE        ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK        ; PIN_AE5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N       ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[0]     ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[1]     ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[2]     ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[3]     ; PIN_N8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]      ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]     ; PIN_AB1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]     ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]     ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]     ; PIN_AC1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]     ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]     ; PIN_AC2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[16]     ; PIN_M8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[17]     ; PIN_L8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[18]     ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[19]     ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]      ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[20]     ; PIN_N4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[21]     ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[22]     ; PIN_M7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[23]     ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[24]     ; PIN_U5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[25]     ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[26]     ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[27]     ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[28]     ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[29]     ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]      ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[30]     ; PIN_U4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[31]     ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]      ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]      ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]      ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]      ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]      ; PIN_U3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]      ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]      ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N      ; PIN_U6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N       ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; EEP_I2C_SCLK    ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; EEP_I2C_SDAT    ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[0]       ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[1]       ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[2]       ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[3]       ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[4]       ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[5]       ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[6]       ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]      ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]     ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]     ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]     ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]     ; PIN_AD8       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]     ; PIN_AC8       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]     ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]     ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]     ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]     ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]     ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]      ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]     ; PIN_AE10      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]     ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[22]     ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]      ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]      ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]      ; PIN_Y12       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]      ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]      ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]      ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]      ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N         ; PIN_AG7       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]        ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]        ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]        ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]        ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]        ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]        ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]        ; PIN_AH11      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]        ; PIN_AF12      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N         ; PIN_AG8       ; QSF Assignment ;
; Location ;                ;              ; FL_RESET_N      ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; FL_RY           ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N         ; PIN_AC10      ; QSF Assignment ;
; Location ;                ;              ; FL_WP_N         ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[0]         ; PIN_AB22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[10]        ; PIN_AC19      ; QSF Assignment ;
; Location ;                ;              ; GPIO[11]        ; PIN_AF16      ; QSF Assignment ;
; Location ;                ;              ; GPIO[12]        ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; GPIO[13]        ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; GPIO[14]        ; PIN_AF24      ; QSF Assignment ;
; Location ;                ;              ; GPIO[15]        ; PIN_AE21      ; QSF Assignment ;
; Location ;                ;              ; GPIO[16]        ; PIN_AF25      ; QSF Assignment ;
; Location ;                ;              ; GPIO[17]        ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[18]        ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[19]        ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; GPIO[1]         ; PIN_AC15      ; QSF Assignment ;
; Location ;                ;              ; GPIO[20]        ; PIN_AF22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[21]        ; PIN_AD22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[22]        ; PIN_AG25      ; QSF Assignment ;
; Location ;                ;              ; GPIO[23]        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; GPIO[24]        ; PIN_AH25      ; QSF Assignment ;
; Location ;                ;              ; GPIO[25]        ; PIN_AE25      ; QSF Assignment ;
; Location ;                ;              ; GPIO[26]        ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[27]        ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; GPIO[28]        ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[29]        ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; GPIO[2]         ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; GPIO[30]        ; PIN_AE20      ; QSF Assignment ;
; Location ;                ;              ; GPIO[31]        ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; GPIO[32]        ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; GPIO[33]        ; PIN_AH26      ; QSF Assignment ;
; Location ;                ;              ; GPIO[34]        ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; GPIO[35]        ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; GPIO[3]         ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; GPIO[4]         ; PIN_AC21      ; QSF Assignment ;
; Location ;                ;              ; GPIO[5]         ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; GPIO[6]         ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; GPIO[7]         ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; GPIO[8]         ; PIN_AD15      ; QSF Assignment ;
; Location ;                ;              ; GPIO[9]         ; PIN_AE15      ; QSF Assignment ;
; Location ;                ;              ; HEX6[0]         ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; HEX6[1]         ; PIN_AB16      ; QSF Assignment ;
; Location ;                ;              ; HEX6[2]         ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; HEX6[3]         ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; HEX6[4]         ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; HEX6[5]         ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; HEX6[6]         ; PIN_AC17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[0]         ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[1]         ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[2]         ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[3]         ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[4]         ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[5]         ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; HEX7[6]         ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN0     ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_N1   ; PIN_J28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_N2   ; PIN_Y28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_P1   ; PIN_J27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_P2   ; PIN_Y27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT0    ; PIN_AD28      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_N1  ; PIN_G24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_N2  ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_P1  ; PIN_G23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_P2  ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[0]       ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[1]       ; PIN_AE28      ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[2]       ; PIN_AE27      ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[3]       ; PIN_AF27      ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[0]  ; PIN_F25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[10] ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[11] ; PIN_L22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[12] ; PIN_N26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[13] ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[14] ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[15] ; PIN_R23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[16] ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[1]  ; PIN_C27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[2]  ; PIN_E26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[3]  ; PIN_G26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[4]  ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[5]  ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[6]  ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[7]  ; PIN_M26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[8]  ; PIN_R26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[9]  ; PIN_T26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[0]  ; PIN_F24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[10] ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[11] ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[12] ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[13] ; PIN_P25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[14] ; PIN_P21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[15] ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[16] ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[1]  ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[2]  ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[3]  ; PIN_G25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[4]  ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[5]  ; PIN_K25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[6]  ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[7]  ; PIN_M25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[8]  ; PIN_R25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[9]  ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[0]  ; PIN_D28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[10] ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[11] ; PIN_L28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[12] ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[13] ; PIN_R28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[14] ; PIN_U28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[15] ; PIN_V28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[16] ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[1]  ; PIN_E28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[2]  ; PIN_F28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[3]  ; PIN_G28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[4]  ; PIN_K28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[5]  ; PIN_M28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[6]  ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[7]  ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[8]  ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[9]  ; PIN_P28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[0]  ; PIN_D27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[10] ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[11] ; PIN_L27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[12] ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[13] ; PIN_R27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[14] ; PIN_U27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[15] ; PIN_V27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[16] ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[1]  ; PIN_E27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[2]  ; PIN_F27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[3]  ; PIN_G27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[4]  ; PIN_K27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[5]  ; PIN_M27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[6]  ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[7]  ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[8]  ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[9]  ; PIN_P27       ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK        ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT        ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD        ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; KEY[2]          ; PIN_N21       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]          ; PIN_R24       ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON        ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]     ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]     ; PIN_L1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]     ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]     ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]     ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]     ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]     ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]     ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; LCD_EN          ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; LCD_ON          ; PIN_L5        ; QSF Assignment ;
; Location ;                ;              ; LCD_RS          ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; LCD_RW          ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[0]         ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]         ; PIN_E22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]         ; PIN_E25       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]         ; PIN_E24       ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]         ; PIN_H21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]         ; PIN_G20       ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]         ; PIN_G22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]         ; PIN_G21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]         ; PIN_F17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[10]        ; PIN_J15       ; QSF Assignment ;
; Location ;                ;              ; LEDR[11]        ; PIN_H16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[12]        ; PIN_J16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[13]        ; PIN_H17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[14]        ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; LEDR[15]        ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; LEDR[16]        ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[17]        ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; NET0_GTX_CLK    ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; NET0_INT_N      ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; NET0_LINK100    ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; NET0_MDC        ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; NET0_MDIO       ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; NET0_RESET_N    ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_CLK     ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_COL     ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_CRS     ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_DV      ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; NET0_RX_ER      ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; NET0_TX_CLK     ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; NET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment ;
; Location ;                ;              ; NET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; NET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; NET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; NET0_TX_EN      ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; NET0_TX_ER      ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; NET1_GTX_CLK    ; PIN_C23       ; QSF Assignment ;
; Location ;                ;              ; NET1_INT_N      ; PIN_D24       ; QSF Assignment ;
; Location ;                ;              ; NET1_LINK100    ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; NET1_MDC        ; PIN_D23       ; QSF Assignment ;
; Location ;                ;              ; NET1_MDIO       ; PIN_D25       ; QSF Assignment ;
; Location ;                ;              ; NET1_RESET_N    ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_CLK     ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_COL     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_CRS     ; PIN_D20       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_DV      ; PIN_A22       ; QSF Assignment ;
; Location ;                ;              ; NET1_RX_ER      ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; NET1_TX_CLK     ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; NET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; NET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment ;
; Location ;                ;              ; NET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment ;
; Location ;                ;              ; NET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment ;
; Location ;                ;              ; NET1_TX_EN      ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; NET1_TX_ER      ; PIN_A25       ; QSF Assignment ;
; Location ;                ;              ; NETCLK_25       ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[0]     ; PIN_H7        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[1]     ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; OTG_CS_N        ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK_N[0]   ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK_N[1]   ; PIN_D4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[0]     ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[10]    ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[11]    ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[12]    ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[13]    ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[14]    ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[15]    ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[1]     ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[2]     ; PIN_J5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[3]     ; PIN_K3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[4]     ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[5]     ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[6]     ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[7]     ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[8]     ; PIN_H3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[9]     ; PIN_H4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ[0]     ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ[1]     ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; OTG_FSPEED      ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT[0]      ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT[1]      ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; OTG_LSPEED      ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; OTG_OE_N        ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; OTG_RST_N       ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; OTG_WE_N        ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; PS2_KBCLK       ; PIN_G6        ; QSF Assignment ;
; Location ;                ;              ; PS2_KBDAT       ; PIN_H5        ; QSF Assignment ;
; Location ;                ;              ; PS2_MSCLK       ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; PS2_MSDAT       ; PIN_F5        ; QSF Assignment ;
; Location ;                ;              ; SD_CLK          ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; SD_CMD          ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT[0]       ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT[1]       ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT[2]       ; PIN_AB14      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT[3]       ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; SD_WP_N         ; PIN_AF14      ; QSF Assignment ;
; Location ;                ;              ; SMA_CLKIN       ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; SMA_CLKOUT      ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[0]    ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[10]   ; PIN_AF2       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[11]   ; PIN_AD3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[12]   ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[13]   ; PIN_AC3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[14]   ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[15]   ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[16]   ; PIN_AC11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[17]   ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[18]   ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[19]   ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[1]    ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[2]    ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[3]    ; PIN_AC7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[4]    ; PIN_AB6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[5]    ; PIN_AE6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[6]    ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[7]    ; PIN_AC5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[8]    ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[9]    ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_CE_N       ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[0]      ; PIN_AH3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[10]     ; PIN_AE2       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[11]     ; PIN_AE1       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[12]     ; PIN_AE3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[13]     ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[14]     ; PIN_AF3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[15]     ; PIN_AG3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[1]      ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[2]      ; PIN_AG4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[3]      ; PIN_AH4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[4]      ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[5]      ; PIN_AG6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[6]      ; PIN_AH6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[7]      ; PIN_AF7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[8]      ; PIN_AD1       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[9]      ; PIN_AD2       ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB_N       ; PIN_AD4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE_N       ; PIN_AD5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB_N       ; PIN_AC4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE_N       ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; SW[10]          ; PIN_AC24      ; QSF Assignment ;
; Location ;                ;              ; SW[11]          ; PIN_AB24      ; QSF Assignment ;
; Location ;                ;              ; SW[12]          ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; SW[13]          ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; SW[14]          ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; SW[15]          ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; SW[16]          ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; SW[17]          ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; TD_CLK27        ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]      ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]      ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]      ; PIN_D8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]      ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]      ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]      ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]      ; PIN_E7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]      ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; TD_HS           ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET_N      ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; TD_VS           ; PIN_E4        ; QSF Assignment ;
; Location ;                ;              ; UART_CTS        ; PIN_G14       ; QSF Assignment ;
; Location ;                ;              ; UART_RTS        ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; UART_RXD        ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD        ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK_N     ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]        ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]        ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]        ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]        ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK         ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]        ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]        ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]        ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]        ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]        ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]        ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]        ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]        ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC_N      ; PIN_C10       ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 60366 ) ; 0.00 % ( 0 / 60366 )       ; 0.00 % ( 0 / 60366 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 60366 ) ; 0.00 % ( 0 / 60366 )       ; 0.00 % ( 0 / 60366 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 60356 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 42,124 / 114,480 ( 37 % ) ;
;     -- Combinational with no register       ; 7924                      ;
;     -- Register only                        ; 16146                     ;
;     -- Combinational with a register        ; 18054                     ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 24043                     ;
;     -- 3 input functions                    ; 933                       ;
;     -- <=2 input functions                  ; 1002                      ;
;     -- Register only                        ; 16146                     ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 25820                     ;
;     -- arithmetic mode                      ; 158                       ;
;                                             ;                           ;
; Total registers*                            ; 34,200 / 117,053 ( 29 % ) ;
;     -- Dedicated logic registers            ; 34,200 / 114,480 ( 30 % ) ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 4,170 / 7,155 ( 58 % )    ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 87 / 529 ( 16 % )         ;
;     -- Clock pins                           ; 0 / 7 ( 0 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 0 / 432 ( 0 % )           ;
; Total block memory bits                     ; 0 / 3,981,312 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 3,981,312 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global signals                              ; 3                         ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 16.6% / 14.9% / 18.9%     ;
; Peak interconnect usage (total/H/V)         ; 36.0% / 31.7% / 42.2%     ;
; Maximum fan-out                             ; 34200                     ;
; Highest non-global fan-out                  ; 4107                      ;
; Total fan-out                               ; 210005                    ;
; Average fan-out                             ; 3.20                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                            ;
+---------------------------------------------+-------------------------+--------------------------------+
; Statistic                                   ; Top                     ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                     ; Low                            ;
;                                             ;                         ;                                ;
; Total logic elements                        ; 42124 / 114480 ( 37 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 7924                    ; 0                              ;
;     -- Register only                        ; 16146                   ; 0                              ;
;     -- Combinational with a register        ; 18054                   ; 0                              ;
;                                             ;                         ;                                ;
; Logic element usage by number of LUT inputs ;                         ;                                ;
;     -- 4 input functions                    ; 24043                   ; 0                              ;
;     -- 3 input functions                    ; 933                     ; 0                              ;
;     -- <=2 input functions                  ; 1002                    ; 0                              ;
;     -- Register only                        ; 16146                   ; 0                              ;
;                                             ;                         ;                                ;
; Logic elements by mode                      ;                         ;                                ;
;     -- normal mode                          ; 25820                   ; 0                              ;
;     -- arithmetic mode                      ; 158                     ; 0                              ;
;                                             ;                         ;                                ;
; Total registers                             ; 34200                   ; 0                              ;
;     -- Dedicated logic registers            ; 34200 / 114480 ( 30 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Total LABs:  partially or completely used   ; 4170 / 7155 ( 58 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                         ;                                ;
; Virtual pins                                ; 0                       ; 0                              ;
; I/O pins                                    ; 87                      ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )         ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 0                       ; 0                              ;
; Total RAM block bits                        ; 0                       ; 0                              ;
; Clock control block                         ; 3 / 24 ( 12 % )         ; 0 / 24 ( 0 % )                 ;
;                                             ;                         ;                                ;
; Connections                                 ;                         ;                                ;
;     -- Input Connections                    ; 0                       ; 0                              ;
;     -- Registered Input Connections         ; 0                       ; 0                              ;
;     -- Output Connections                   ; 0                       ; 0                              ;
;     -- Registered Output Connections        ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Internal Connections                        ;                         ;                                ;
;     -- Total Connections                    ; 210000                  ; 5                              ;
;     -- Registered Connections               ; 103413                  ; 0                              ;
;                                             ;                         ;                                ;
; External Connections                        ;                         ;                                ;
;     -- Top                                  ; 0                       ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Partition Interface                         ;                         ;                                ;
;     -- Input Ports                          ; 15                      ; 0                              ;
;     -- Output Ports                         ; 72                      ; 0                              ;
;     -- Bidir Ports                          ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Registered Ports                            ;                         ;                                ;
;     -- Registered Input Ports               ; 0                       ; 0                              ;
;     -- Registered Output Ports              ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Port Connectivity                           ;                         ;                                ;
;     -- Input Ports driven by GND            ; 0                       ; 0                              ;
;     -- Output Ports driven by GND           ; 0                       ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                       ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                       ; 0                              ;
;     -- Input Ports with no Source           ; 0                       ; 0                              ;
;     -- Output Ports with no Source          ; 0                       ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                       ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                       ; 0                              ;
+---------------------------------------------+-------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_CLK_10    ; N21   ; 6        ; 115          ; 42           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; KEY[0]        ; M23   ; 6        ; 115          ; 40           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]        ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; MAX10_CLK1_50 ; U7    ; 2        ; 0            ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; MAX10_CLK2_50 ; C21   ; 7        ; 91           ; 73           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; SW[0]         ; AB28  ; 5        ; 115          ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[1]         ; AC28  ; 5        ; 115          ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[2]         ; AC27  ; 5        ; 115          ; 15           ; 7            ; 1619                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[3]         ; AD27  ; 5        ; 115          ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[4]         ; AB27  ; 5        ; 115          ; 18           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[5]         ; AC26  ; 5        ; 115          ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[6]         ; AD26  ; 5        ; 115          ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[7]         ; AB26  ; 5        ; 115          ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[8]         ; AC25  ; 5        ; 115          ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[9]         ; AB25  ; 5        ; 115          ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0]  ; G18   ; 7        ; 69           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]  ; F22   ; 7        ; 107          ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]  ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]  ; L26   ; 6        ; 115          ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]  ; L25   ; 6        ; 115          ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]  ; J22   ; 6        ; 115          ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]  ; H22   ; 6        ; 115          ; 69           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[7]  ; U3    ; 2        ; 0            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[0]  ; M24   ; 6        ; 115          ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]  ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]  ; W21   ; 5        ; 115          ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]  ; W22   ; 5        ; 115          ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]  ; W25   ; 5        ; 115          ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]  ; U23   ; 5        ; 115          ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]  ; U24   ; 5        ; 115          ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[7]  ; A26   ; 7        ; 109          ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX2[0]  ; AA25  ; 5        ; 115          ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]  ; AA26  ; 5        ; 115          ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]  ; Y25   ; 5        ; 115          ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]  ; W26   ; 5        ; 115          ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]  ; Y26   ; 5        ; 115          ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]  ; W27   ; 5        ; 115          ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]  ; W28   ; 5        ; 115          ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[7]  ; C10   ; 8        ; 35           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX3[0]  ; V21   ; 5        ; 115          ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]  ; U21   ; 5        ; 115          ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]  ; AB20  ; 4        ; 100          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]  ; AA21  ; 4        ; 111          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]  ; AD24  ; 4        ; 105          ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]  ; AF23  ; 4        ; 105          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]  ; Y19   ; 4        ; 105          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[7]  ; AE15  ; 4        ; 60           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX4[0]  ; AB19  ; 4        ; 98           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]  ; AA19  ; 4        ; 107          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]  ; AG21  ; 4        ; 74           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]  ; AH21  ; 4        ; 74           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]  ; AE19  ; 4        ; 83           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]  ; AF19  ; 4        ; 83           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]  ; AE18  ; 4        ; 79           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[7]  ; AG17  ; 4        ; 62           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX5[0]  ; AD18  ; 4        ; 85           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]  ; AC18  ; 4        ; 87           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]  ; AB18  ; 4        ; 98           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]  ; AH19  ; 4        ; 72           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]  ; AG19  ; 4        ; 72           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]  ; AF18  ; 4        ; 79           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]  ; AH18  ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[7]  ; AF9   ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[0]  ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]  ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]  ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]  ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]  ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]  ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]  ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]  ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]  ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]  ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0] ; B10   ; 8        ; 38           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1] ; A10   ; 8        ; 38           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2] ; C11   ; 8        ; 23           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3] ; B11   ; 8        ; 42           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0] ; G8    ; 8        ; 11           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1] ; G11   ; 8        ; 25           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2] ; F8    ; 8        ; 11           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3] ; H12   ; 8        ; 25           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS   ; G13   ; 8        ; 38           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0] ; E12   ; 8        ; 33           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1] ; E11   ; 8        ; 31           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2] ; D10   ; 8        ; 35           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3] ; F12   ; 8        ; 33           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS   ; C13   ; 8        ; 54           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, DATA3                       ; Use as regular IO        ; VGA_B[3]                ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T23n, PADD18                      ; Use as regular IO        ; VGA_B[1]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T23p, DATA4                       ; Use as regular IO        ; VGA_B[0]                ; Dual Purpose Pin          ;
; G13      ; DIFFIO_T22n, PADD19                      ; Use as regular IO        ; VGA_HS                  ; Dual Purpose Pin          ;
; E12      ; DIFFIO_T20n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; VGA_R[0]                ; Dual Purpose Pin          ;
; F12      ; DIFFIO_T20p, DATA13                      ; Use as regular IO        ; VGA_R[3]                ; Dual Purpose Pin          ;
; C11      ; DIFFIO_T15n, DATA7                       ; Use as regular IO        ; VGA_B[2]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % )   ; 2.5V          ; --           ;
; 2        ; 2 / 63 ( 3 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 73 ( 1 % )   ; 2.5V          ; --           ;
; 4        ; 21 / 71 ( 30 % ) ; 2.5V          ; --           ;
; 5        ; 25 / 65 ( 38 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 58 ( 16 % )  ; 2.5V          ; --           ;
; 7        ; 15 / 72 ( 21 % ) ; 2.5V          ; --           ;
; 8        ; 15 / 71 ( 21 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; VGA_B[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; HEX1[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; HEX4[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; HEX3[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; HEX2[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 293        ; 5        ; HEX2[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; HEX5[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 253        ; 4        ; HEX4[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 257        ; 4        ; HEX3[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; HEX5[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; HEX5[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; HEX3[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; HEX3[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; HEX4[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 231        ; 4        ; HEX4[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; HEX5[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; HEX5[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF19     ; 232        ; 4        ; HEX4[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; HEX3[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; HEX4[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; HEX5[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; HEX4[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; HEX5[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH19     ; 220        ; 4        ; HEX5[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; HEX4[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; VGA_B[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 488        ; 8        ; VGA_B[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; HEX2[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 508        ; 8        ; VGA_B[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; VGA_VS                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; MAX10_CLK2_50                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; VGA_R[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; VGA_R[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 497        ; 8        ; VGA_R[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; HEX0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; VGA_G[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; VGA_R[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; HEX0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; VGA_G[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; VGA_G[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; VGA_HS                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; LEDR[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; HEX0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; VGA_G[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; LEDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; HEX0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; LEDR[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; LEDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; HEX0[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; HEX0[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ; 363        ; 6        ; HEX0[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; HEX1[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; ADC_CLK_10                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; HEX0[7]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; MAX10_CLK1_50                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; HEX3[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; HEX1[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 316        ; 5        ; HEX1[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; HEX3[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; HEX1[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 321        ; 5        ; HEX1[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; HEX1[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 299        ; 5        ; HEX2[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W27      ; 301        ; 5        ; HEX2[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W28      ; 302        ; 5        ; HEX2[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; HEX3[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; HEX1[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; HEX2[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 297        ; 5        ; HEX2[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; ADC_CLK_10    ; Incomplete set of assignments ;
; MAX10_CLK1_50 ; Incomplete set of assignments ;
; MAX10_CLK2_50 ; Incomplete set of assignments ;
; HEX0[0]       ; Incomplete set of assignments ;
; HEX0[1]       ; Incomplete set of assignments ;
; HEX0[2]       ; Incomplete set of assignments ;
; HEX0[3]       ; Incomplete set of assignments ;
; HEX0[4]       ; Incomplete set of assignments ;
; HEX0[5]       ; Incomplete set of assignments ;
; HEX0[6]       ; Incomplete set of assignments ;
; HEX0[7]       ; Incomplete set of assignments ;
; HEX1[0]       ; Incomplete set of assignments ;
; HEX1[1]       ; Incomplete set of assignments ;
; HEX1[2]       ; Incomplete set of assignments ;
; HEX1[3]       ; Incomplete set of assignments ;
; HEX1[4]       ; Incomplete set of assignments ;
; HEX1[5]       ; Incomplete set of assignments ;
; HEX1[6]       ; Incomplete set of assignments ;
; HEX1[7]       ; Incomplete set of assignments ;
; HEX2[0]       ; Incomplete set of assignments ;
; HEX2[1]       ; Incomplete set of assignments ;
; HEX2[2]       ; Incomplete set of assignments ;
; HEX2[3]       ; Incomplete set of assignments ;
; HEX2[4]       ; Incomplete set of assignments ;
; HEX2[5]       ; Incomplete set of assignments ;
; HEX2[6]       ; Incomplete set of assignments ;
; HEX2[7]       ; Incomplete set of assignments ;
; HEX3[0]       ; Incomplete set of assignments ;
; HEX3[1]       ; Incomplete set of assignments ;
; HEX3[2]       ; Incomplete set of assignments ;
; HEX3[3]       ; Incomplete set of assignments ;
; HEX3[4]       ; Incomplete set of assignments ;
; HEX3[5]       ; Incomplete set of assignments ;
; HEX3[6]       ; Incomplete set of assignments ;
; HEX3[7]       ; Incomplete set of assignments ;
; HEX4[0]       ; Incomplete set of assignments ;
; HEX4[1]       ; Incomplete set of assignments ;
; HEX4[2]       ; Incomplete set of assignments ;
; HEX4[3]       ; Incomplete set of assignments ;
; HEX4[4]       ; Incomplete set of assignments ;
; HEX4[5]       ; Incomplete set of assignments ;
; HEX4[6]       ; Incomplete set of assignments ;
; HEX4[7]       ; Incomplete set of assignments ;
; HEX5[0]       ; Incomplete set of assignments ;
; HEX5[1]       ; Incomplete set of assignments ;
; HEX5[2]       ; Incomplete set of assignments ;
; HEX5[3]       ; Incomplete set of assignments ;
; HEX5[4]       ; Incomplete set of assignments ;
; HEX5[5]       ; Incomplete set of assignments ;
; HEX5[6]       ; Incomplete set of assignments ;
; HEX5[7]       ; Incomplete set of assignments ;
; KEY[0]        ; Incomplete set of assignments ;
; KEY[1]        ; Incomplete set of assignments ;
; LEDR[0]       ; Incomplete set of assignments ;
; LEDR[1]       ; Incomplete set of assignments ;
; LEDR[2]       ; Incomplete set of assignments ;
; LEDR[3]       ; Incomplete set of assignments ;
; LEDR[4]       ; Incomplete set of assignments ;
; LEDR[5]       ; Incomplete set of assignments ;
; LEDR[6]       ; Incomplete set of assignments ;
; LEDR[7]       ; Incomplete set of assignments ;
; LEDR[8]       ; Incomplete set of assignments ;
; LEDR[9]       ; Incomplete set of assignments ;
; SW[0]         ; Incomplete set of assignments ;
; SW[3]         ; Incomplete set of assignments ;
; SW[4]         ; Incomplete set of assignments ;
; SW[5]         ; Incomplete set of assignments ;
; SW[6]         ; Incomplete set of assignments ;
; SW[7]         ; Incomplete set of assignments ;
; SW[8]         ; Incomplete set of assignments ;
; SW[9]         ; Incomplete set of assignments ;
; VGA_B[0]      ; Incomplete set of assignments ;
; VGA_B[1]      ; Incomplete set of assignments ;
; VGA_B[2]      ; Incomplete set of assignments ;
; VGA_B[3]      ; Incomplete set of assignments ;
; VGA_G[0]      ; Incomplete set of assignments ;
; VGA_G[1]      ; Incomplete set of assignments ;
; VGA_G[2]      ; Incomplete set of assignments ;
; VGA_G[3]      ; Incomplete set of assignments ;
; VGA_HS        ; Incomplete set of assignments ;
; VGA_R[0]      ; Incomplete set of assignments ;
; VGA_R[1]      ; Incomplete set of assignments ;
; VGA_R[2]      ; Incomplete set of assignments ;
; VGA_R[3]      ; Incomplete set of assignments ;
; VGA_VS        ; Incomplete set of assignments ;
; SW[2]         ; Incomplete set of assignments ;
; SW[1]         ; Incomplete set of assignments ;
; ADC_CLK_10    ; Missing location assignment   ;
; MAX10_CLK1_50 ; Missing location assignment   ;
; MAX10_CLK2_50 ; Missing location assignment   ;
; HEX0[7]       ; Missing location assignment   ;
; HEX1[7]       ; Missing location assignment   ;
; HEX2[7]       ; Missing location assignment   ;
; HEX3[7]       ; Missing location assignment   ;
; HEX4[7]       ; Missing location assignment   ;
; HEX5[7]       ; Missing location assignment   ;
+---------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node          ; Logic Cells   ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                             ; Entity Name           ; Library Name ;
+-------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------+-----------------------+--------------+
; |PLCPU                              ; 42124 (0)     ; 34200 (0)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 87   ; 0            ; 7924 (0)     ; 16146 (0)         ; 18054 (0)        ; |PLCPU                                                          ; PLCPU                 ; work         ;
;    |CPU5STAGE:cpu|                  ; 42117 (5)     ; 34200 (4)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7917 (1)     ; 16146 (0)         ; 18054 (4)        ; |PLCPU|CPU5STAGE:cpu                                            ; CPU5STAGE             ; work         ;
;       |EX_MEM_buffer:ex_mem_buffer| ; 80 (80)       ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 79 (79)          ; |PLCPU|CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer                ; EX_MEM_buffer         ; work         ;
;       |EX_stage:ex_stage|           ; 847 (32)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 845 (32)     ; 0 (0)             ; 2 (0)            ; |PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage                          ; EX_stage              ; work         ;
;          |ALU:alu|                  ; 632 (632)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 630 (630)    ; 0 (0)             ; 2 (2)            ; |PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu                  ; ALU                   ; work         ;
;          |ALU_OPER:alu_oper|        ; 26 (26)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper        ; ALU_OPER              ; work         ;
;          |MUX_4x1:alu_oper1|        ; 64 (64)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|MUX_4x1:alu_oper1        ; MUX_4x1               ; work         ;
;          |MUX_8x1:alu_oper2|        ; 93 (93)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (93)      ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|MUX_8x1:alu_oper2        ; MUX_8x1               ; work         ;
;       |ID_EX_buffer:id_ex_buffer|   ; 1472 (1472)   ; 179 (179)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 332 (332)    ; 0 (0)             ; 1140 (1140)      ; |PLCPU|CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer                  ; ID_EX_buffer          ; work         ;
;       |ID_stage:id_stage|           ; 1177 (97)     ; 992 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (97)     ; 25 (0)            ; 968 (0)          ; |PLCPU|CPU5STAGE:cpu|ID_stage:id_stage                          ; ID_stage              ; work         ;
;          |BranchResolver:BR|        ; 9 (9)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|BranchResolver:BR        ; BranchResolver        ; work         ;
;          |Immed_Gen_unit:immed_gen| ; 35 (35)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen ; Immed_Gen_unit        ; work         ;
;          |REG_FILE:reg_file|        ; 1033 (1033)   ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 25 (25)           ; 967 (967)        ; |PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file        ; REG_FILE              ; work         ;
;          |StallDetectionUnit:SDU|   ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|StallDetectionUnit:SDU   ; StallDetectionUnit    ; work         ;
;          |control_unit:cu|          ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|control_unit:cu          ; control_unit          ; work         ;
;       |IF_ID_buffer:if_id_buffer|   ; 89 (89)       ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 74 (74)          ; |PLCPU|CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer                  ; IF_ID_buffer          ; work         ;
;       |IF_stage:if_stage|           ; 188 (0)       ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 156 (0)      ; 0 (0)             ; 32 (0)           ; |PLCPU|CPU5STAGE:cpu|IF_stage:if_stage                          ; IF_stage              ; work         ;
;          |IM:inst_mem|              ; 109 (109)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (109)    ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|IM:inst_mem              ; IM                    ; work         ;
;          |MUX_8x1:pc_src_mux|       ; 70 (70)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 32 (32)          ; |PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|MUX_8x1:pc_src_mux       ; MUX_8x1               ; work         ;
;          |PC_register:pc_reg|       ; 41 (41)       ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 32 (32)          ; |PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg       ; PC_register           ; work         ;
;       |MEM_WB_buffer:mem_wb_buffer| ; 73 (73)       ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 72 (72)          ; |PLCPU|CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer                ; MEM_WB_buffer         ; work         ;
;       |MEM_stage:mem_stage|         ; 39084 (0)     ; 32768 (0)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6314 (0)     ; 16121 (0)         ; 16649 (0)        ; |PLCPU|CPU5STAGE:cpu|MEM_stage:mem_stage                        ; MEM_stage             ; work         ;
;          |DM:data_mem|              ; 39052 (39052) ; 32768 (32768)             ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6284 (6284)  ; 16121 (16121)     ; 16647 (16647)    ; |PLCPU|CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem            ; DM                    ; work         ;
;          |MUX_2x1:forward_mux|      ; 32 (32)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 2 (2)            ; |PLCPU|CPU5STAGE:cpu|MEM_stage:mem_stage|MUX_2x1:forward_mux    ; MUX_2x1               ; work         ;
;       |WB_stage:wb_stage|           ; 32 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 4 (0)            ; |PLCPU|CPU5STAGE:cpu|WB_stage:wb_stage                          ; WB_stage              ; work         ;
;          |MUX_2x1:wb_mux|           ; 32 (32)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 4 (4)            ; |PLCPU|CPU5STAGE:cpu|WB_stage:wb_stage|MUX_2x1:wb_mux           ; MUX_2x1               ; work         ;
;       |exception_detect_unit:EDU|   ; 13 (13)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|exception_detect_unit:EDU                  ; exception_detect_unit ; work         ;
;       |forward_unit:fu|             ; 27 (27)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; |PLCPU|CPU5STAGE:cpu|forward_unit:fu                            ; forward_unit          ; work         ;
;    |bcd7seg:b|                      ; 7 (7)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |PLCPU|bcd7seg:b                                                ; bcd7seg               ; work         ;
+-------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_CLK_10    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK1_50 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK2_50 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[1]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                          ;
+---------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                       ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------+-------------------+---------+
; ADC_CLK_10                                                                ;                   ;         ;
; MAX10_CLK1_50                                                             ;                   ;         ;
; MAX10_CLK2_50                                                             ;                   ;         ;
; KEY[0]                                                                    ;                   ;         ;
; KEY[1]                                                                    ;                   ;         ;
; SW[0]                                                                     ;                   ;         ;
; SW[3]                                                                     ;                   ;         ;
; SW[4]                                                                     ;                   ;         ;
; SW[5]                                                                     ;                   ;         ;
; SW[6]                                                                     ;                   ;         ;
; SW[7]                                                                     ;                   ;         ;
; SW[8]                                                                     ;                   ;         ;
; SW[9]                                                                     ;                   ;         ;
; SW[2]                                                                     ;                   ;         ;
;      - CPU5STAGE:cpu|cycles_consumed[0]                                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|hlt                      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_regwrite                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|cycles_consumed[1]                                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|cycles_consumed[2]                                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|cycles_consumed[3]                                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[0]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[9]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[8]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[7]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[6]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[5]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[4]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[3]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[2]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[1]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[10]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[11]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[12]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[13]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[14]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[15]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[16]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[17]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[18]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[19]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[20]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[21]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[22]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[23]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[24]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[25]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[26]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[27]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[28]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[29]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[30]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PFC[31]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[0]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[1]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[2]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[3]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[4]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[5]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[6]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[7]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[8]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[9]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[10]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[11]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[12]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[13]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[14]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[15]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[16]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[17]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[18]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[19]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[20]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[21]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[22]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[23]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[24]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[25]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[26]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[27]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[28]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[29]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[30]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[31]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode[6]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode[5]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode[4]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode[3]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode[2]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode[1]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode[0]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_opcode[3]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_opcode[2]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_opcode[6]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_opcode[5]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_opcode[4]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_opcode[1]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_opcode[0]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|exception_detect_unit:EDU|excep_flag~18              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[6]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode~0             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[5]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode~1             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[4]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode~2             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[3]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode~3             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[2]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode~4             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[1]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode~5             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[0]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_opcode~6             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[9]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[8]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[7]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[6]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[4]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[5]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[7]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[6]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[3]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[2]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[0]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[1]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[8]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[9]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_memread              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[0]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[0]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_memread               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind[0]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind[0]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind[1]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind[1]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind[4]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind[3]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind[2]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_regwrite             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind[3]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind[2]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind[4]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind[0]             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind[1]             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind[4]             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind[2]             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind[3]             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_regwrite              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[0]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[0]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[1]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[1]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[1]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[1]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind[0]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind[1]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind[3]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind[2]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind[4]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[1]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[1]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[0]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[0]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[3]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[3]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[3]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[3]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[3]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[3]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[2]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[2]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[2]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[2]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[2]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[2]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[4]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[4]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[4]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[4]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[5]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[5]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[5]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[5]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[5]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[5]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[4]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[4]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[7]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[7]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[7]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[7]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[7]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[7]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[6]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[6]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[6]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[6]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[6]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[6]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[8]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[8]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[8]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[8]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[9]       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[9]            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[10]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[9]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[9]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[9]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[8]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[8]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[10]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[10]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[10]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[10]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[10]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[10]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[11]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[11]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[11]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[11]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[11]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[11]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[11]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[12]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[12]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[12]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[12]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[12]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[13]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[13]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[13]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[13]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[13]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[13]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[13]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[12]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[12]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[14]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[14]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[14]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[14]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[14]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[14]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[14]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[15]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[15]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[15]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[15]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[15]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[15]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[15]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[16]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[16]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[16]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[16]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[16]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[17]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[17]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[17]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[17]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[17]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[17]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[17]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[16]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[16]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[18]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[18]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[18]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[18]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[18]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[19]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[19]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[19]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[19]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[19]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[19]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[19]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[18]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[18]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[20]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[20]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[20]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[20]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[20]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[21]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[21]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[21]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[21]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[21]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[21]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[21]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[20]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[20]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[22]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[22]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[22]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[22]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[22]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[23]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[23]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[23]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[23]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[23]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[23]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[23]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[22]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[22]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[24]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[24]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[24]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[24]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[24]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[25]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[25]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[25]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[25]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[25]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[25]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[25]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[24]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[24]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[26]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[26]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[26]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[26]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed[26]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[27]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[27]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[27]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[27]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[27]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[27]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[26]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[26]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[28]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[28]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[28]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[28]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[29]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[29]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[29]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[29]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[29]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[29]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[28]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[28]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[30]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[30]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[30]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[30]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out[31]      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT[31]           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[31]          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2[31]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[31]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[31]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC[30]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1[30]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[1]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[2]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[3]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[5]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[0]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[4]     ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[9]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[9]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[8]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[8]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[7]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[7]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[6]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[6]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[5]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[5]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[4]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[4]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[3]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[3]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[2]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[2]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[1]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[1]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[0]                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[0]                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_memwrite             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~0            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~1            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~2            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~3            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~4            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~5            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~6            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~7            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~8            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~9            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_memread                 ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_memread~0            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~0             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_memread~0             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind[0]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind~0             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs2_ind[0]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind[1]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind~1             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs2_ind[1]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind[4]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind~2             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind[3]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind~3             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind[2]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rd_ind~4             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_regwrite~0           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs2_ind[3]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs2_ind[2]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs2_ind[4]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind~0              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind~1              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind~2              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind~3              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_rd_ind~4              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_regwrite~0            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][0]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][0]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~1             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][1]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][1]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs1_ind[0]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs1_ind[1]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs1_ind[3]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs1_ind[2]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rs1_ind[4]              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~2             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][3]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][3]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~3             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][2]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][2]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~4             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][4]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][4]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~5             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][5]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][5]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~6             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][7]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][7]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~7             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][6]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][6]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~8             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][8]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][8]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~9             ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][9]   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][9]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~10           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~10            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][10]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][10] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[10]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~11           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~11            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[11]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][11]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][11] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[11]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~12           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~12            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[12]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][12]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][12] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~13           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~13            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[13]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][13]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][13] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[13]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[12]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~14           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~14            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[14]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][14]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][14] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[14]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~15           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~15            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[15]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][15]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][15] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[15]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~16           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~16            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][16]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][16] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~17           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~17            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][17]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][17] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[17]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[16]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~18           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~18            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][18]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][18] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~19           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~19            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][19]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][19] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[19]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[18]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~20           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~20            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][20]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][20] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~21           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~21            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[21]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][21]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][21] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[21]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[20]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~22           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~22            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[22]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][22]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][22] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~23           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~23            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[23]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][23]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][23] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[23]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[22]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~24           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~24            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[24]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][24]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][24] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~25           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~25            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_INST[25]                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][25]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][25] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[25]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[24]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~26            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~26           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][26]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][26] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~27            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~27           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][27]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][27] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[27]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[26]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~28            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~28           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][28]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][28] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~29            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~29           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][29]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][29] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[29]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[28]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~30            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~30           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][30]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][30] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_ALU_OUT~31            ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT~31           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[26][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[22][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[18][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[30][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[21][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[25][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[17][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[29][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[24][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[20][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[16][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[28][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[27][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[23][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[19][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[31][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[9][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[10][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[8][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[11][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[6][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[5][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[4][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[7][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[2][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[1][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[3][31]  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[14][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[13][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[12][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|reg_file[15][31] ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[31]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_PC[30]                  ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_memwrite                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_memwrite~0           ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rd_ind[0]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rd_ind[1]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rd_ind[4]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rd_ind[3]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer|ID_rd_ind[2]               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[10]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[11]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[13]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[12]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[14]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[15]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[17]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[16]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[19]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[18]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[21]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[20]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[23]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[22]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[25]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[24]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[27]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[26]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[29]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[28]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[31]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[30]    ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode~14               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode~15               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode~16               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode~17               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode~18               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode~19               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode~20               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_stage:id_stage|BranchResolver:BR|PC_src[0]~7      ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~64       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind~10              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind~11              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind~12              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind~13              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs2_ind~14              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed~36                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~65       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed~37                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind~10              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind~11              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind~12              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind~13              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rs1_ind~14              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~64                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~65                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~66       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed~38                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~66                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~67       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed~39                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~67                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~68       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed~40                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~69       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~68                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~69                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~70       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~70                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~71       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~71                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~72       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~73       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~72                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~73                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~74       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~74                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~75       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~75                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~76       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~77       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~76                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~77                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~78       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~78                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~79       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~79                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~80       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_Immed~41                ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~81       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~80                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~81                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~82       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~83       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~82                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~83                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~84       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~85       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~84                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~85                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~86       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~87       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~86                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~87                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~88       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~89       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~88                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~89                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~90       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~91       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~90                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~91                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~92       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~93       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~92                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~93                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~94       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer|WB_Data_mem_out~95       ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~94                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_PC~95                   ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind~10               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind~11               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind~12               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind~13               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_rd_ind~14               ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_memwrite~2              ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|MUX_8x1:pc_src_mux|Mux4~4          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|MUX_8x1:pc_src_mux|Mux5~4          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|MUX_8x1:pc_src_mux|Mux2~4          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|MUX_8x1:pc_src_mux|Mux3~4          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|MUX_8x1:pc_src_mux|Mux0~4          ; 1                 ; 6       ;
;      - CPU5STAGE:cpu|IF_stage:if_stage|MUX_8x1:pc_src_mux|Mux1~4          ; 1                 ; 6       ;
; SW[1]                                                                     ;                   ;         ;
;      - CPU5STAGE:cpu|hlt_logic                                            ; 0                 ; 6       ;
+---------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                               ;
+-------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                              ; Location            ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2~32              ; LCCOMB_X101_Y6_N12  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu|Mux34~0                   ; LCCOMB_X97_Y2_N18   ; 32      ; Latch enable               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper|WideOr0~6       ; LCCOMB_X110_Y4_N26  ; 4       ; Latch enable               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~44     ; LCCOMB_X110_Y6_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~45     ; LCCOMB_X110_Y6_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~49     ; LCCOMB_X111_Y6_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~51     ; LCCOMB_X110_Y6_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~52     ; LCCOMB_X111_Y6_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~53     ; LCCOMB_X110_Y6_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~54     ; LCCOMB_X111_Y6_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~55     ; LCCOMB_X111_Y6_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~56     ; LCCOMB_X110_Y6_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~57     ; LCCOMB_X110_Y6_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~58     ; LCCOMB_X111_Y6_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~59     ; LCCOMB_X111_Y6_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~60     ; LCCOMB_X110_Y6_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~61     ; LCCOMB_X111_Y6_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~63     ; LCCOMB_X111_Y6_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~64     ; LCCOMB_X111_Y6_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~66     ; LCCOMB_X111_Y6_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~67     ; LCCOMB_X110_Y6_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~68     ; LCCOMB_X110_Y6_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~69     ; LCCOMB_X110_Y6_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~70     ; LCCOMB_X110_Y6_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~71     ; LCCOMB_X109_Y6_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~72     ; LCCOMB_X109_Y6_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~73     ; LCCOMB_X109_Y6_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~74     ; LCCOMB_X109_Y6_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~75     ; LCCOMB_X110_Y6_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~76     ; LCCOMB_X109_Y6_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~77     ; LCCOMB_X109_Y6_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~78     ; LCCOMB_X109_Y6_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~79     ; LCCOMB_X110_Y6_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file|Decoder0~80     ; LCCOMB_X111_Y6_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|ID_stage:id_stage|flush                             ; LCCOMB_X100_Y1_N14  ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[0]~4  ; LCCOMB_X100_Y1_N12  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg|addr_out[26]~9 ; LCCOMB_X100_Y1_N4   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54595      ; LCCOMB_X41_Y17_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54598      ; LCCOMB_X45_Y17_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54601      ; LCCOMB_X58_Y16_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54604      ; LCCOMB_X58_Y25_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54607      ; LCCOMB_X57_Y13_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54610      ; LCCOMB_X49_Y15_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54613      ; LCCOMB_X53_Y14_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54616      ; LCCOMB_X45_Y12_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54619      ; LCCOMB_X46_Y14_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54622      ; LCCOMB_X36_Y16_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54625      ; LCCOMB_X61_Y17_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54628      ; LCCOMB_X52_Y22_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54631      ; LCCOMB_X49_Y13_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54634      ; LCCOMB_X47_Y17_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54637      ; LCCOMB_X65_Y13_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54640      ; LCCOMB_X46_Y14_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54642      ; LCCOMB_X54_Y15_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54643      ; LCCOMB_X57_Y13_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54644      ; LCCOMB_X60_Y14_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54645      ; LCCOMB_X46_Y16_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54646      ; LCCOMB_X50_Y18_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54647      ; LCCOMB_X65_Y14_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54648      ; LCCOMB_X63_Y18_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54649      ; LCCOMB_X55_Y14_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54650      ; LCCOMB_X54_Y15_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54651      ; LCCOMB_X54_Y15_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54652      ; LCCOMB_X61_Y17_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54653      ; LCCOMB_X63_Y18_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54654      ; LCCOMB_X42_Y14_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54655      ; LCCOMB_X63_Y18_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54656      ; LCCOMB_X52_Y13_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54657      ; LCCOMB_X65_Y21_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54659      ; LCCOMB_X45_Y18_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54660      ; LCCOMB_X43_Y14_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54661      ; LCCOMB_X36_Y20_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54662      ; LCCOMB_X41_Y16_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54663      ; LCCOMB_X52_Y18_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54664      ; LCCOMB_X69_Y18_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54665      ; LCCOMB_X61_Y18_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54666      ; LCCOMB_X48_Y15_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54667      ; LCCOMB_X48_Y17_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54668      ; LCCOMB_X60_Y15_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54669      ; LCCOMB_X60_Y16_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54670      ; LCCOMB_X43_Y17_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54671      ; LCCOMB_X61_Y18_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54672      ; LCCOMB_X60_Y20_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54673      ; LCCOMB_X61_Y11_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54674      ; LCCOMB_X68_Y15_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54676      ; LCCOMB_X52_Y16_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54677      ; LCCOMB_X45_Y18_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54678      ; LCCOMB_X58_Y17_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54679      ; LCCOMB_X52_Y16_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54680      ; LCCOMB_X70_Y15_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54681      ; LCCOMB_X53_Y16_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54682      ; LCCOMB_X54_Y15_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54683      ; LCCOMB_X42_Y22_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54684      ; LCCOMB_X58_Y17_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54685      ; LCCOMB_X49_Y29_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54686      ; LCCOMB_X61_Y17_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54687      ; LCCOMB_X62_Y20_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54688      ; LCCOMB_X59_Y20_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54689      ; LCCOMB_X59_Y20_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54690      ; LCCOMB_X59_Y20_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54691      ; LCCOMB_X65_Y21_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54693      ; LCCOMB_X31_Y22_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54695      ; LCCOMB_X33_Y21_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54697      ; LCCOMB_X35_Y24_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54699      ; LCCOMB_X33_Y17_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54700      ; LCCOMB_X31_Y32_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54701      ; LCCOMB_X31_Y27_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54702      ; LCCOMB_X31_Y27_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54703      ; LCCOMB_X32_Y28_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54704      ; LCCOMB_X36_Y20_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54705      ; LCCOMB_X36_Y20_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54706      ; LCCOMB_X36_Y20_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54707      ; LCCOMB_X32_Y28_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54708      ; LCCOMB_X36_Y22_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54709      ; LCCOMB_X42_Y27_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54710      ; LCCOMB_X33_Y24_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54711      ; LCCOMB_X32_Y28_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54712      ; LCCOMB_X36_Y22_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54713      ; LCCOMB_X33_Y25_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54714      ; LCCOMB_X28_Y25_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54715      ; LCCOMB_X39_Y23_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54716      ; LCCOMB_X35_Y23_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54717      ; LCCOMB_X36_Y22_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54718      ; LCCOMB_X36_Y20_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54719      ; LCCOMB_X31_Y24_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54720      ; LCCOMB_X42_Y27_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54721      ; LCCOMB_X35_Y24_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54722      ; LCCOMB_X28_Y25_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54723      ; LCCOMB_X36_Y26_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54724      ; LCCOMB_X36_Y33_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54725      ; LCCOMB_X43_Y31_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54726      ; LCCOMB_X33_Y24_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54727      ; LCCOMB_X32_Y28_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54728      ; LCCOMB_X39_Y23_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54729      ; LCCOMB_X42_Y27_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54730      ; LCCOMB_X39_Y23_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54731      ; LCCOMB_X39_Y23_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54732      ; LCCOMB_X34_Y33_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54733      ; LCCOMB_X33_Y31_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54734      ; LCCOMB_X34_Y32_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54735      ; LCCOMB_X33_Y31_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54736      ; LCCOMB_X43_Y32_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54737      ; LCCOMB_X43_Y26_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54738      ; LCCOMB_X43_Y26_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54739      ; LCCOMB_X40_Y23_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54740      ; LCCOMB_X39_Y33_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54741      ; LCCOMB_X31_Y28_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54742      ; LCCOMB_X31_Y28_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54743      ; LCCOMB_X31_Y28_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54744      ; LCCOMB_X36_Y24_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54745      ; LCCOMB_X36_Y24_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54746      ; LCCOMB_X30_Y24_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54747      ; LCCOMB_X39_Y23_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54748      ; LCCOMB_X33_Y21_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54749      ; LCCOMB_X33_Y21_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54750      ; LCCOMB_X33_Y21_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54751      ; LCCOMB_X33_Y21_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54752      ; LCCOMB_X35_Y27_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54753      ; LCCOMB_X38_Y29_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54754      ; LCCOMB_X35_Y24_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54755      ; LCCOMB_X35_Y27_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54756      ; LCCOMB_X43_Y26_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54757      ; LCCOMB_X33_Y21_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54758      ; LCCOMB_X34_Y27_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54759      ; LCCOMB_X33_Y21_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54761      ; LCCOMB_X47_Y16_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54762      ; LCCOMB_X45_Y11_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54763      ; LCCOMB_X54_Y15_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54764      ; LCCOMB_X40_Y13_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54765      ; LCCOMB_X45_Y18_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54766      ; LCCOMB_X55_Y11_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54767      ; LCCOMB_X47_Y16_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54768      ; LCCOMB_X47_Y17_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54769      ; LCCOMB_X46_Y15_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54770      ; LCCOMB_X53_Y16_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54771      ; LCCOMB_X52_Y17_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54772      ; LCCOMB_X57_Y11_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54773      ; LCCOMB_X49_Y10_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54774      ; LCCOMB_X56_Y17_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54775      ; LCCOMB_X50_Y14_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54776      ; LCCOMB_X50_Y14_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54778      ; LCCOMB_X35_Y15_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54779      ; LCCOMB_X33_Y17_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54780      ; LCCOMB_X36_Y16_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54781      ; LCCOMB_X33_Y20_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54782      ; LCCOMB_X39_Y16_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54783      ; LCCOMB_X35_Y17_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54784      ; LCCOMB_X36_Y16_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54785      ; LCCOMB_X41_Y16_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54786      ; LCCOMB_X34_Y18_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54787      ; LCCOMB_X35_Y15_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54788      ; LCCOMB_X41_Y16_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54789      ; LCCOMB_X40_Y16_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54790      ; LCCOMB_X36_Y16_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54791      ; LCCOMB_X39_Y15_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54792      ; LCCOMB_X35_Y17_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54793      ; LCCOMB_X38_Y14_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54795      ; LCCOMB_X34_Y15_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54796      ; LCCOMB_X34_Y15_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54797      ; LCCOMB_X41_Y16_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54798      ; LCCOMB_X41_Y16_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54799      ; LCCOMB_X39_Y16_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54800      ; LCCOMB_X34_Y15_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54801      ; LCCOMB_X36_Y16_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54802      ; LCCOMB_X34_Y15_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54803      ; LCCOMB_X36_Y17_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54804      ; LCCOMB_X34_Y15_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54805      ; LCCOMB_X36_Y17_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54806      ; LCCOMB_X34_Y14_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54807      ; LCCOMB_X33_Y9_N12   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54808      ; LCCOMB_X39_Y18_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54809      ; LCCOMB_X34_Y15_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54810      ; LCCOMB_X39_Y14_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54812      ; LCCOMB_X42_Y15_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54813      ; LCCOMB_X52_Y10_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54814      ; LCCOMB_X54_Y12_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54815      ; LCCOMB_X47_Y14_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54816      ; LCCOMB_X49_Y11_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54817      ; LCCOMB_X43_Y14_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54818      ; LCCOMB_X43_Y14_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54819      ; LCCOMB_X50_Y14_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54820      ; LCCOMB_X49_Y20_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54821      ; LCCOMB_X53_Y14_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54822      ; LCCOMB_X50_Y17_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54823      ; LCCOMB_X47_Y17_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54824      ; LCCOMB_X54_Y12_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54825      ; LCCOMB_X53_Y15_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54826      ; LCCOMB_X56_Y11_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54827      ; LCCOMB_X46_Y15_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54829      ; LCCOMB_X33_Y17_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54830      ; LCCOMB_X33_Y17_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54831      ; LCCOMB_X33_Y22_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54832      ; LCCOMB_X33_Y20_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54833      ; LCCOMB_X33_Y22_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54834      ; LCCOMB_X35_Y24_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54835      ; LCCOMB_X34_Y18_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54836      ; LCCOMB_X33_Y21_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54837      ; LCCOMB_X35_Y24_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54838      ; LCCOMB_X35_Y24_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54839      ; LCCOMB_X33_Y20_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54840      ; LCCOMB_X35_Y24_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54841      ; LCCOMB_X32_Y25_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54842      ; LCCOMB_X35_Y16_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54843      ; LCCOMB_X31_Y28_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54844      ; LCCOMB_X35_Y24_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54846      ; LCCOMB_X33_Y22_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54847      ; LCCOMB_X34_Y21_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54848      ; LCCOMB_X34_Y21_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54849      ; LCCOMB_X33_Y21_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54850      ; LCCOMB_X33_Y20_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54851      ; LCCOMB_X33_Y21_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54852      ; LCCOMB_X34_Y18_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54853      ; LCCOMB_X32_Y18_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54854      ; LCCOMB_X31_Y16_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54855      ; LCCOMB_X36_Y20_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54856      ; LCCOMB_X31_Y16_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54857      ; LCCOMB_X34_Y18_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54858      ; LCCOMB_X33_Y20_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54859      ; LCCOMB_X36_Y20_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54860      ; LCCOMB_X33_Y20_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54861      ; LCCOMB_X33_Y20_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54863      ; LCCOMB_X33_Y22_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54864      ; LCCOMB_X33_Y25_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54865      ; LCCOMB_X33_Y26_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54866      ; LCCOMB_X33_Y21_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54867      ; LCCOMB_X35_Y15_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54868      ; LCCOMB_X33_Y17_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54869      ; LCCOMB_X36_Y20_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54870      ; LCCOMB_X33_Y20_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54871      ; LCCOMB_X36_Y16_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54872      ; LCCOMB_X36_Y20_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54873      ; LCCOMB_X35_Y16_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54874      ; LCCOMB_X34_Y18_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54875      ; LCCOMB_X33_Y20_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54876      ; LCCOMB_X35_Y16_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54877      ; LCCOMB_X33_Y20_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54878      ; LCCOMB_X36_Y21_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54880      ; LCCOMB_X36_Y20_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54881      ; LCCOMB_X35_Y17_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54882      ; LCCOMB_X36_Y16_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54883      ; LCCOMB_X35_Y16_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54884      ; LCCOMB_X33_Y22_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54885      ; LCCOMB_X33_Y21_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54886      ; LCCOMB_X36_Y20_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54887      ; LCCOMB_X28_Y27_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54888      ; LCCOMB_X34_Y18_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54889      ; LCCOMB_X33_Y22_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54890      ; LCCOMB_X31_Y20_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54891      ; LCCOMB_X31_Y28_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54892      ; LCCOMB_X33_Y21_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54893      ; LCCOMB_X33_Y20_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54894      ; LCCOMB_X34_Y18_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54895      ; LCCOMB_X33_Y22_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54897      ; LCCOMB_X45_Y16_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54898      ; LCCOMB_X43_Y19_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54899      ; LCCOMB_X45_Y15_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54900      ; LCCOMB_X43_Y16_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54901      ; LCCOMB_X46_Y16_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54902      ; LCCOMB_X45_Y16_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54903      ; LCCOMB_X43_Y18_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54904      ; LCCOMB_X43_Y16_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54905      ; LCCOMB_X45_Y16_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54906      ; LCCOMB_X46_Y16_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54907      ; LCCOMB_X45_Y15_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54908      ; LCCOMB_X43_Y16_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54909      ; LCCOMB_X46_Y16_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54910      ; LCCOMB_X45_Y16_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54911      ; LCCOMB_X45_Y15_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54912      ; LCCOMB_X45_Y15_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54913      ; LCCOMB_X46_Y16_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54914      ; LCCOMB_X45_Y16_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54915      ; LCCOMB_X45_Y15_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54916      ; LCCOMB_X43_Y16_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54917      ; LCCOMB_X45_Y16_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54918      ; LCCOMB_X46_Y16_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54919      ; LCCOMB_X45_Y15_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54920      ; LCCOMB_X43_Y16_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54921      ; LCCOMB_X45_Y16_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54922      ; LCCOMB_X46_Y16_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54923      ; LCCOMB_X45_Y15_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54924      ; LCCOMB_X45_Y15_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54925      ; LCCOMB_X46_Y16_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54926      ; LCCOMB_X45_Y16_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54927      ; LCCOMB_X45_Y15_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54928      ; LCCOMB_X43_Y16_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54929      ; LCCOMB_X46_Y16_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54930      ; LCCOMB_X45_Y16_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54931      ; LCCOMB_X45_Y15_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54932      ; LCCOMB_X43_Y16_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54933      ; LCCOMB_X45_Y16_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54934      ; LCCOMB_X43_Y17_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54935      ; LCCOMB_X43_Y17_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54936      ; LCCOMB_X43_Y16_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54937      ; LCCOMB_X45_Y16_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54938      ; LCCOMB_X46_Y16_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54939      ; LCCOMB_X45_Y15_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54940      ; LCCOMB_X43_Y16_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54941      ; LCCOMB_X46_Y16_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54942      ; LCCOMB_X45_Y16_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54943      ; LCCOMB_X45_Y15_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54944      ; LCCOMB_X43_Y16_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54945      ; LCCOMB_X45_Y16_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54946      ; LCCOMB_X46_Y16_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54947      ; LCCOMB_X43_Y16_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54948      ; LCCOMB_X46_Y17_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54949      ; LCCOMB_X46_Y16_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54950      ; LCCOMB_X45_Y16_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54951      ; LCCOMB_X45_Y15_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54952      ; LCCOMB_X43_Y16_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54953      ; LCCOMB_X45_Y16_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54954      ; LCCOMB_X46_Y16_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54955      ; LCCOMB_X52_Y17_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54956      ; LCCOMB_X43_Y16_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54957      ; LCCOMB_X46_Y16_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54958      ; LCCOMB_X45_Y16_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54959      ; LCCOMB_X43_Y16_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54960      ; LCCOMB_X43_Y16_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54961      ; LCCOMB_X68_Y27_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54962      ; LCCOMB_X67_Y27_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54963      ; LCCOMB_X70_Y27_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54964      ; LCCOMB_X72_Y28_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54965      ; LCCOMB_X67_Y27_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54966      ; LCCOMB_X68_Y27_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54967      ; LCCOMB_X70_Y27_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54968      ; LCCOMB_X72_Y28_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54969      ; LCCOMB_X68_Y27_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54970      ; LCCOMB_X67_Y27_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54971      ; LCCOMB_X70_Y27_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54972      ; LCCOMB_X72_Y28_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54973      ; LCCOMB_X67_Y27_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54974      ; LCCOMB_X68_Y27_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54975      ; LCCOMB_X70_Y27_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54976      ; LCCOMB_X72_Y28_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54977      ; LCCOMB_X68_Y27_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54978      ; LCCOMB_X68_Y27_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54979      ; LCCOMB_X68_Y27_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54980      ; LCCOMB_X68_Y27_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54981      ; LCCOMB_X67_Y27_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54982      ; LCCOMB_X67_Y27_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54983      ; LCCOMB_X67_Y27_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54984      ; LCCOMB_X67_Y27_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54985      ; LCCOMB_X70_Y27_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54986      ; LCCOMB_X70_Y27_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54987      ; LCCOMB_X70_Y27_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54988      ; LCCOMB_X70_Y27_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54989      ; LCCOMB_X72_Y28_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54990      ; LCCOMB_X72_Y28_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54991      ; LCCOMB_X72_Y28_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54992      ; LCCOMB_X72_Y28_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54993      ; LCCOMB_X67_Y27_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54994      ; LCCOMB_X67_Y27_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54995      ; LCCOMB_X67_Y27_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54996      ; LCCOMB_X67_Y27_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54997      ; LCCOMB_X68_Y27_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54998      ; LCCOMB_X68_Y27_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~54999      ; LCCOMB_X68_Y27_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55000      ; LCCOMB_X68_Y27_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55001      ; LCCOMB_X70_Y27_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55002      ; LCCOMB_X70_Y27_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55003      ; LCCOMB_X70_Y27_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55004      ; LCCOMB_X67_Y32_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55005      ; LCCOMB_X72_Y28_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55006      ; LCCOMB_X72_Y28_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55007      ; LCCOMB_X74_Y32_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55008      ; LCCOMB_X72_Y28_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55009      ; LCCOMB_X68_Y27_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55010      ; LCCOMB_X67_Y27_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55011      ; LCCOMB_X70_Y27_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55012      ; LCCOMB_X72_Y28_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55013      ; LCCOMB_X67_Y27_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55014      ; LCCOMB_X68_Y27_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55015      ; LCCOMB_X70_Y27_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55016      ; LCCOMB_X72_Y28_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55017      ; LCCOMB_X67_Y27_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55018      ; LCCOMB_X68_Y27_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55019      ; LCCOMB_X70_Y27_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55020      ; LCCOMB_X74_Y32_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55021      ; LCCOMB_X68_Y27_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55022      ; LCCOMB_X67_Y27_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55023      ; LCCOMB_X70_Y27_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55024      ; LCCOMB_X72_Y28_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55025      ; LCCOMB_X80_Y11_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55026      ; LCCOMB_X76_Y11_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55027      ; LCCOMB_X82_Y11_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55028      ; LCCOMB_X83_Y11_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55029      ; LCCOMB_X76_Y11_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55030      ; LCCOMB_X80_Y11_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55031      ; LCCOMB_X82_Y11_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55032      ; LCCOMB_X83_Y11_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55033      ; LCCOMB_X80_Y11_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55034      ; LCCOMB_X76_Y11_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55035      ; LCCOMB_X82_Y11_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55036      ; LCCOMB_X83_Y11_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55037      ; LCCOMB_X76_Y11_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55038      ; LCCOMB_X80_Y11_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55039      ; LCCOMB_X82_Y11_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55040      ; LCCOMB_X83_Y11_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55041      ; LCCOMB_X76_Y11_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55042      ; LCCOMB_X80_Y11_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55043      ; LCCOMB_X82_Y11_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55044      ; LCCOMB_X83_Y11_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55045      ; LCCOMB_X80_Y11_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55046      ; LCCOMB_X76_Y11_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55047      ; LCCOMB_X82_Y11_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55048      ; LCCOMB_X83_Y11_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55049      ; LCCOMB_X80_Y11_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55050      ; LCCOMB_X76_Y11_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55051      ; LCCOMB_X82_Y11_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55052      ; LCCOMB_X83_Y11_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55053      ; LCCOMB_X76_Y11_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55054      ; LCCOMB_X80_Y11_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55055      ; LCCOMB_X82_Y11_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55056      ; LCCOMB_X83_Y11_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55057      ; LCCOMB_X80_Y11_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55058      ; LCCOMB_X76_Y11_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55059      ; LCCOMB_X82_Y11_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55060      ; LCCOMB_X83_Y11_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55061      ; LCCOMB_X76_Y11_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55062      ; LCCOMB_X80_Y11_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55063      ; LCCOMB_X82_Y11_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55064      ; LCCOMB_X83_Y11_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55065      ; LCCOMB_X80_Y11_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55066      ; LCCOMB_X76_Y11_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55067      ; LCCOMB_X82_Y11_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55068      ; LCCOMB_X83_Y11_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55069      ; LCCOMB_X76_Y11_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55070      ; LCCOMB_X80_Y11_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55071      ; LCCOMB_X82_Y11_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55072      ; LCCOMB_X83_Y11_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55073      ; LCCOMB_X76_Y11_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55074      ; LCCOMB_X80_Y11_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55075      ; LCCOMB_X82_Y11_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55076      ; LCCOMB_X83_Y11_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55077      ; LCCOMB_X80_Y11_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55078      ; LCCOMB_X76_Y11_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55079      ; LCCOMB_X82_Y11_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55080      ; LCCOMB_X83_Y11_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55081      ; LCCOMB_X80_Y11_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55082      ; LCCOMB_X76_Y11_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55083      ; LCCOMB_X82_Y11_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55084      ; LCCOMB_X83_Y11_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55085      ; LCCOMB_X76_Y11_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55086      ; LCCOMB_X80_Y11_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55087      ; LCCOMB_X82_Y11_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55088      ; LCCOMB_X83_Y11_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55089      ; LCCOMB_X52_Y30_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55090      ; LCCOMB_X52_Y30_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55091      ; LCCOMB_X52_Y30_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55092      ; LCCOMB_X52_Y30_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55093      ; LCCOMB_X56_Y28_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55094      ; LCCOMB_X56_Y28_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55095      ; LCCOMB_X56_Y28_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55096      ; LCCOMB_X56_Y28_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55097      ; LCCOMB_X53_Y29_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55098      ; LCCOMB_X53_Y29_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55099      ; LCCOMB_X53_Y29_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55100      ; LCCOMB_X53_Y29_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55101      ; LCCOMB_X45_Y31_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55102      ; LCCOMB_X45_Y31_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55103      ; LCCOMB_X45_Y31_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55104      ; LCCOMB_X45_Y31_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55105      ; LCCOMB_X49_Y29_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55106      ; LCCOMB_X56_Y28_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55107      ; LCCOMB_X56_Y28_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55108      ; LCCOMB_X55_Y27_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55109      ; LCCOMB_X52_Y30_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55110      ; LCCOMB_X52_Y30_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55111      ; LCCOMB_X53_Y29_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55112      ; LCCOMB_X52_Y30_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55113      ; LCCOMB_X53_Y29_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55114      ; LCCOMB_X53_Y29_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55115      ; LCCOMB_X53_Y29_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55116      ; LCCOMB_X53_Y29_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55117      ; LCCOMB_X45_Y31_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55118      ; LCCOMB_X45_Y31_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55119      ; LCCOMB_X45_Y31_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55120      ; LCCOMB_X45_Y31_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55121      ; LCCOMB_X53_Y29_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55122      ; LCCOMB_X52_Y30_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55123      ; LCCOMB_X52_Y30_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55124      ; LCCOMB_X53_Y29_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55125      ; LCCOMB_X56_Y28_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55126      ; LCCOMB_X56_Y28_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55127      ; LCCOMB_X56_Y28_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55128      ; LCCOMB_X56_Y28_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55129      ; LCCOMB_X53_Y29_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55130      ; LCCOMB_X53_Y29_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55131      ; LCCOMB_X52_Y30_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55132      ; LCCOMB_X53_Y29_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55133      ; LCCOMB_X45_Y31_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55134      ; LCCOMB_X45_Y31_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55135      ; LCCOMB_X45_Y31_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55136      ; LCCOMB_X45_Y31_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55137      ; LCCOMB_X47_Y30_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55138      ; LCCOMB_X56_Y28_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55139      ; LCCOMB_X56_Y28_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55140      ; LCCOMB_X56_Y28_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55141      ; LCCOMB_X52_Y30_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55142      ; LCCOMB_X52_Y30_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55143      ; LCCOMB_X52_Y30_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55144      ; LCCOMB_X52_Y30_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55145      ; LCCOMB_X57_Y34_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55146      ; LCCOMB_X55_Y35_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55147      ; LCCOMB_X55_Y27_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55148      ; LCCOMB_X57_Y34_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55149      ; LCCOMB_X47_Y30_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55150      ; LCCOMB_X45_Y31_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55151      ; LCCOMB_X45_Y31_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55152      ; LCCOMB_X45_Y31_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55154      ; LCCOMB_X88_Y25_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55155      ; LCCOMB_X83_Y25_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55156      ; LCCOMB_X84_Y30_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55157      ; LCCOMB_X80_Y26_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55159      ; LCCOMB_X85_Y32_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55160      ; LCCOMB_X85_Y32_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55161      ; LCCOMB_X96_Y33_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55162      ; LCCOMB_X96_Y33_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55164      ; LCCOMB_X77_Y38_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55165      ; LCCOMB_X86_Y28_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55166      ; LCCOMB_X75_Y31_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55167      ; LCCOMB_X90_Y30_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55169      ; LCCOMB_X85_Y25_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55170      ; LCCOMB_X80_Y21_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55171      ; LCCOMB_X80_Y22_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55172      ; LCCOMB_X86_Y23_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55174      ; LCCOMB_X87_Y26_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55175      ; LCCOMB_X86_Y26_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55176      ; LCCOMB_X86_Y26_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55177      ; LCCOMB_X83_Y30_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55179      ; LCCOMB_X82_Y24_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55180      ; LCCOMB_X80_Y26_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55181      ; LCCOMB_X81_Y25_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55182      ; LCCOMB_X80_Y26_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55184      ; LCCOMB_X77_Y39_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55185      ; LCCOMB_X77_Y36_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55186      ; LCCOMB_X84_Y27_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55187      ; LCCOMB_X81_Y31_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55189      ; LCCOMB_X80_Y22_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55190      ; LCCOMB_X80_Y22_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55191      ; LCCOMB_X80_Y22_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55192      ; LCCOMB_X80_Y23_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55194      ; LCCOMB_X89_Y20_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55195      ; LCCOMB_X89_Y20_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55196      ; LCCOMB_X89_Y20_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55197      ; LCCOMB_X88_Y21_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55199      ; LCCOMB_X84_Y27_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55200      ; LCCOMB_X84_Y29_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55201      ; LCCOMB_X83_Y28_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55202      ; LCCOMB_X85_Y30_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55204      ; LCCOMB_X81_Y31_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55205      ; LCCOMB_X84_Y31_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55206      ; LCCOMB_X81_Y31_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55207      ; LCCOMB_X81_Y31_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55209      ; LCCOMB_X84_Y34_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55210      ; LCCOMB_X82_Y33_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55211      ; LCCOMB_X83_Y33_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55212      ; LCCOMB_X82_Y33_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55214      ; LCCOMB_X87_Y30_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55215      ; LCCOMB_X86_Y30_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55216      ; LCCOMB_X89_Y30_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55217      ; LCCOMB_X81_Y31_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55219      ; LCCOMB_X77_Y31_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55220      ; LCCOMB_X77_Y31_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55221      ; LCCOMB_X77_Y31_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55222      ; LCCOMB_X77_Y30_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55224      ; LCCOMB_X85_Y31_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55225      ; LCCOMB_X85_Y32_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55226      ; LCCOMB_X79_Y29_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55227      ; LCCOMB_X85_Y32_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55229      ; LCCOMB_X91_Y25_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55230      ; LCCOMB_X90_Y25_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55231      ; LCCOMB_X90_Y25_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55232      ; LCCOMB_X91_Y25_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55233      ; LCCOMB_X66_Y46_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55234      ; LCCOMB_X79_Y40_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55235      ; LCCOMB_X79_Y40_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55236      ; LCCOMB_X70_Y46_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55237      ; LCCOMB_X66_Y45_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55238      ; LCCOMB_X65_Y40_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55239      ; LCCOMB_X65_Y40_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55240      ; LCCOMB_X65_Y40_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55241      ; LCCOMB_X70_Y41_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55242      ; LCCOMB_X70_Y41_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55243      ; LCCOMB_X70_Y41_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55244      ; LCCOMB_X70_Y41_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55245      ; LCCOMB_X76_Y40_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55246      ; LCCOMB_X69_Y44_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55247      ; LCCOMB_X66_Y38_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55248      ; LCCOMB_X77_Y45_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55249      ; LCCOMB_X66_Y43_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55250      ; LCCOMB_X62_Y40_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55251      ; LCCOMB_X62_Y40_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55252      ; LCCOMB_X66_Y43_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55253      ; LCCOMB_X76_Y37_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55254      ; LCCOMB_X75_Y44_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55255      ; LCCOMB_X65_Y41_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55256      ; LCCOMB_X65_Y41_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55257      ; LCCOMB_X66_Y38_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55258      ; LCCOMB_X65_Y37_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55259      ; LCCOMB_X66_Y38_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55260      ; LCCOMB_X66_Y38_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55261      ; LCCOMB_X68_Y42_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55262      ; LCCOMB_X68_Y42_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55263      ; LCCOMB_X68_Y41_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55264      ; LCCOMB_X66_Y38_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55265      ; LCCOMB_X72_Y42_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55266      ; LCCOMB_X69_Y42_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55267      ; LCCOMB_X77_Y42_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55268      ; LCCOMB_X76_Y42_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55269      ; LCCOMB_X72_Y37_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55270      ; LCCOMB_X77_Y38_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55271      ; LCCOMB_X77_Y42_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55272      ; LCCOMB_X74_Y44_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55273      ; LCCOMB_X76_Y39_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55274      ; LCCOMB_X72_Y37_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55275      ; LCCOMB_X77_Y42_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55276      ; LCCOMB_X77_Y42_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55277      ; LCCOMB_X75_Y38_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55278      ; LCCOMB_X74_Y43_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55279      ; LCCOMB_X75_Y38_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55280      ; LCCOMB_X75_Y38_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55281      ; LCCOMB_X70_Y42_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55282      ; LCCOMB_X76_Y40_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55283      ; LCCOMB_X77_Y41_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55284      ; LCCOMB_X77_Y40_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55285      ; LCCOMB_X76_Y40_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55286      ; LCCOMB_X77_Y41_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55287      ; LCCOMB_X77_Y41_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55288      ; LCCOMB_X75_Y44_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55289      ; LCCOMB_X77_Y41_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55290      ; LCCOMB_X76_Y40_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55291      ; LCCOMB_X77_Y41_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55292      ; LCCOMB_X77_Y40_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55293      ; LCCOMB_X77_Y42_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55294      ; LCCOMB_X77_Y41_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55295      ; LCCOMB_X77_Y41_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55296      ; LCCOMB_X70_Y46_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55297      ; LCCOMB_X56_Y47_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55298      ; LCCOMB_X55_Y46_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55299      ; LCCOMB_X56_Y42_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55300      ; LCCOMB_X52_Y45_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55301      ; LCCOMB_X52_Y45_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55302      ; LCCOMB_X73_Y43_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55303      ; LCCOMB_X52_Y45_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55304      ; LCCOMB_X52_Y45_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55305      ; LCCOMB_X66_Y38_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55306      ; LCCOMB_X66_Y38_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55307      ; LCCOMB_X66_Y38_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55308      ; LCCOMB_X66_Y38_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55309      ; LCCOMB_X53_Y50_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55310      ; LCCOMB_X56_Y41_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55311      ; LCCOMB_X53_Y44_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55312      ; LCCOMB_X53_Y50_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55313      ; LCCOMB_X72_Y45_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55314      ; LCCOMB_X76_Y42_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55315      ; LCCOMB_X53_Y47_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55316      ; LCCOMB_X53_Y50_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55317      ; LCCOMB_X58_Y48_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55318      ; LCCOMB_X54_Y45_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55319      ; LCCOMB_X59_Y39_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55320      ; LCCOMB_X47_Y47_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55321      ; LCCOMB_X70_Y41_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55322      ; LCCOMB_X70_Y41_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55323      ; LCCOMB_X70_Y41_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55324      ; LCCOMB_X70_Y41_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55325      ; LCCOMB_X69_Y42_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55326      ; LCCOMB_X58_Y46_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55327      ; LCCOMB_X67_Y46_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55328      ; LCCOMB_X58_Y46_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55329      ; LCCOMB_X63_Y39_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55330      ; LCCOMB_X56_Y47_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55331      ; LCCOMB_X67_Y43_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55332      ; LCCOMB_X63_Y39_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55333      ; LCCOMB_X62_Y45_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55334      ; LCCOMB_X57_Y48_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55335      ; LCCOMB_X49_Y48_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55336      ; LCCOMB_X59_Y45_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55337      ; LCCOMB_X67_Y47_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55338      ; LCCOMB_X61_Y49_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55339      ; LCCOMB_X54_Y47_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55340      ; LCCOMB_X67_Y47_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55341      ; LCCOMB_X62_Y45_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55342      ; LCCOMB_X47_Y47_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55343      ; LCCOMB_X47_Y49_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55344      ; LCCOMB_X57_Y43_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55345      ; LCCOMB_X61_Y49_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55346      ; LCCOMB_X70_Y42_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55347      ; LCCOMB_X65_Y43_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55348      ; LCCOMB_X68_Y48_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55349      ; LCCOMB_X68_Y43_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55350      ; LCCOMB_X57_Y52_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55351      ; LCCOMB_X65_Y41_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55352      ; LCCOMB_X61_Y50_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55353      ; LCCOMB_X77_Y41_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55354      ; LCCOMB_X53_Y52_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55355      ; LCCOMB_X63_Y44_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55356      ; LCCOMB_X61_Y50_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55357      ; LCCOMB_X46_Y52_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55358      ; LCCOMB_X46_Y47_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55359      ; LCCOMB_X48_Y50_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55360      ; LCCOMB_X82_Y50_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55361      ; LCCOMB_X76_Y37_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55362      ; LCCOMB_X79_Y40_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55363      ; LCCOMB_X77_Y39_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55364      ; LCCOMB_X76_Y40_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55365      ; LCCOMB_X79_Y40_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55366      ; LCCOMB_X76_Y37_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55367      ; LCCOMB_X77_Y39_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55368      ; LCCOMB_X80_Y40_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55369      ; LCCOMB_X79_Y40_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55370      ; LCCOMB_X76_Y32_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55371      ; LCCOMB_X77_Y39_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55372      ; LCCOMB_X76_Y40_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55373      ; LCCOMB_X76_Y37_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55374      ; LCCOMB_X87_Y41_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55375      ; LCCOMB_X77_Y39_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55376      ; LCCOMB_X76_Y40_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55377      ; LCCOMB_X84_Y36_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55378      ; LCCOMB_X79_Y36_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55379      ; LCCOMB_X77_Y38_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55380      ; LCCOMB_X84_Y32_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55381      ; LCCOMB_X82_Y36_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55382      ; LCCOMB_X79_Y41_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55383      ; LCCOMB_X77_Y38_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55384      ; LCCOMB_X77_Y35_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55385      ; LCCOMB_X77_Y35_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55386      ; LCCOMB_X82_Y37_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55387      ; LCCOMB_X77_Y38_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55388      ; LCCOMB_X77_Y35_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55389      ; LCCOMB_X86_Y34_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55390      ; LCCOMB_X84_Y36_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55391      ; LCCOMB_X77_Y38_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55392      ; LCCOMB_X84_Y32_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55393      ; LCCOMB_X85_Y34_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55394      ; LCCOMB_X79_Y40_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55395      ; LCCOMB_X77_Y42_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55396      ; LCCOMB_X84_Y34_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55397      ; LCCOMB_X79_Y35_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55398      ; LCCOMB_X79_Y35_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55399      ; LCCOMB_X77_Y42_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55400      ; LCCOMB_X77_Y41_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55401      ; LCCOMB_X70_Y41_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55402      ; LCCOMB_X79_Y37_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55403      ; LCCOMB_X77_Y42_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55404      ; LCCOMB_X79_Y40_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55405      ; LCCOMB_X79_Y37_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55406      ; LCCOMB_X87_Y41_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55407      ; LCCOMB_X76_Y39_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55408      ; LCCOMB_X77_Y41_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55409      ; LCCOMB_X77_Y41_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55410      ; LCCOMB_X89_Y35_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55411      ; LCCOMB_X75_Y38_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55412      ; LCCOMB_X89_Y36_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55413      ; LCCOMB_X89_Y35_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55414      ; LCCOMB_X75_Y42_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55415      ; LCCOMB_X75_Y38_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55416      ; LCCOMB_X87_Y39_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55417      ; LCCOMB_X75_Y42_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55418      ; LCCOMB_X87_Y30_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55419      ; LCCOMB_X85_Y32_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55420      ; LCCOMB_X87_Y39_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55421      ; LCCOMB_X79_Y37_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55422      ; LCCOMB_X77_Y39_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55423      ; LCCOMB_X75_Y38_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55424      ; LCCOMB_X77_Y40_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55426      ; LCCOMB_X99_Y44_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55428      ; LCCOMB_X99_Y44_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55430      ; LCCOMB_X99_Y40_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55432      ; LCCOMB_X100_Y38_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55433      ; LCCOMB_X86_Y45_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55434      ; LCCOMB_X99_Y43_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55435      ; LCCOMB_X99_Y40_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55436      ; LCCOMB_X100_Y38_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55437      ; LCCOMB_X99_Y49_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55438      ; LCCOMB_X100_Y49_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55439      ; LCCOMB_X99_Y40_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55440      ; LCCOMB_X98_Y42_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55441      ; LCCOMB_X99_Y36_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55442      ; LCCOMB_X99_Y44_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55443      ; LCCOMB_X99_Y40_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55444      ; LCCOMB_X100_Y38_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55446      ; LCCOMB_X96_Y42_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55448      ; LCCOMB_X99_Y40_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55450      ; LCCOMB_X100_Y41_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55452      ; LCCOMB_X98_Y43_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55453      ; LCCOMB_X100_Y38_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55454      ; LCCOMB_X98_Y42_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55455      ; LCCOMB_X98_Y42_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55456      ; LCCOMB_X99_Y40_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55457      ; LCCOMB_X96_Y42_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55458      ; LCCOMB_X94_Y36_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55459      ; LCCOMB_X100_Y41_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55460      ; LCCOMB_X98_Y43_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55461      ; LCCOMB_X103_Y42_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55462      ; LCCOMB_X96_Y42_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55463      ; LCCOMB_X97_Y38_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55464      ; LCCOMB_X100_Y41_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55466      ; LCCOMB_X99_Y42_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55468      ; LCCOMB_X98_Y40_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55470      ; LCCOMB_X98_Y42_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55472      ; LCCOMB_X100_Y43_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55473      ; LCCOMB_X97_Y44_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55474      ; LCCOMB_X99_Y45_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55475      ; LCCOMB_X98_Y42_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55476      ; LCCOMB_X94_Y44_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55477      ; LCCOMB_X100_Y42_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55478      ; LCCOMB_X98_Y43_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55479      ; LCCOMB_X98_Y42_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55480      ; LCCOMB_X97_Y44_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55481      ; LCCOMB_X101_Y41_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55482      ; LCCOMB_X100_Y42_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55483      ; LCCOMB_X100_Y41_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55484      ; LCCOMB_X98_Y36_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55486      ; LCCOMB_X98_Y42_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55488      ; LCCOMB_X100_Y39_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55490      ; LCCOMB_X99_Y42_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55492      ; LCCOMB_X99_Y41_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55493      ; LCCOMB_X100_Y39_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55494      ; LCCOMB_X100_Y41_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55495      ; LCCOMB_X99_Y42_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55496      ; LCCOMB_X99_Y41_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55497      ; LCCOMB_X95_Y45_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55498      ; LCCOMB_X100_Y41_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55499      ; LCCOMB_X99_Y42_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55500      ; LCCOMB_X99_Y41_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55501      ; LCCOMB_X100_Y41_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55502      ; LCCOMB_X100_Y39_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55503      ; LCCOMB_X99_Y42_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55504      ; LCCOMB_X99_Y41_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55505      ; LCCOMB_X76_Y40_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55506      ; LCCOMB_X96_Y42_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55507      ; LCCOMB_X85_Y41_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55508      ; LCCOMB_X95_Y45_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55509      ; LCCOMB_X90_Y46_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55510      ; LCCOMB_X99_Y36_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55511      ; LCCOMB_X77_Y41_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55512      ; LCCOMB_X95_Y44_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55513      ; LCCOMB_X94_Y45_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55514      ; LCCOMB_X85_Y41_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55515      ; LCCOMB_X85_Y46_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55516      ; LCCOMB_X99_Y42_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55517      ; LCCOMB_X74_Y43_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55518      ; LCCOMB_X92_Y41_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55519      ; LCCOMB_X87_Y45_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55520      ; LCCOMB_X99_Y41_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55521      ; LCCOMB_X95_Y43_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55522      ; LCCOMB_X83_Y45_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55523      ; LCCOMB_X94_Y45_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55524      ; LCCOMB_X95_Y38_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55525      ; LCCOMB_X96_Y42_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55526      ; LCCOMB_X94_Y36_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55527      ; LCCOMB_X94_Y45_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55528      ; LCCOMB_X100_Y41_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55529      ; LCCOMB_X94_Y38_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55530      ; LCCOMB_X87_Y47_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55531      ; LCCOMB_X86_Y43_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55532      ; LCCOMB_X91_Y42_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55533      ; LCCOMB_X100_Y41_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55534      ; LCCOMB_X100_Y39_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55535      ; LCCOMB_X99_Y42_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55536      ; LCCOMB_X99_Y41_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55537      ; LCCOMB_X96_Y42_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55538      ; LCCOMB_X92_Y42_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55539      ; LCCOMB_X92_Y45_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55540      ; LCCOMB_X98_Y43_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55541      ; LCCOMB_X99_Y36_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55542      ; LCCOMB_X91_Y47_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55543      ; LCCOMB_X94_Y45_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55544      ; LCCOMB_X98_Y42_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55545      ; LCCOMB_X94_Y38_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55546      ; LCCOMB_X97_Y42_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55547      ; LCCOMB_X96_Y46_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55548      ; LCCOMB_X88_Y44_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55549      ; LCCOMB_X98_Y42_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55550      ; LCCOMB_X100_Y39_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55551      ; LCCOMB_X99_Y42_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55552      ; LCCOMB_X99_Y41_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55553      ; LCCOMB_X94_Y36_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55554      ; LCCOMB_X96_Y42_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55555      ; LCCOMB_X100_Y41_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55556      ; LCCOMB_X92_Y41_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55557      ; LCCOMB_X92_Y41_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55558      ; LCCOMB_X99_Y36_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55559      ; LCCOMB_X99_Y40_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55560      ; LCCOMB_X95_Y42_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55561      ; LCCOMB_X77_Y41_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55562      ; LCCOMB_X94_Y38_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55563      ; LCCOMB_X98_Y42_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55564      ; LCCOMB_X95_Y39_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55565      ; LCCOMB_X100_Y39_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55566      ; LCCOMB_X98_Y42_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55567      ; LCCOMB_X99_Y42_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55568      ; LCCOMB_X99_Y41_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55569      ; LCCOMB_X99_Y36_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55570      ; LCCOMB_X97_Y36_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55571      ; LCCOMB_X99_Y40_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55572      ; LCCOMB_X97_Y38_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55573      ; LCCOMB_X96_Y42_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55574      ; LCCOMB_X94_Y36_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55575      ; LCCOMB_X97_Y38_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55576      ; LCCOMB_X98_Y38_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55577      ; LCCOMB_X94_Y38_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55578      ; LCCOMB_X98_Y38_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55579      ; LCCOMB_X98_Y42_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55580      ; LCCOMB_X98_Y36_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55581      ; LCCOMB_X97_Y38_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55582      ; LCCOMB_X100_Y39_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55583      ; LCCOMB_X94_Y40_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55584      ; LCCOMB_X99_Y41_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55585      ; LCCOMB_X96_Y42_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55586      ; LCCOMB_X94_Y30_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55587      ; LCCOMB_X97_Y38_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55588      ; LCCOMB_X99_Y40_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55589      ; LCCOMB_X99_Y36_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55590      ; LCCOMB_X97_Y36_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55591      ; LCCOMB_X99_Y34_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55592      ; LCCOMB_X100_Y38_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55593      ; LCCOMB_X100_Y38_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55594      ; LCCOMB_X96_Y35_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55595      ; LCCOMB_X95_Y35_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55596      ; LCCOMB_X98_Y36_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55597      ; LCCOMB_X94_Y30_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55598      ; LCCOMB_X97_Y29_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55599      ; LCCOMB_X100_Y34_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55600      ; LCCOMB_X99_Y41_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55601      ; LCCOMB_X98_Y33_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55602      ; LCCOMB_X90_Y30_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55603      ; LCCOMB_X100_Y27_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55604      ; LCCOMB_X99_Y29_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55605      ; LCCOMB_X98_Y27_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55606      ; LCCOMB_X97_Y36_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55607      ; LCCOMB_X98_Y30_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55608      ; LCCOMB_X94_Y33_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55609      ; LCCOMB_X92_Y28_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55610      ; LCCOMB_X96_Y35_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55611      ; LCCOMB_X92_Y28_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55612      ; LCCOMB_X98_Y36_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55613      ; LCCOMB_X94_Y30_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55614      ; LCCOMB_X100_Y33_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55615      ; LCCOMB_X100_Y35_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55616      ; LCCOMB_X97_Y29_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55617      ; LCCOMB_X99_Y36_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55618      ; LCCOMB_X97_Y36_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55619      ; LCCOMB_X98_Y36_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55620      ; LCCOMB_X100_Y38_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55621      ; LCCOMB_X97_Y34_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55622      ; LCCOMB_X95_Y30_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55623      ; LCCOMB_X95_Y33_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55624      ; LCCOMB_X96_Y35_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55625      ; LCCOMB_X94_Y32_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55626      ; LCCOMB_X96_Y35_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55627      ; LCCOMB_X95_Y30_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55628      ; LCCOMB_X98_Y36_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55629      ; LCCOMB_X100_Y38_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55630      ; LCCOMB_X100_Y39_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55631      ; LCCOMB_X100_Y37_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55632      ; LCCOMB_X99_Y41_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55633      ; LCCOMB_X95_Y30_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55634      ; LCCOMB_X94_Y30_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55635      ; LCCOMB_X94_Y30_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55636      ; LCCOMB_X94_Y36_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55637      ; LCCOMB_X96_Y42_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55638      ; LCCOMB_X91_Y34_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55639      ; LCCOMB_X97_Y33_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55640      ; LCCOMB_X97_Y34_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55641      ; LCCOMB_X97_Y38_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55642      ; LCCOMB_X98_Y25_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55643      ; LCCOMB_X97_Y25_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55644      ; LCCOMB_X98_Y25_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55645      ; LCCOMB_X91_Y31_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55646      ; LCCOMB_X96_Y29_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55647      ; LCCOMB_X94_Y29_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55648      ; LCCOMB_X98_Y28_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55649      ; LCCOMB_X94_Y30_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55650      ; LCCOMB_X100_Y30_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55651      ; LCCOMB_X97_Y36_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55652      ; LCCOMB_X98_Y28_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55653      ; LCCOMB_X95_Y19_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55654      ; LCCOMB_X100_Y19_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55655      ; LCCOMB_X95_Y19_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55656      ; LCCOMB_X95_Y19_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55657      ; LCCOMB_X89_Y31_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55658      ; LCCOMB_X90_Y30_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55659      ; LCCOMB_X94_Y35_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55660      ; LCCOMB_X98_Y38_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55661      ; LCCOMB_X102_Y28_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55662      ; LCCOMB_X97_Y31_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55663      ; LCCOMB_X94_Y33_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55664      ; LCCOMB_X100_Y30_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55665      ; LCCOMB_X96_Y35_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55666      ; LCCOMB_X96_Y35_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55667      ; LCCOMB_X96_Y35_N8   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55668      ; LCCOMB_X96_Y35_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55669      ; LCCOMB_X97_Y27_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55670      ; LCCOMB_X97_Y27_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55671      ; LCCOMB_X94_Y29_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55672      ; LCCOMB_X97_Y27_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55673      ; LCCOMB_X96_Y18_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55674      ; LCCOMB_X100_Y20_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55675      ; LCCOMB_X97_Y21_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55676      ; LCCOMB_X90_Y24_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55677      ; LCCOMB_X96_Y21_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55678      ; LCCOMB_X96_Y28_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55679      ; LCCOMB_X85_Y26_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55680      ; LCCOMB_X94_Y21_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55681      ; LCCOMB_X101_Y31_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55682      ; LCCOMB_X96_Y29_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55683      ; LCCOMB_X96_Y35_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55684      ; LCCOMB_X99_Y30_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55685      ; LCCOMB_X100_Y30_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55686      ; LCCOMB_X94_Y30_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55687      ; LCCOMB_X94_Y30_N14  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55688      ; LCCOMB_X97_Y32_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55689      ; LCCOMB_X100_Y30_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55690      ; LCCOMB_X96_Y33_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55691      ; LCCOMB_X94_Y40_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55692      ; LCCOMB_X100_Y35_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55693      ; LCCOMB_X99_Y41_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55694      ; LCCOMB_X92_Y32_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55695      ; LCCOMB_X87_Y26_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem|data_mem~55696      ; LCCOMB_X97_Y26_N30  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|exception_detect_unit:EDU|excep_flag~17             ; LCCOMB_X100_Y1_N16  ; 219     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|exception_detect_unit:EDU|excep_flag~18             ; LCCOMB_X105_Y5_N2   ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CPU5STAGE:cpu|hlt_logic                                           ; LCCOMB_X114_Y14_N0  ; 34200   ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; SW[2]                                                             ; PIN_AC27            ; 1619    ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                             ;
+-------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                        ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu|Mux34~0             ; LCCOMB_X97_Y2_N18  ; 32      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper|WideOr0~6 ; LCCOMB_X110_Y4_N26 ; 4       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; CPU5STAGE:cpu|hlt_logic                                     ; LCCOMB_X114_Y14_N0 ; 34200   ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+-------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                    ;
+----------------------------------------------------------+---------+
; Name                                                     ; Fan-Out ;
+----------------------------------------------------------+---------+
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[3] ; 4107    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[2] ; 4107    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[7] ; 4098    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[6] ; 4098    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[5] ; 4094    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[1] ; 4094    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[4] ; 4093    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_ALU_OUT[0] ; 4093    ;
; SW[2]~input                                              ; 1619    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[31]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[30]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[29]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[28]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[27]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[26]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[25]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[24]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[23]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[22]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[21]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[20]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[19]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[18]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[17]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[16]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[15]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[14]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[13]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[12]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[11]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[10]    ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[9]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[8]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[7]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[6]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[5]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[4]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[3]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[2]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[1]     ; 1024    ;
; CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer|MEM_rs2[0]     ; 1024    ;
+----------------------------------------------------------+---------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 66,851 / 342,891 ( 19 % ) ;
; C16 interconnects     ; 1,129 / 10,120 ( 11 % )   ;
; C4 interconnects      ; 40,099 / 209,544 ( 19 % ) ;
; Direct links          ; 5,020 / 342,891 ( 1 % )   ;
; Global clocks         ; 3 / 20 ( 15 % )           ;
; Local interconnects   ; 18,719 / 119,088 ( 16 % ) ;
; R24 interconnects     ; 1,389 / 9,963 ( 14 % )    ;
; R4 interconnects      ; 41,440 / 289,782 ( 14 % ) ;
+-----------------------+---------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 10.10) ; Number of LABs  (Total = 4170) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 164                            ;
; 2                                           ; 179                            ;
; 3                                           ; 168                            ;
; 4                                           ; 188                            ;
; 5                                           ; 179                            ;
; 6                                           ; 213                            ;
; 7                                           ; 196                            ;
; 8                                           ; 250                            ;
; 9                                           ; 200                            ;
; 10                                          ; 311                            ;
; 11                                          ; 223                            ;
; 12                                          ; 293                            ;
; 13                                          ; 231                            ;
; 14                                          ; 395                            ;
; 15                                          ; 291                            ;
; 16                                          ; 689                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.95) ; Number of LABs  (Total = 4170) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 195                            ;
; 1 Clock                            ; 4000                           ;
; 1 Clock enable                     ; 522                            ;
; 1 Sync. clear                      ; 10                             ;
; 1 Sync. load                       ; 24                             ;
; 2 Clock enables                    ; 3398                           ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 15.66) ; Number of LABs  (Total = 4170) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 2                              ;
; 1                                            ; 82                             ;
; 2                                            ; 114                            ;
; 3                                            ; 98                             ;
; 4                                            ; 126                            ;
; 5                                            ; 118                            ;
; 6                                            ; 119                            ;
; 7                                            ; 98                             ;
; 8                                            ; 142                            ;
; 9                                            ; 161                            ;
; 10                                           ; 138                            ;
; 11                                           ; 133                            ;
; 12                                           ; 178                            ;
; 13                                           ; 141                            ;
; 14                                           ; 138                            ;
; 15                                           ; 180                            ;
; 16                                           ; 238                            ;
; 17                                           ; 199                            ;
; 18                                           ; 166                            ;
; 19                                           ; 158                            ;
; 20                                           ; 152                            ;
; 21                                           ; 141                            ;
; 22                                           ; 164                            ;
; 23                                           ; 149                            ;
; 24                                           ; 218                            ;
; 25                                           ; 197                            ;
; 26                                           ; 131                            ;
; 27                                           ; 94                             ;
; 28                                           ; 59                             ;
; 29                                           ; 22                             ;
; 30                                           ; 37                             ;
; 31                                           ; 17                             ;
; 32                                           ; 60                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 5.83) ; Number of LABs  (Total = 4170) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 2                              ;
; 1                                               ; 284                            ;
; 2                                               ; 331                            ;
; 3                                               ; 402                            ;
; 4                                               ; 574                            ;
; 5                                               ; 588                            ;
; 6                                               ; 451                            ;
; 7                                               ; 399                            ;
; 8                                               ; 515                            ;
; 9                                               ; 167                            ;
; 10                                              ; 116                            ;
; 11                                              ; 63                             ;
; 12                                              ; 71                             ;
; 13                                              ; 44                             ;
; 14                                              ; 42                             ;
; 15                                              ; 33                             ;
; 16                                              ; 67                             ;
; 17                                              ; 13                             ;
; 18                                              ; 4                              ;
; 19                                              ; 2                              ;
; 20                                              ; 1                              ;
; 21                                              ; 0                              ;
; 22                                              ; 0                              ;
; 23                                              ; 0                              ;
; 24                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 15.99) ; Number of LABs  (Total = 4170) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 16                             ;
; 3                                            ; 103                            ;
; 4                                            ; 70                             ;
; 5                                            ; 67                             ;
; 6                                            ; 122                            ;
; 7                                            ; 110                            ;
; 8                                            ; 135                            ;
; 9                                            ; 158                            ;
; 10                                           ; 279                            ;
; 11                                           ; 237                            ;
; 12                                           ; 275                            ;
; 13                                           ; 320                            ;
; 14                                           ; 206                            ;
; 15                                           ; 157                            ;
; 16                                           ; 181                            ;
; 17                                           ; 146                            ;
; 18                                           ; 139                            ;
; 19                                           ; 131                            ;
; 20                                           ; 234                            ;
; 21                                           ; 124                            ;
; 22                                           ; 111                            ;
; 23                                           ; 88                             ;
; 24                                           ; 93                             ;
; 25                                           ; 94                             ;
; 26                                           ; 79                             ;
; 27                                           ; 77                             ;
; 28                                           ; 82                             ;
; 29                                           ; 87                             ;
; 30                                           ; 66                             ;
; 31                                           ; 62                             ;
; 32                                           ; 42                             ;
; 33                                           ; 32                             ;
; 34                                           ; 14                             ;
; 35                                           ; 17                             ;
; 36                                           ; 7                              ;
; 37                                           ; 9                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 78           ; 0            ; 78           ; 0            ; 0            ; 87        ; 78           ; 0            ; 87        ; 87        ; 0            ; 72           ; 0            ; 0            ; 15           ; 0            ; 72           ; 15           ; 0            ; 0            ; 0            ; 72           ; 0            ; 0            ; 0            ; 0            ; 0            ; 87        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 9            ; 87           ; 9            ; 87           ; 87           ; 0         ; 9            ; 87           ; 0         ; 0         ; 87           ; 15           ; 87           ; 87           ; 72           ; 87           ; 15           ; 72           ; 87           ; 87           ; 87           ; 15           ; 87           ; 87           ; 87           ; 87           ; 87           ; 0         ; 87           ; 87           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC_CLK_10         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK1_50      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK2_50      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "PLCPU"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 9 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'PLCPU.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: SW[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU5STAGE:cpu|cycles_consumed[1] is being clocked by SW[1]
Warning (332060): Node: CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu|res[5] is being clocked by CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[1]
Warning (332060): Node: CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[0] is being clocked by CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer|EX_opcode[0]
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000   ADC_CLK_10
    Info (332111):   20.000 MAX10_CLK1_50
    Info (332111):   20.000 MAX10_CLK2_50
Info (176353): Automatically promoted node CPU5STAGE:cpu|hlt_logic  File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v Line: 35
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu|Mux34~0  File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper|WideOr0~6  File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 3 input, 6 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  59 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  57 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:24
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:35
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:30
Info (11888): Total time spent on timing analysis during the Fitter is 1.65 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:12
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 457 warnings
    Info: Peak virtual memory: 6270 megabytes
    Info: Processing ended: Tue Nov 12 18:18:05 2024
    Info: Elapsed time: 00:02:22
    Info: Total CPU time (on all processors): 00:02:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.fit.smsg.


