verilog xil_defaultlib --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/c2c6" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_cpu_wrapper_0_1/sim/design_1_cpu_wrapper_0_1.v" \
"../../../bd/design_1/ip/design_1_bram_inst_0_0/sim/design_1_bram_inst_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
