{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726304058057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726304058060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 14 14:24:17 2024 " "Processing started: Sat Sep 14 14:24:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726304058060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304058060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_128x8 -c SRAM_128x8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_128x8 -c SRAM_128x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304058060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726304058367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726304058367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_128x8.v 3 3 " "Found 3 design units, including 3 entities, in source file sram_128x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_128x8 " "Found entity 1: SRAM_128x8" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726304063470 ""} { "Info" "ISGN_ENTITY_NAME" "2 SRAM_Cell " "Found entity 2: SRAM_Cell" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726304063470 ""} { "Info" "ISGN_ENTITY_NAME" "3 SRAM_Row " "Found entity 3: SRAM_Row" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726304063470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM " "Found entity 1: tb_SRAM" {  } { { "tb_SRAM.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/tb_SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726304063472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM_128x8 " "Elaborating entity \"SRAM_128x8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726304063487 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out SRAM_128x8.v(18) " "Verilog HDL Always Construct warning at SRAM_128x8.v(18): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[0\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[1\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[2\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[3\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[4\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[5\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[6\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SRAM_128x8.v(19) " "Inferred latch for \"data_out\[7\]\" at SRAM_128x8.v(19)" {  } { { "SRAM_128x8.v" "" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304063488 "|SRAM_128x8"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory_array " "RAM logic \"memory_array\" is uninferred due to asynchronous read logic" {  } { { "SRAM_128x8.v" "memory_array" { Text "C:/Users/aloys/OneDrive/Desktop/SRAM_Cell/SRAM_128x8/SRAM_128x8.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726304063646 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726304063646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726304063917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726304064224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726304064224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1546 " "Implemented 1546 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726304064291 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726304064291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1520 " "Implemented 1520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726304064291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726304064291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726304064304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 14 14:24:24 2024 " "Processing ended: Sat Sep 14 14:24:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726304064304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726304064304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726304064304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726304064304 ""}
