###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 00:58:33 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: VIOLATED Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.241
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.559
- Arrival Time                  9.758
= Slack Time                   -0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.050 |       |   0.000 |   -0.200 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X8M      | 0.050 | 0.000 |   0.000 |   -0.200 | 
     | U0_Register_File/\regfile_reg[1][2]     | CK ^ -> Q v  | SDFFRHQX4M  | 0.183 | 0.365 |   0.365 |    0.166 | 
     | U0_ALU/div_29/U29                       | A v -> Y ^   | INVX12M     | 0.318 | 0.231 |   0.596 |    0.396 | 
     | U0_ALU/div_29/FE_RC_11_0                | A ^ -> Y v   | INVX2M      | 0.096 | 0.103 |   0.699 |    0.499 | 
     | U0_ALU/div_29/FE_RC_18_0                | B v -> Y ^   | NOR2X4M     | 0.155 | 0.134 |   0.833 |    0.633 | 
     | U0_ALU/div_29/FE_RC_17_0                | B ^ -> Y v   | NAND3BX4M   | 0.136 | 0.126 |   0.959 |    0.759 | 
     | U0_ALU/div_29/FE_RC_16_0                | A v -> Y ^   | INVX2M      | 0.094 | 0.094 |   1.053 |    0.853 | 
     | U0_ALU/div_29/FE_RC_15_0                | A ^ -> Y v   | NAND3X4M    | 0.173 | 0.115 |   1.168 |    0.968 | 
     | U0_ALU/div_29/FE_RC_25_0                | A v -> Y ^   | NAND3X6M    | 0.169 | 0.140 |   1.308 |    1.108 | 
     | U0_ALU/div_29/FE_RC_47_0                | B ^ -> Y v   | NAND3BX4M   | 0.212 | 0.177 |   1.485 |    1.285 | 
     | U0_ALU/div_29/FE_RC_46_0                | A v -> Y ^   | NAND2X4M    | 0.216 | 0.183 |   1.668 |    1.468 | 
     | U0_ALU/div_29/FE_RC_98_0                | A0 ^ -> Y v  | OAI21X3M    | 0.082 | 0.090 |   1.758 |    1.558 | 
     | U0_ALU/div_29/FE_RC_109_0               | AN v -> Y v  | NAND2BX2M   | 0.114 | 0.191 |   1.949 |    1.749 | 
     | U0_ALU/div_29/FE_RC_104_0               | B v -> Y ^   | NAND2X4M    | 0.168 | 0.136 |   2.085 |    1.885 | 
     | U0_ALU/div_29/FE_RC_117_0               | A0 ^ -> Y v  | OAI2B2X8M   | 0.129 | 0.108 |   2.193 |    1.993 | 
     | U0_ALU/div_29/FE_RC_178_0               | A0 v -> Y ^  | OAI2B1X2M   | 0.687 | 0.443 |   2.636 |    2.436 | 
     | U0_ALU/div_29/FE_RC_177_0               | A ^ -> Y v   | NAND2X6M    | 0.214 | 0.187 |   2.823 |    2.623 | 
     | U0_ALU/div_29/FE_RC_205_0               | A v -> Y ^   | INVX2M      | 0.110 | 0.117 |   2.940 |    2.740 | 
     | U0_ALU/div_29/FE_RC_204_0               | B1 ^ -> Y v  | AOI22X4M    | 0.119 | 0.090 |   3.029 |    2.830 | 
     | U0_ALU/div_29/FE_RC_208_0               | AN v -> Y v  | NAND2BX4M   | 0.113 | 0.190 |   3.219 |    3.019 | 
     | U0_ALU/div_29/FE_RC_212_0               | B v -> Y ^   | NAND2X6M    | 0.248 | 0.181 |   3.400 |    3.200 | 
     | U0_ALU/div_29/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.243 | 0.365 |   3.765 |    3.565 | 
     | U0_ALU/div_29/FE_RC_287_0               | AN v -> Y v  | NOR2BX8M    | 0.061 | 0.175 |   3.940 |    3.740 | 
     | U0_ALU/div_29/FE_RC_286_0               | A v -> Y ^   | INVX2M      | 0.059 | 0.056 |   3.996 |    3.796 | 
     | U0_ALU/div_29/FE_RC_301_0               | A ^ -> Y v   | INVX2M      | 0.032 | 0.038 |   4.034 |    3.834 | 
     | U0_ALU/div_29/FE_RC_300_0               | A v -> Y ^   | NAND2X2M    | 0.300 | 0.176 |   4.210 |    4.010 | 
     | U0_ALU/div_29/FE_RC_353_0               | B ^ -> Y v   | NAND2X2M    | 0.203 | 0.189 |   4.399 |    4.199 | 
     | U0_ALU/div_29/U49                       | S0 v -> Y ^  | CLKMX2X2M   | 0.230 | 0.339 |   4.738 |    4.538 | 
     | U0_ALU/div_29/FE_RC_383_0               | A ^ -> Y v   | NAND2X4M    | 0.118 | 0.120 |   4.857 |    4.658 | 
     | U0_ALU/div_29/FE_RC_382_0               | A v -> Y ^   | INVX2M      | 0.092 | 0.089 |   4.947 |    4.747 | 
     | U0_ALU/div_29/FE_RC_381_0               | B ^ -> Y v   | CLKNAND2X4M | 0.081 | 0.083 |   5.030 |    4.830 | 
     | U0_ALU/div_29/FE_RC_406_0               | A v -> Y ^   | INVX2M      | 0.083 | 0.075 |   5.105 |    4.905 | 
     | U0_ALU/div_29/FE_RC_405_0               | A ^ -> Y v   | NOR2X3M     | 0.052 | 0.051 |   5.155 |    4.956 | 
     | U0_ALU/div_29/FE_RC_404_0               | A v -> Y ^   | NAND2X4M    | 0.144 | 0.097 |   5.252 |    5.052 | 
     | U0_ALU/div_29/FE_RC_403_0               | A ^ -> Y v   | NAND2X4M    | 0.065 | 0.069 |   5.321 |    5.121 | 
     | U0_ALU/div_29/FE_RC_402_0               | A v -> Y ^   | NAND2X4M    | 0.095 | 0.072 |   5.393 |    5.194 | 
     | U0_ALU/div_29/FE_RC_471_0               | A ^ -> Y v   | CLKNAND2X8M | 0.241 | 0.151 |   5.544 |    5.345 | 
     | U0_ALU/div_29/FE_RC_470_0               | S0 v -> Y ^  | MXI2X6M     | 0.305 | 0.205 |   5.749 |    5.549 | 
     | U0_ALU/div_29/FE_RC_474_0               | A ^ -> Y v   | NAND2X6M    | 0.141 | 0.140 |   5.889 |    5.689 | 
     | U0_ALU/div_29/FE_RC_476_0               | A v -> Y ^   | NAND2X4M    | 0.117 | 0.108 |   5.997 |    5.797 | 
     | U0_ALU/div_29/FE_RC_475_0               | B0 ^ -> Y v  | AOI2B1X8M   | 0.062 | 0.041 |   6.038 |    5.838 | 
     | U0_ALU/div_29/FE_RC_499_0               | A v -> Y ^   | INVX2M      | 0.053 | 0.052 |   6.090 |    5.891 | 
     | U0_ALU/div_29/FE_RC_498_0               | A ^ -> Y v   | CLKNAND2X2M | 0.168 | 0.120 |   6.210 |    6.011 | 
     | U0_ALU/div_29/FE_RC_497_0               | A v -> Y ^   | NAND2X4M    | 0.117 | 0.115 |   6.325 |    6.125 | 
     | U0_ALU/div_29/FE_RC_496_0               | A ^ -> Y v   | NAND2X4M    | 0.118 | 0.104 |   6.429 |    6.229 | 
     | U0_ALU/div_29/FE_RC_532_0               | AN v -> Y v  | NAND3BX4M   | 0.102 | 0.181 |   6.610 |    6.410 | 
     | U0_ALU/div_29/FE_RC_531_0               | A v -> Y ^   | NAND3X4M    | 0.090 | 0.074 |   6.684 |    6.485 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI ^ -> CO ^ | ADDFHX1M    | 0.140 | 0.214 |   6.898 |    6.699 | 
     | U0_ALU/div_29/U71                       | A ^ -> Y ^   | AND2X8M     | 0.162 | 0.197 |   7.095 |    6.895 | 
     | U0_ALU/div_29/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.101 | 0.242 |   7.337 |    7.137 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.091 | 0.387 |   7.724 |    7.524 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.095 | 0.242 |   7.966 |    7.766 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.239 |   8.205 |    8.005 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.237 |   8.442 |    8.242 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.243 |   8.685 |    8.485 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.237 |   8.922 |    8.722 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.129 | 0.278 |   9.200 |    9.000 | 
     | U0_ALU/U84                              | C0 v -> Y ^  | AOI222X4M   | 0.468 | 0.397 |   9.597 |    9.397 | 
     | U0_ALU/U81                              | A1 ^ -> Y v  | AOI31X2M    | 0.152 | 0.161 |   9.758 |    9.558 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.152 | 0.000 |   9.758 |    9.559 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.200 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.200 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |    0.200 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.550
- Arrival Time                  7.563
= Slack Time                    1.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.050 |       |   0.000 |    1.987 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X8M      | 0.050 | 0.000 |   0.000 |    1.987 | 
     | U0_Register_File/\regfile_reg[1][2]     | CK ^ -> Q v  | SDFFRHQX4M  | 0.183 | 0.365 |   0.365 |    2.352 | 
     | U0_ALU/div_29/U29                       | A v -> Y ^   | INVX12M     | 0.318 | 0.231 |   0.596 |    2.583 | 
     | U0_ALU/div_29/FE_RC_11_0                | A ^ -> Y v   | INVX2M      | 0.096 | 0.103 |   0.699 |    2.685 | 
     | U0_ALU/div_29/FE_RC_18_0                | B v -> Y ^   | NOR2X4M     | 0.155 | 0.134 |   0.833 |    2.820 | 
     | U0_ALU/div_29/FE_RC_17_0                | B ^ -> Y v   | NAND3BX4M   | 0.136 | 0.126 |   0.959 |    2.946 | 
     | U0_ALU/div_29/FE_RC_16_0                | A v -> Y ^   | INVX2M      | 0.094 | 0.094 |   1.053 |    3.040 | 
     | U0_ALU/div_29/FE_RC_15_0                | A ^ -> Y v   | NAND3X4M    | 0.173 | 0.115 |   1.168 |    3.155 | 
     | U0_ALU/div_29/FE_RC_25_0                | A v -> Y ^   | NAND3X6M    | 0.169 | 0.140 |   1.308 |    3.295 | 
     | U0_ALU/div_29/FE_RC_47_0                | B ^ -> Y v   | NAND3BX4M   | 0.212 | 0.177 |   1.485 |    3.472 | 
     | U0_ALU/div_29/FE_RC_46_0                | A v -> Y ^   | NAND2X4M    | 0.216 | 0.183 |   1.668 |    3.655 | 
     | U0_ALU/div_29/FE_RC_98_0                | A0 ^ -> Y v  | OAI21X3M    | 0.082 | 0.090 |   1.758 |    3.745 | 
     | U0_ALU/div_29/FE_RC_109_0               | AN v -> Y v  | NAND2BX2M   | 0.114 | 0.191 |   1.949 |    3.936 | 
     | U0_ALU/div_29/FE_RC_104_0               | B v -> Y ^   | NAND2X4M    | 0.168 | 0.136 |   2.085 |    4.072 | 
     | U0_ALU/div_29/FE_RC_117_0               | A0 ^ -> Y v  | OAI2B2X8M   | 0.129 | 0.108 |   2.193 |    4.179 | 
     | U0_ALU/div_29/FE_RC_178_0               | A0 v -> Y ^  | OAI2B1X2M   | 0.687 | 0.443 |   2.636 |    4.622 | 
     | U0_ALU/div_29/FE_RC_177_0               | A ^ -> Y v   | NAND2X6M    | 0.214 | 0.187 |   2.823 |    4.810 | 
     | U0_ALU/div_29/FE_RC_205_0               | A v -> Y ^   | INVX2M      | 0.110 | 0.117 |   2.940 |    4.926 | 
     | U0_ALU/div_29/FE_RC_204_0               | B1 ^ -> Y v  | AOI22X4M    | 0.119 | 0.090 |   3.029 |    5.016 | 
     | U0_ALU/div_29/FE_RC_208_0               | AN v -> Y v  | NAND2BX4M   | 0.113 | 0.190 |   3.219 |    5.206 | 
     | U0_ALU/div_29/FE_RC_212_0               | B v -> Y ^   | NAND2X6M    | 0.248 | 0.181 |   3.400 |    5.387 | 
     | U0_ALU/div_29/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.243 | 0.365 |   3.765 |    5.752 | 
     | U0_ALU/div_29/FE_RC_287_0               | AN v -> Y v  | NOR2BX8M    | 0.061 | 0.175 |   3.940 |    5.926 | 
     | U0_ALU/div_29/FE_RC_286_0               | A v -> Y ^   | INVX2M      | 0.059 | 0.056 |   3.996 |    5.983 | 
     | U0_ALU/div_29/FE_RC_301_0               | A ^ -> Y v   | INVX2M      | 0.032 | 0.038 |   4.034 |    6.021 | 
     | U0_ALU/div_29/FE_RC_300_0               | A v -> Y ^   | NAND2X2M    | 0.300 | 0.176 |   4.210 |    6.197 | 
     | U0_ALU/div_29/FE_RC_353_0               | B ^ -> Y v   | NAND2X2M    | 0.203 | 0.189 |   4.399 |    6.386 | 
     | U0_ALU/div_29/U49                       | S0 v -> Y ^  | CLKMX2X2M   | 0.230 | 0.339 |   4.738 |    6.724 | 
     | U0_ALU/div_29/FE_RC_383_0               | A ^ -> Y v   | NAND2X4M    | 0.118 | 0.120 |   4.857 |    6.844 | 
     | U0_ALU/div_29/FE_RC_382_0               | A v -> Y ^   | INVX2M      | 0.092 | 0.089 |   4.947 |    6.933 | 
     | U0_ALU/div_29/FE_RC_381_0               | B ^ -> Y v   | CLKNAND2X4M | 0.081 | 0.083 |   5.030 |    7.017 | 
     | U0_ALU/div_29/FE_RC_406_0               | A v -> Y ^   | INVX2M      | 0.083 | 0.075 |   5.105 |    7.091 | 
     | U0_ALU/div_29/FE_RC_405_0               | A ^ -> Y v   | NOR2X3M     | 0.052 | 0.051 |   5.155 |    7.142 | 
     | U0_ALU/div_29/FE_RC_404_0               | A v -> Y ^   | NAND2X4M    | 0.144 | 0.097 |   5.252 |    7.239 | 
     | U0_ALU/div_29/FE_RC_403_0               | A ^ -> Y v   | NAND2X4M    | 0.065 | 0.069 |   5.321 |    7.308 | 
     | U0_ALU/div_29/FE_RC_402_0               | A v -> Y ^   | NAND2X4M    | 0.095 | 0.072 |   5.393 |    7.380 | 
     | U0_ALU/div_29/FE_RC_471_0               | A ^ -> Y v   | CLKNAND2X8M | 0.241 | 0.151 |   5.544 |    7.531 | 
     | U0_ALU/div_29/FE_RC_470_0               | S0 v -> Y v  | MXI2X6M     | 0.149 | 0.205 |   5.750 |    7.736 | 
     | U0_ALU/div_29/FE_RC_474_0               | A v -> Y ^   | NAND2X6M    | 0.157 | 0.129 |   5.879 |    7.866 | 
     | U0_ALU/div_29/FE_RC_476_0               | A ^ -> Y v   | NAND2X4M    | 0.093 | 0.094 |   5.972 |    7.959 | 
     | U0_ALU/div_29/FE_RC_475_0               | B0 v -> Y ^  | AOI2B1X8M   | 0.121 | 0.104 |   6.076 |    8.063 | 
     | U0_ALU/div_29/FE_RC_499_0               | A ^ -> Y v   | INVX2M      | 0.043 | 0.048 |   6.125 |    8.111 | 
     | U0_ALU/div_29/FE_RC_498_0               | A v -> Y ^   | CLKNAND2X2M | 0.125 | 0.078 |   6.203 |    8.189 | 
     | U0_ALU/div_29/FE_RC_497_0               | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.085 |   6.288 |    8.275 | 
     | U0_ALU/div_29/FE_RC_496_0               | A v -> Y ^   | NAND2X4M    | 0.162 | 0.117 |   6.405 |    8.391 | 
     | U0_ALU/div_29/FE_RC_532_0               | AN ^ -> Y ^  | NAND3BX4M   | 0.111 | 0.142 |   6.547 |    8.534 | 
     | U0_ALU/div_29/FE_RC_531_0               | A ^ -> Y v   | NAND3X4M    | 0.077 | 0.074 |   6.622 |    8.608 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.135 | 0.287 |   6.908 |    8.895 | 
     | U0_ALU/div_29/U71                       | A v -> Y v   | AND2X8M     | 0.094 | 0.199 |   7.107 |    9.094 | 
     | U0_ALU/U87                              | A0 v -> Y ^  | AOI222X1M   | 0.507 | 0.277 |   7.384 |    9.371 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.185 | 0.179 |   7.563 |    9.550 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRHQX1M  | 0.185 | 0.000 |   7.563 |    9.550 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -1.987 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -1.987 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -1.987 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.386
- Arrival Time                  7.352
= Slack Time                    2.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.050 |       |   0.000 |    2.035 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    2.035 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.734 | 0.739 |   0.739 |    2.773 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.276 | 0.280 |   1.019 |    3.053 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.303 | 0.252 |   1.270 |    3.305 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   1.454 |    3.488 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.018 |    4.052 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   2.588 |    4.623 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   3.152 |    5.187 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.715 |    5.750 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.276 |    6.311 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   4.861 |    6.896 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.179 |    7.213 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.259 |    7.293 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   5.647 |    7.682 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.119 | 0.281 |   5.928 |    7.963 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   6.347 |    8.382 | 
     | U0_ALU/mult_28/FS_1/U13             | A1 v -> Y ^  | OAI21BX1M  | 0.443 | 0.316 |   6.664 |    8.698 | 
     | U0_ALU/mult_28/FS_1/U11             | A1 ^ -> Y v  | OAI21X1M   | 0.127 | 0.147 |   6.810 |    8.845 | 
     | U0_ALU/mult_28/FS_1/U2              | B0N v -> Y v | AOI21BX2M  | 0.063 | 0.184 |   6.994 |    9.029 | 
     | U0_ALU/mult_28/FS_1/U6              | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.151 |    9.186 | 
     | U0_ALU/U42                          | A0N v -> Y v | OAI2BB1X2M | 0.101 | 0.200 |   7.351 |    9.386 | 
     | U0_ALU/\ALU_OUT_reg[15]             | D v          | SDFFRQX2M  | 0.101 | 0.000 |   7.352 |    9.386 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -2.035 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -2.035 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.035 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  7.134
= Slack Time                    2.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.050 |       |   0.000 |    2.257 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    2.257 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.734 | 0.739 |   0.739 |    2.996 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.276 | 0.280 |   1.019 |    3.276 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.303 | 0.252 |   1.270 |    3.528 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   1.454 |    3.711 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.018 |    4.275 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   2.588 |    4.846 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   3.152 |    5.410 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.716 |    5.973 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.277 |    6.534 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   4.861 |    7.119 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.179 |    7.436 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.259 |    7.516 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   5.647 |    7.905 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.119 | 0.281 |   5.928 |    8.186 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   6.347 |    8.605 | 
     | U0_ALU/mult_28/FS_1/U13             | A1 v -> Y ^  | OAI21BX1M  | 0.443 | 0.316 |   6.664 |    8.921 | 
     | U0_ALU/mult_28/FS_1/U12             | C ^ -> Y v   | XOR3XLM    | 0.163 | 0.271 |   6.935 |    9.192 | 
     | U0_ALU/U41                          | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.199 |   7.134 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[14]             | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.134 |    9.391 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -2.257 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -2.257 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.257 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  6.680
= Slack Time                    2.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.050 |       |   0.000 |    2.712 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    2.712 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.734 | 0.739 |   0.739 |    3.451 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.276 | 0.280 |   1.019 |    3.731 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.303 | 0.252 |   1.270 |    3.983 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   1.454 |    4.166 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.018 |    4.730 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   2.588 |    5.300 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   3.152 |    5.865 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.715 |    6.428 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.276 |    6.989 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   4.861 |    7.573 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.179 |    7.891 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.259 |    7.971 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   5.647 |    8.359 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.119 | 0.281 |   5.928 |    8.641 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   6.347 |    9.059 | 
     | U0_ALU/mult_28/FS_1/U14             | A v -> Y v   | XNOR2X1M   | 0.109 | 0.154 |   6.502 |    9.214 | 
     | U0_ALU/U40                          | A0N v -> Y v | OAI2BB1X2M | 0.072 | 0.178 |   6.680 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[13]             | D v          | SDFFRQX2M  | 0.072 | 0.000 |   6.680 |    9.392 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -2.712 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -2.712 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.712 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  6.335
= Slack Time                    3.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.050 |       |   0.000 |    3.056 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    3.056 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.734 | 0.739 |   0.739 |    3.795 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.276 | 0.280 |   1.019 |    4.075 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.303 | 0.252 |   1.270 |    4.327 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   1.454 |    4.510 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.018 |    5.074 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   2.588 |    5.645 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   3.152 |    6.209 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.715 |    6.772 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.277 |    7.333 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   4.861 |    7.917 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.179 |    8.235 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.259 |    8.315 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   5.647 |    8.704 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.119 | 0.281 |   5.928 |    8.985 | 
     | U0_ALU/mult_28/FS_1/U19             | B v -> Y v   | CLKXOR2X2M | 0.087 | 0.233 |   6.161 |    9.217 | 
     | U0_ALU/U39                          | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.174 |   6.335 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[12]             | D v          | SDFFRQX2M  | 0.074 | 0.000 |   6.335 |    9.392 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -3.056 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -3.056 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -3.056 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.262
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.538
- Arrival Time                  6.421
= Slack Time                    3.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                     |             |             |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |             | 0.050 |       |   0.000 |    3.116 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M      | 0.050 | 0.000 |   0.000 |    3.116 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M  | 0.183 | 0.365 |   0.365 |    3.482 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M     | 0.318 | 0.231 |   0.596 |    3.712 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M      | 0.096 | 0.103 |   0.699 |    3.815 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M     | 0.155 | 0.134 |   0.833 |    3.949 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M   | 0.136 | 0.126 |   0.959 |    4.075 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M      | 0.094 | 0.094 |   1.053 |    4.169 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M    | 0.173 | 0.115 |   1.168 |    4.284 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M    | 0.169 | 0.140 |   1.308 |    4.424 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M   | 0.212 | 0.177 |   1.485 |    4.601 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M    | 0.216 | 0.183 |   1.668 |    4.784 | 
     | U0_ALU/div_29/FE_RC_98_0            | A0 ^ -> Y v | OAI21X3M    | 0.082 | 0.090 |   1.758 |    4.874 | 
     | U0_ALU/div_29/FE_RC_109_0           | AN v -> Y v | NAND2BX2M   | 0.114 | 0.191 |   1.949 |    5.065 | 
     | U0_ALU/div_29/FE_RC_104_0           | B v -> Y ^  | NAND2X4M    | 0.168 | 0.136 |   2.085 |    5.201 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 ^ -> Y v | OAI2B2X8M   | 0.129 | 0.108 |   2.193 |    5.309 | 
     | U0_ALU/div_29/FE_RC_178_0           | A0 v -> Y ^ | OAI2B1X2M   | 0.687 | 0.443 |   2.636 |    5.752 | 
     | U0_ALU/div_29/FE_RC_177_0           | A ^ -> Y v  | NAND2X6M    | 0.214 | 0.187 |   2.823 |    5.939 | 
     | U0_ALU/div_29/FE_RC_205_0           | A v -> Y ^  | INVX2M      | 0.110 | 0.117 |   2.940 |    6.056 | 
     | U0_ALU/div_29/FE_RC_204_0           | B1 ^ -> Y v | AOI22X4M    | 0.119 | 0.090 |   3.029 |    6.146 | 
     | U0_ALU/div_29/FE_RC_208_0           | AN v -> Y v | NAND2BX4M   | 0.113 | 0.190 |   3.219 |    6.335 | 
     | U0_ALU/div_29/FE_RC_212_0           | B v -> Y ^  | NAND2X6M    | 0.248 | 0.181 |   3.400 |    6.516 | 
     | U0_ALU/div_29/FE_RC_241_0           | AN ^ -> Y ^ | NOR2BX8M    | 0.263 | 0.249 |   3.649 |    6.765 | 
     | U0_ALU/div_29/FE_RC_240_0           | A ^ -> Y v  | NOR2X8M     | 0.080 | 0.063 |   3.712 |    6.828 | 
     | U0_ALU/div_29/FE_RC_239_0           | A v -> Y ^  | NAND2X4M    | 0.076 | 0.066 |   3.778 |    6.894 | 
     | U0_ALU/div_29/FE_RC_282_0           | A ^ -> Y v  | NAND2X4M    | 0.117 | 0.074 |   3.852 |    6.968 | 
     | U0_ALU/div_29/FE_RC_281_0           | A v -> Y ^  | NAND2X4M    | 0.071 | 0.072 |   3.924 |    7.040 | 
     | U0_ALU/div_29/FE_RC_280_0           | A ^ -> Y v  | NAND2X3M    | 0.082 | 0.072 |   3.996 |    7.112 | 
     | U0_ALU/div_29/FE_RC_279_0           | A v -> Y ^  | NAND2X4M    | 0.121 | 0.092 |   4.088 |    7.204 | 
     | U0_ALU/div_29/FE_RC_317_0           | B ^ -> Y v  | NAND2X4M    | 0.129 | 0.113 |   4.201 |    7.318 | 
     | U0_ALU/div_29/FE_RC_353_0           | A v -> Y ^  | NAND2X2M    | 0.247 | 0.173 |   4.375 |    7.491 | 
     | U0_ALU/div_29/U49                   | S0 ^ -> Y v | CLKMX2X2M   | 0.239 | 0.361 |   4.736 |    7.852 | 
     | U0_ALU/div_29/FE_RC_383_0           | A v -> Y ^  | NAND2X4M    | 0.143 | 0.148 |   4.883 |    7.999 | 
     | U0_ALU/div_29/FE_RC_382_0           | A ^ -> Y v  | INVX2M      | 0.060 | 0.067 |   4.950 |    8.066 | 
     | U0_ALU/div_29/FE_RC_381_0           | B v -> Y ^  | CLKNAND2X4M | 0.056 | 0.053 |   5.003 |    8.119 | 
     | U0_ALU/div_29/FE_RC_406_0           | A ^ -> Y v  | INVX2M      | 0.041 | 0.044 |   5.047 |    8.163 | 
     | U0_ALU/div_29/FE_RC_405_0           | A v -> Y ^  | NOR2X3M     | 0.194 | 0.130 |   5.177 |    8.293 | 
     | U0_ALU/div_29/FE_RC_404_0           | A ^ -> Y v  | NAND2X4M    | 0.113 | 0.115 |   5.292 |    8.409 | 
     | U0_ALU/div_29/FE_RC_403_0           | A v -> Y ^  | NAND2X4M    | 0.077 | 0.076 |   5.369 |    8.485 | 
     | U0_ALU/div_29/FE_RC_402_0           | A ^ -> Y v  | NAND2X4M    | 0.067 | 0.064 |   5.432 |    8.549 | 
     | U0_ALU/div_29/FE_RC_471_0           | A v -> Y ^  | CLKNAND2X8M | 0.147 | 0.105 |   5.537 |    8.653 | 
     | U0_ALU/div_29/FE_RC_494_0           | A ^ -> Y v  | INVX6M      | 0.072 | 0.080 |   5.617 |    8.733 | 
     | U0_ALU/U60                          | C0 v -> Y ^ | AOI222X1M   | 0.786 | 0.576 |   6.194 |    9.310 | 
     | U0_ALU/U57                          | A1 ^ -> Y v | AOI31X2M    | 0.232 | 0.227 |   6.421 |    9.537 | 
     | U0_ALU/\ALU_OUT_reg[2]              | D v         | SDFFRHQX1M  | 0.232 | 0.000 |   6.421 |    9.538 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -3.116 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -3.116 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -3.116 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  5.984
= Slack Time                    3.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.050 |       |   0.000 |    3.407 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    3.407 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.734 | 0.739 |   0.739 |    4.146 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.276 | 0.280 |   1.019 |    4.426 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.303 | 0.252 |   1.270 |    4.677 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   1.454 |    4.861 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.018 |    5.425 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   2.588 |    5.995 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   3.152 |    6.559 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.715 |    7.123 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.276 |    7.684 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   4.861 |    8.268 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.179 |    8.586 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.259 |    8.666 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   5.647 |    9.054 | 
     | U0_ALU/mult_28/FS_1/U7              | A v -> Y v   | XNOR2X1M   | 0.115 | 0.155 |   5.802 |    9.209 | 
     | U0_ALU/U38                          | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.183 |   5.984 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[11]             | D v          | SDFFRQX2M  | 0.075 | 0.000 |   5.984 |    9.392 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -3.407 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -3.407 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -3.407 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  5.798
= Slack Time                    3.592
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.050 |       |   0.000 |    3.592 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    3.592 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.734 | 0.739 |   0.739 |    4.331 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.276 | 0.280 |   1.019 |    4.611 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.303 | 0.252 |   1.270 |    4.862 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   1.454 |    5.046 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.018 |    5.610 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   2.588 |    6.180 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   3.152 |    6.744 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.715 |    7.307 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.276 |    7.869 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> CO ^  | ADDFX2M    | 0.140 | 0.578 |   4.855 |    8.447 | 
     | U0_ALU/mult_28/U14                  | A ^ -> Y v   | CLKXOR2X2M | 0.119 | 0.248 |   5.102 |    8.694 | 
     | U0_ALU/mult_28/FS_1/U25             | B v -> Y ^   | NOR2X1M    | 0.172 | 0.148 |   5.250 |    8.842 | 
     | U0_ALU/mult_28/FS_1/U10             | AN ^ -> Y ^  | NAND2BX1M  | 0.114 | 0.159 |   5.409 |    9.001 | 
     | U0_ALU/mult_28/FS_1/U9              | A ^ -> Y v   | CLKXOR2X2M | 0.083 | 0.209 |   5.618 |    9.210 | 
     | U0_ALU/U37                          | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.180 |   5.798 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[10]             | D v          | SDFFRQX2M  | 0.082 | 0.000 |   5.798 |    9.390 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -3.592 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -3.592 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -3.592 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.384
- Arrival Time                  5.491
= Slack Time                    3.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.050 |       |   0.000 |    3.893 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    3.893 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.734 | 0.739 |   0.739 |    4.632 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.276 | 0.280 |   1.019 |    4.912 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.303 | 0.252 |   1.270 |    5.164 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   1.454 |    5.347 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.018 |    5.911 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   2.588 |    6.482 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   3.152 |    7.046 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.715 |    7.609 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.276 |    8.170 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   4.861 |    8.754 | 
     | U0_ALU/mult_28/U11                  | B v -> Y v   | CLKXOR2X2M | 0.135 | 0.282 |   5.143 |    9.037 | 
     | U0_ALU/mult_28/FS_1/U4              | A v -> Y v   | XNOR2X2M   | 0.103 | 0.138 |   5.281 |    9.174 | 
     | U0_ALU/U36                          | A0N v -> Y v | OAI2BB1X2M | 0.112 | 0.209 |   5.490 |    9.384 | 
     | U0_ALU/\ALU_OUT_reg[9]              | D v          | SDFFRQX2M  | 0.112 | 0.000 |   5.491 |    9.384 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -3.893 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -3.893 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -3.893 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D              (^) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.309
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.491
- Arrival Time                  5.475
= Slack Time                    4.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.050 |       |   0.000 |    4.016 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.016 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.734 | 0.739 |   0.739 |    4.755 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v  | INVX2M     | 0.276 | 0.280 |   1.019 |    5.035 | 
     | U0_ALU/mult_28/U115                 | B v -> Y ^  | NOR2X1M    | 0.275 | 0.235 |   1.254 |    5.270 | 
     | U0_ALU/mult_28/U6                   | A ^ -> Y ^  | AND2X2M    | 0.083 | 0.177 |   1.430 |    5.447 | 
     | U0_ALU/mult_28/S2_2_1               | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.549 |   1.980 |    5.996 | 
     | U0_ALU/mult_28/S2_3_1               | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.558 |   2.538 |    6.554 | 
     | U0_ALU/mult_28/S2_4_1               | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.567 |   3.105 |    7.121 | 
     | U0_ALU/mult_28/S2_5_1               | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.562 |   3.667 |    7.683 | 
     | U0_ALU/mult_28/S2_6_1               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.558 |   4.224 |    8.240 | 
     | U0_ALU/mult_28/S4_1                 | B ^ -> S v  | ADDFX2M    | 0.160 | 0.595 |   4.819 |    8.835 | 
     | U0_ALU/mult_28/U24                  | A v -> Y ^  | INVX2M     | 0.078 | 0.084 |   4.903 |    8.920 | 
     | U0_ALU/mult_28/U30                  | B ^ -> Y ^  | XNOR2X2M   | 0.254 | 0.180 |   5.083 |    9.100 | 
     | U0_ALU/U92                          | B0 ^ -> Y v | AOI2BB2XLM | 0.202 | 0.161 |   5.245 |    9.261 | 
     | U0_ALU/U90                          | A1 v -> Y ^ | AOI21X2M   | 0.254 | 0.230 |   5.475 |    9.491 | 
     | U0_ALU/\ALU_OUT_reg[8]              | D ^         | SDFFRQX2M  | 0.254 | 0.000 |   5.475 |    9.491 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -4.016 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -4.016 | 
     | U0_ALU/\ALU_OUT_reg[8]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -4.016 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.181
= Slack Time                    4.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |           | 0.050 |       |   0.000 |    4.188 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    4.188 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.656 | 0.696 |   0.696 |    4.884 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M    | 0.264 | 0.273 |   0.969 |    5.156 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M   | 0.283 | 0.238 |   1.206 |    5.394 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M   | 0.087 | 0.177 |   1.384 |    5.571 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.549 |   1.933 |    6.121 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.560 |   2.493 |    6.681 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   3.055 |    7.243 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.561 |   3.616 |    7.804 | 
     | U0_ALU/mult_28/S1_6_0               | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   4.179 |    8.366 | 
     | U0_ALU/mult_28/S4_0                 | B ^ -> S v  | ADDFX2M   | 0.161 | 0.598 |   4.777 |    8.965 | 
     | U0_ALU/U78                          | B0 v -> Y ^ | AOI22X1M  | 0.280 | 0.244 |   5.021 |    9.208 | 
     | U0_ALU/U77                          | A1 ^ -> Y v | AOI31X2M  | 0.184 | 0.160 |   5.181 |    9.369 | 
     | U0_ALU/\ALU_OUT_reg[7]              | D v         | SDFFRQX2M | 0.184 | 0.000 |   5.181 |    9.369 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -4.188 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -4.188 | 
     | U0_ALU/\ALU_OUT_reg[7]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -4.188 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.436
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.364
- Arrival Time                  5.172
= Slack Time                    4.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.050 |       |   0.000 |    4.192 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.192 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M | 0.183 | 0.365 |   0.365 |    4.558 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M    | 0.318 | 0.231 |   0.596 |    4.788 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M     | 0.096 | 0.103 |   0.699 |    4.891 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M    | 0.155 | 0.134 |   0.833 |    5.025 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M  | 0.136 | 0.126 |   0.959 |    5.152 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M     | 0.094 | 0.094 |   1.053 |    5.245 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M   | 0.173 | 0.115 |   1.168 |    5.360 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M   | 0.169 | 0.140 |   1.308 |    5.501 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M  | 0.212 | 0.177 |   1.485 |    5.677 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M   | 0.216 | 0.183 |   1.668 |    5.860 | 
     | U0_ALU/div_29/FE_RC_98_0            | A0 ^ -> Y v | OAI21X3M   | 0.082 | 0.090 |   1.758 |    5.950 | 
     | U0_ALU/div_29/FE_RC_109_0           | AN v -> Y v | NAND2BX2M  | 0.114 | 0.191 |   1.949 |    6.141 | 
     | U0_ALU/div_29/FE_RC_104_0           | B v -> Y ^  | NAND2X4M   | 0.168 | 0.136 |   2.085 |    6.277 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 ^ -> Y v | OAI2B2X8M  | 0.129 | 0.108 |   2.193 |    6.385 | 
     | U0_ALU/div_29/FE_RC_178_0           | A0 v -> Y ^ | OAI2B1X2M  | 0.687 | 0.443 |   2.636 |    6.828 | 
     | U0_ALU/div_29/FE_RC_177_0           | A ^ -> Y v  | NAND2X6M   | 0.214 | 0.187 |   2.823 |    7.015 | 
     | U0_ALU/div_29/FE_RC_205_0           | A v -> Y ^  | INVX2M     | 0.110 | 0.117 |   2.940 |    7.132 | 
     | U0_ALU/div_29/FE_RC_204_0           | B1 ^ -> Y v | AOI22X4M   | 0.119 | 0.090 |   3.029 |    7.222 | 
     | U0_ALU/div_29/FE_RC_208_0           | AN v -> Y v | NAND2BX4M  | 0.113 | 0.190 |   3.219 |    7.412 | 
     | U0_ALU/div_29/FE_RC_212_0           | B v -> Y ^  | NAND2X6M   | 0.248 | 0.181 |   3.400 |    7.592 | 
     | U0_ALU/div_29/U37                   | S0 ^ -> Y v | CLKMX2X2M  | 0.243 | 0.365 |   3.765 |    7.957 | 
     | U0_ALU/div_29/FE_RC_287_0           | AN v -> Y v | NOR2BX8M   | 0.061 | 0.175 |   3.940 |    8.132 | 
     | U0_ALU/div_29/FE_RC_286_0           | A v -> Y ^  | INVX2M     | 0.059 | 0.056 |   3.996 |    8.188 | 
     | U0_ALU/div_29/FE_RC_301_0           | A ^ -> Y v  | INVX2M     | 0.032 | 0.038 |   4.034 |    8.227 | 
     | U0_ALU/div_29/FE_RC_300_0           | A v -> Y ^  | NAND2X2M   | 0.300 | 0.176 |   4.210 |    8.403 | 
     | U0_ALU/div_29/FE_RC_353_0           | B ^ -> Y v  | NAND2X2M   | 0.203 | 0.189 |   4.399 |    8.592 | 
     | U0_ALU/U64                          | C0 v -> Y ^ | AOI222X1M  | 0.709 | 0.564 |   4.963 |    9.156 | 
     | U0_ALU/U61                          | A1 ^ -> Y v | AOI31X2M   | 0.209 | 0.208 |   5.171 |    9.364 | 
     | U0_ALU/\ALU_OUT_reg[3]              | D v         | SDFFRQX2M  | 0.209 | 0.000 |   5.172 |    9.364 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -4.192 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -4.192 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -4.192 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U1_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U1_clock_divider/o_div_clk_reg_reg/D   (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  5.125
= Slack Time                    4.348
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.348 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.348 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.018 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.177 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.415 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.466 |    5.814 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.014 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.285 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.551 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    6.809 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.104 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.264 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.413 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    7.819 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    7.966 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.318 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.092 |    8.440 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.579 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    8.680 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.540 |    8.888 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   4.642 |    8.990 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   4.803 |    9.151 | 
     | U1_clock_divider/U32                | A2 v -> Y ^ | OAI32X1M   | 0.428 | 0.322 |   5.125 |    9.473 | 
     | U1_clock_divider/o_div_clk_reg_reg  | D ^         | SDFFRQX2M  | 0.428 | 0.000 |   5.125 |    9.473 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.348 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.348 | 
     | U1_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.348 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U1_clock_divider/\counter_reg[0] /CK 
Endpoint:   U1_clock_divider/\counter_reg[0] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  4.995
= Slack Time                    4.408
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.408 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.408 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.078 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.237 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.475 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.467 |    5.875 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.074 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.345 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.611 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    6.869 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.164 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.324 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.473 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    7.879 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    8.026 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.378 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.093 |    8.501 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.639 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    8.740 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.541 |    8.949 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   4.642 |    9.050 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   4.803 |    9.211 | 
     | U1_clock_divider/U37                | B v -> Y v  | AND2X2M    | 0.059 | 0.192 |   4.995 |    9.403 | 
     | U1_clock_divider/\counter_reg[0]    | D v         | SDFFRQX2M  | 0.059 | 0.000 |   4.995 |    9.403 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.408 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.408 | 
     | U1_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.408 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U1_clock_divider/\counter_reg[1] /CK 
Endpoint:   U1_clock_divider/\counter_reg[1] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  4.995
= Slack Time                    4.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.409 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.409 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.079 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.238 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.476 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.466 |    5.875 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.075 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.345 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.612 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    6.870 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.165 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.325 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.474 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    7.880 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    8.026 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.379 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.092 |    8.501 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.640 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    8.741 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.540 |    8.949 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   4.642 |    9.051 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   4.803 |    9.212 | 
     | U1_clock_divider/U8                 | B v -> Y v  | AND2X2M    | 0.058 | 0.191 |   4.995 |    9.403 | 
     | U1_clock_divider/\counter_reg[1]    | D v         | SDFFRQX2M  | 0.058 | 0.000 |   4.995 |    9.404 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.409 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.409 | 
     | U1_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.409 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U1_clock_divider/\counter_reg[2] /CK 
Endpoint:   U1_clock_divider/\counter_reg[2] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  4.991
= Slack Time                    4.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.413 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.413 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.083 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.242 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.480 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.466 |    5.879 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.079 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.350 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.616 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    6.874 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.169 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.329 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.478 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    7.884 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    8.031 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.383 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.092 |    8.505 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.644 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    8.745 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.540 |    8.953 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   4.642 |    9.055 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   4.803 |    9.216 | 
     | U1_clock_divider/U9                 | B v -> Y v  | AND2X2M    | 0.054 | 0.188 |   4.991 |    9.404 | 
     | U1_clock_divider/\counter_reg[2]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   4.991 |    9.404 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.413 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.413 | 
     | U1_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.413 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_clock_divider/\counter_reg[6] /CK 
Endpoint:   U1_clock_divider/\counter_reg[6] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  4.989
= Slack Time                    4.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.415 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.415 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.085 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.244 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.483 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.466 |    5.882 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.082 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.352 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.618 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    6.877 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.171 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.331 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.480 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    7.887 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    8.033 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.385 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.092 |    8.508 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.646 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    8.747 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.540 |    8.956 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   4.642 |    9.057 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   4.803 |    9.219 | 
     | U1_clock_divider/U36                | B v -> Y v  | AND2X2M    | 0.053 | 0.186 |   4.989 |    9.405 | 
     | U1_clock_divider/\counter_reg[6]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   4.989 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.415 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.415 | 
     | U1_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.415 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_clock_divider/\counter_reg[4] /CK 
Endpoint:   U1_clock_divider/\counter_reg[4] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  4.989
= Slack Time                    4.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.415 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.415 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.085 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.244 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.483 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.466 |    5.882 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.082 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.352 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.618 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    6.877 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.171 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.332 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.480 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    7.887 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    8.033 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.385 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.093 |    8.508 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.646 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    8.747 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.541 |    8.956 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   4.642 |    9.058 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   4.803 |    9.219 | 
     | U1_clock_divider/U18                | B v -> Y v  | AND2X2M    | 0.052 | 0.186 |   4.989 |    9.405 | 
     | U1_clock_divider/\counter_reg[4]    | D v         | SDFFRQX2M  | 0.052 | 0.000 |   4.989 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.416 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.416 | 
     | U1_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.416 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U1_clock_divider/\counter_reg[5] /CK 
Endpoint:   U1_clock_divider/\counter_reg[5] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  4.987
= Slack Time                    4.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.418 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.418 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.088 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.247 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.486 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.466 |    5.885 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.085 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.355 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.621 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    6.880 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.174 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.334 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.483 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    7.890 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    8.036 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.388 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.093 |    8.511 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.649 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    8.750 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.541 |    8.959 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   4.642 |    9.060 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   4.803 |    9.222 | 
     | U1_clock_divider/U19                | B v -> Y v  | AND2X2M    | 0.051 | 0.183 |   4.987 |    9.405 | 
     | U1_clock_divider/\counter_reg[5]    | D v         | SDFFRQX2M  | 0.051 | 0.000 |   4.987 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.418 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.418 | 
     | U1_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.418 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U1_clock_divider/\counter_reg[3] /CK 
Endpoint:   U1_clock_divider/\counter_reg[3] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  4.986
= Slack Time                    4.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.418 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.418 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.088 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.247 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.486 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.467 |    5.885 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.085 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.355 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.621 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    6.880 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.174 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.335 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.483 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    7.890 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    8.036 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.388 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.093 |    8.511 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.649 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    8.750 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.541 |    8.959 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   4.642 |    9.061 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   4.803 |    9.222 | 
     | U1_clock_divider/U17                | B v -> Y v  | AND2X2M    | 0.050 | 0.183 |   4.986 |    9.405 | 
     | U1_clock_divider/\counter_reg[3]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   4.986 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.418 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.418 | 
     | U1_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.418 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.438
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.362
- Arrival Time                  4.714
= Slack Time                    4.647
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |           | 0.050 |       |   0.000 |    4.647 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    4.647 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.656 | 0.696 |   0.696 |    5.343 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M    | 0.264 | 0.273 |   0.969 |    5.616 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M   | 0.283 | 0.238 |   1.206 |    5.854 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M   | 0.087 | 0.177 |   1.384 |    6.031 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.549 |   1.933 |    6.580 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.560 |   2.493 |    7.140 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   3.055 |    7.703 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.561 |   3.616 |    8.264 | 
     | U0_ALU/mult_28/S1_6_0               | B ^ -> S v  | ADDFX2M   | 0.149 | 0.581 |   4.197 |    8.845 | 
     | U0_ALU/U76                          | A0 v -> Y ^ | AOI222X1M | 0.545 | 0.309 |   4.507 |    9.154 | 
     | U0_ALU/U73                          | A1 ^ -> Y v | AOI31X2M  | 0.220 | 0.207 |   4.714 |    9.361 | 
     | U0_ALU/\ALU_OUT_reg[6]              | D v         | SDFFRQX2M | 0.220 | 0.001 |   4.714 |    9.362 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -4.647 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -4.647 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -4.647 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U1_clock_divider/flag_reg/CK 
Endpoint:   U1_clock_divider/flag_reg/D            (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  4.712
= Slack Time                    4.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    4.691 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    4.691 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.513 | 0.670 |   0.670 |    5.361 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   0.829 |    5.520 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   1.067 |    5.758 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   1.466 |    6.157 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.203 | 0.200 |   1.666 |    6.357 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.270 |   1.937 |    6.628 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.266 |   2.203 |    6.894 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   2.461 |    7.152 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.154 | 0.295 |   2.756 |    7.447 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.160 |   2.916 |    7.607 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   3.065 |    7.756 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.563 | 0.406 |   3.471 |    8.162 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   3.618 |    8.309 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   3.970 |    8.661 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   4.093 |    8.783 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   4.231 |    8.922 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.158 | 0.101 |   4.332 |    9.023 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.107 | 0.209 |   4.541 |    9.231 | 
     | U1_clock_divider/U21                | A v -> Y ^  | XNOR2X2M   | 0.259 | 0.113 |   4.653 |    9.344 | 
     | U1_clock_divider/U20                | A ^ -> Y v  | NOR2X2M    | 0.063 | 0.058 |   4.712 |    9.403 | 
     | U1_clock_divider/flag_reg           | D v         | SDFFRQX2M  | 0.063 | 0.000 |   4.712 |    9.403 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.050 |       |   0.000 |   -4.691 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -4.691 | 
     | U1_clock_divider/flag_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.691 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D (v) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  4.224
= Slack Time                    5.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^   |            | 0.050 |       |   0.000 |    5.170 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.170 | 
     | U0_Register_File/\regfile_reg[2][3]           | CK ^ -> Q v  | SDFFRQX2M  | 0.291 | 0.607 |   0.607 |    5.777 | 
     | U0_RX_TOP/FSM_RX1/U43                         | AN v -> Y v  | NAND2BX1M  | 0.160 | 0.306 |   0.913 |    6.083 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v   | OR2X1M     | 0.116 | 0.273 |   1.186 |    6.355 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v   | OR2X1M     | 0.117 | 0.262 |   1.448 |    6.618 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v   | OR2X1M     | 0.120 | 0.265 |   1.713 |    6.883 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v  | AO21XLM    | 0.127 | 0.314 |   2.027 |    7.196 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^   | XNOR2X1M   | 0.262 | 0.126 |   2.152 |    7.322 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v   | NAND4BX1M  | 0.223 | 0.198 |   2.351 |    7.520 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^   | NOR4X1M    | 1.177 | 0.698 |   3.049 |    8.218 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v   | INVX2M     | 0.248 | 0.192 |   3.240 |    8.410 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^   | NOR2X2M    | 0.703 | 0.467 |   3.708 |    8.877 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v   | INVX2M     | 0.245 | 0.242 |   3.949 |    9.119 | 
     | U0_RX_TOP/deserializer_RX1/U10                | A1N v -> Y v | OAI2BB2X1M | 0.106 | 0.275 |   4.224 |    9.394 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] | D v          | SDFFRQX2M  | 0.106 | 0.000 |   4.224 |    9.394 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.170 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.170 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.170 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.436
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.364
- Arrival Time                  4.150
= Slack Time                    5.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.214 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.214 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.656 | 0.696 |   0.696 |    5.910 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M    | 0.264 | 0.273 |   0.969 |    6.183 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M   | 0.283 | 0.238 |   1.206 |    6.420 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M   | 0.087 | 0.177 |   1.384 |    6.598 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.549 |   1.933 |    7.147 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.560 |   2.493 |    7.707 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.562 |   3.055 |    8.269 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> S v  | ADDFX2M   | 0.161 | 0.598 |   3.654 |    8.868 | 
     | U0_ALU/U72                          | A0 v -> Y ^ | AOI222X1M | 0.521 | 0.298 |   3.952 |    9.166 | 
     | U0_ALU/U69                          | A1 ^ -> Y v | AOI31X2M  | 0.211 | 0.197 |   4.149 |    9.363 | 
     | U0_ALU/\ALU_OUT_reg[5]              | D v         | SDFFRQX2M | 0.211 | 0.000 |   4.150 |    9.364 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -5.214 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -5.214 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -5.214 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[2] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.389
- Arrival Time                  4.124
= Slack Time                    5.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |           | 0.050 |       |   0.000 |    5.266 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.266 | 
     | U0_Register_File/\regfile_reg[2][3]                | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.873 | 
     | U0_RX_TOP/FSM_RX1/U43                              | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.179 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.452 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.714 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    6.979 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.293 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.418 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.617 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.314 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M  | 0.409 | 0.357 |   3.406 |    8.672 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M  | 0.117 | 0.283 |   3.689 |    8.955 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U26                 | B1 v -> Y v | AO22X1M   | 0.127 | 0.435 |   4.123 |    9.389 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2 | D v         | SDFFRQX2M | 0.127 | 0.000 |   4.124 |    9.389 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.266 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.266 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2 | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.266 | 
     | ]                                                  |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.441
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.359
- Arrival Time                  4.082
= Slack Time                    5.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.050 |       |   0.000 |    5.277 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.277 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M | 0.183 | 0.365 |   0.365 |    5.642 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M    | 0.318 | 0.231 |   0.596 |    5.873 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M     | 0.096 | 0.103 |   0.699 |    5.976 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M    | 0.155 | 0.134 |   0.833 |    6.110 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M  | 0.136 | 0.126 |   0.959 |    6.236 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M     | 0.094 | 0.094 |   1.053 |    6.330 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M   | 0.173 | 0.115 |   1.168 |    6.445 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M   | 0.169 | 0.140 |   1.308 |    6.585 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M  | 0.212 | 0.177 |   1.485 |    6.762 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M   | 0.216 | 0.183 |   1.668 |    6.945 | 
     | U0_ALU/div_29/FE_RC_54_0            | B ^ -> Y v  | NAND2X3M   | 0.119 | 0.122 |   1.790 |    7.067 | 
     | U0_ALU/div_29/FE_RC_97_0            | A v -> Y ^  | INVX2M     | 0.066 | 0.072 |   1.862 |    7.139 | 
     | U0_ALU/div_29/FE_RC_110_0           | A ^ -> Y v  | INVX2M     | 0.033 | 0.039 |   1.901 |    7.178 | 
     | U0_ALU/div_29/FE_RC_109_0           | B v -> Y ^  | NAND2BX2M  | 0.133 | 0.090 |   1.992 |    7.269 | 
     | U0_ALU/div_29/FE_RC_104_0           | B ^ -> Y v  | NAND2X4M   | 0.124 | 0.114 |   2.106 |    7.383 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 v -> Y ^ | OAI2B2X8M  | 0.368 | 0.186 |   2.292 |    7.569 | 
     | U0_ALU/div_29/U38                   | S0 ^ -> Y v | MX2X1M     | 0.268 | 0.418 |   2.710 |    7.987 | 
     | U0_ALU/div_29/FE_RC_184_0           | A v -> Y ^  | NOR2X3M    | 0.151 | 0.153 |   2.863 |    8.140 | 
     | U0_ALU/div_29/FE_RC_181_0           | AN ^ -> Y ^ | NAND3BX4M  | 0.114 | 0.134 |   2.997 |    8.274 | 
     | U0_ALU/div_29/FE_RC_202_0           | A ^ -> Y v  | INVX2M     | 0.047 | 0.054 |   3.052 |    8.329 | 
     | U0_ALU/div_29/FE_RC_201_0           | A v -> Y ^  | NAND2X2M   | 0.212 | 0.132 |   3.183 |    8.460 | 
     | U0_ALU/div_29/FE_RC_212_0           | A ^ -> Y v  | NAND2X6M   | 0.180 | 0.163 |   3.346 |    8.623 | 
     | U0_ALU/U68                          | C0 v -> Y ^ | AOI222X1M  | 0.653 | 0.529 |   3.875 |    9.152 | 
     | U0_ALU/U65                          | A1 ^ -> Y v | AOI31X2M   | 0.234 | 0.207 |   4.082 |    9.359 | 
     | U0_ALU/\ALU_OUT_reg[4]              | D v         | SDFFRQX2M  | 0.234 | 0.000 |   4.082 |    9.359 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -5.277 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -5.277 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -5.277 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[4] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  4.111
= Slack Time                    5.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |           | 0.050 |       |   0.000 |    5.281 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.281 | 
     | U0_Register_File/\regfile_reg[2][3]                | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.888 | 
     | U0_RX_TOP/FSM_RX1/U43                              | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.194 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.467 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.729 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    6.994 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.307 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.433 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.631 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.329 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M  | 0.409 | 0.357 |   3.406 |    8.686 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M  | 0.117 | 0.283 |   3.689 |    8.970 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U24                 | B1 v -> Y v | AO22X1M   | 0.115 | 0.422 |   4.111 |    9.392 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4 | D v         | SDFFRQX2M | 0.115 | 0.000 |   4.111 |    9.392 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.281 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.281 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4 | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.281 | 
     | ]                                                  |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[3] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.393
- Arrival Time                  4.106
= Slack Time                    5.286
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |           | 0.050 |       |   0.000 |    5.286 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.286 | 
     | U0_Register_File/\regfile_reg[2][3]                | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.894 | 
     | U0_RX_TOP/FSM_RX1/U43                              | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.199 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.472 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.735 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.000 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.313 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.439 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.637 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.335 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M  | 0.409 | 0.357 |   3.406 |    8.692 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M  | 0.117 | 0.283 |   3.689 |    8.975 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U25                 | B1 v -> Y v | AO22X1M   | 0.111 | 0.417 |   4.106 |    9.393 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3 | D v         | SDFFRQX2M | 0.111 | 0.000 |   4.106 |    9.393 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.286 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.286 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3 | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.286 | 
     | ]                                                  |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[1] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.393
- Arrival Time                  4.102
= Slack Time                    5.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |           | 0.050 |       |   0.000 |    5.292 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.292 | 
     | U0_Register_File/\regfile_reg[2][3]                | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.899 | 
     | U0_RX_TOP/FSM_RX1/U43                              | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.205 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.478 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.740 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.005 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.318 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.444 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.642 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.340 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M  | 0.409 | 0.357 |   3.406 |    8.697 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M  | 0.117 | 0.283 |   3.689 |    8.981 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U27                 | B1 v -> Y v | AO22X1M   | 0.107 | 0.413 |   4.102 |    9.393 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1 | D v         | SDFFRQX2M | 0.107 | 0.000 |   4.102 |    9.393 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.292 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.292 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1 | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.292 | 
     | ]                                                  |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[0] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  4.101
= Slack Time                    5.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |           | 0.050 |       |   0.000 |    5.292 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.292 | 
     | U0_Register_File/\regfile_reg[2][3]                | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.900 | 
     | U0_RX_TOP/FSM_RX1/U43                              | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.205 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.478 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.740 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.006 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.319 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.445 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.643 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.341 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M  | 0.409 | 0.357 |   3.406 |    8.698 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M  | 0.117 | 0.283 |   3.689 |    8.981 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U28                 | B1 v -> Y v | AO22X1M   | 0.107 | 0.412 |   4.101 |    9.394 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0 | D v         | SDFFRQX2M | 0.107 | 0.000 |   4.101 |    9.394 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.292 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.292 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0 | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.292 | 
     | ]                                                  |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[5] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  4.100
= Slack Time                    5.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |           | 0.050 |       |   0.000 |    5.293 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.293 | 
     | U0_Register_File/\regfile_reg[2][3]                | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.901 | 
     | U0_RX_TOP/FSM_RX1/U43                              | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.206 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.479 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.742 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.007 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.320 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.446 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.644 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.342 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M  | 0.409 | 0.357 |   3.406 |    8.699 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M  | 0.117 | 0.283 |   3.689 |    8.982 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U30                 | B1 v -> Y v | AO22X1M   | 0.106 | 0.411 |   4.100 |    9.394 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5 | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.100 |    9.394 | 
     | ]                                                  |             |           |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.293 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.293 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5 | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.293 | 
     | ]                                                  |            |           |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.310
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.490
- Arrival Time                  4.130
= Slack Time                    5.361
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |           | 0.050 |       |   0.000 |    5.361 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.361 | 
     | U0_Register_File/\regfile_reg[2][3]           | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.968 | 
     | U0_RX_TOP/FSM_RX1/U43                         | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.274 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.546 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.809 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.074 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.387 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.513 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.711 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.409 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M    | 0.248 | 0.192 |   3.240 |    8.601 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M   | 0.703 | 0.467 |   3.708 |    9.068 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M    | 0.245 | 0.242 |   3.949 |    9.310 | 
     | U0_RX_TOP/deserializer_RX1/U5                 | A0 v -> Y ^ | OAI22X1M  | 0.309 | 0.180 |   4.129 |    9.490 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] | D ^         | SDFFRQX2M | 0.309 | 0.000 |   4.130 |    9.490 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.361 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.361 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.361 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/\cs_reg[0] /CK 
Endpoint:   U0_RX_TOP/FSM_RX1/\cs_reg[0] /D        (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.393
- Arrival Time                  4.032
= Slack Time                    5.361
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |           | 0.050 |       |   0.000 |    5.361 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.361 | 
     | U0_Register_File/\regfile_reg[2][3] | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.968 | 
     | U0_RX_TOP/FSM_RX1/U43               | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.274 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.547 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.809 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.074 | 
     | U0_RX_TOP/FSM_RX1/U52               | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.388 | 
     | U0_RX_TOP/FSM_RX1/U55               | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.513 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.712 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.410 | 
     | U0_RX_TOP/FSM_RX1/U20               | B ^ -> Y v  | NAND4BXLM | 0.648 | 0.505 |   3.554 |    8.915 | 
     | U0_RX_TOP/FSM_RX1/U31               | B1 v -> Y ^ | AOI32X1M  | 0.347 | 0.362 |   3.916 |    9.277 | 
     | U0_RX_TOP/FSM_RX1/U30               | B0 ^ -> Y v | OAI2B1X2M | 0.111 | 0.116 |   4.032 |    9.392 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[0]        | D v         | SDFFRQX2M | 0.111 | 0.000 |   4.032 |    9.393 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.361 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.361 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.361 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.308
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.492
- Arrival Time                  4.125
= Slack Time                    5.366
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |           | 0.050 |       |   0.000 |    5.366 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.366 | 
     | U0_Register_File/\regfile_reg[2][3]           | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.973 | 
     | U0_RX_TOP/FSM_RX1/U43                         | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.279 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.552 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.814 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.079 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.393 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.518 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.717 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.415 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M    | 0.248 | 0.192 |   3.240 |    8.606 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M   | 0.703 | 0.467 |   3.708 |    9.074 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M    | 0.245 | 0.242 |   3.949 |    9.316 | 
     | U0_RX_TOP/deserializer_RX1/U9                 | A0 v -> Y ^ | OAI22X1M  | 0.301 | 0.176 |   4.125 |    9.491 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] | D ^         | SDFFRQX2M | 0.301 | 0.000 |   4.125 |    9.492 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.366 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.366 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.366 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RX_TOP/parity_check_RX1/par_err_reg/CK 
Endpoint:   U0_RX_TOP/parity_check_RX1/par_err_reg/D (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q   (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.387
- Arrival Time                  4.018
= Slack Time                    5.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^   |            | 0.050 |       |   0.000 |    5.369 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.369 | 
     | U0_Register_File/\regfile_reg[2][3]    | CK ^ -> Q v  | SDFFRQX2M  | 0.291 | 0.607 |   0.607 |    5.976 | 
     | U0_RX_TOP/FSM_RX1/U43                  | AN v -> Y v  | NAND2BX1M  | 0.160 | 0.306 |   0.913 |    6.282 | 
     | U0_RX_TOP/FSM_RX1/U45                  | A v -> Y v   | OR2X1M     | 0.116 | 0.273 |   1.186 |    6.555 | 
     | U0_RX_TOP/FSM_RX1/U47                  | A v -> Y v   | OR2X1M     | 0.117 | 0.262 |   1.448 |    6.817 | 
     | U0_RX_TOP/FSM_RX1/U49                  | A v -> Y v   | OR2X1M     | 0.120 | 0.265 |   1.713 |    7.082 | 
     | U0_RX_TOP/FSM_RX1/U52                  | A0 v -> Y v  | AO21XLM    | 0.127 | 0.314 |   2.027 |    7.396 | 
     | U0_RX_TOP/FSM_RX1/U55                  | A v -> Y ^   | XNOR2X1M   | 0.262 | 0.126 |   2.152 |    7.521 | 
     | U0_RX_TOP/FSM_RX1/U58                  | C ^ -> Y v   | NAND4BX1M  | 0.223 | 0.198 |   2.351 |    7.720 | 
     | U0_RX_TOP/FSM_RX1/U62                  | A v -> Y ^   | NOR4X1M    | 1.177 | 0.698 |   3.049 |    8.417 | 
     | U0_RX_TOP/FSM_RX1/U9                   | A ^ -> Y v   | INVX2M     | 0.248 | 0.192 |   3.240 |    8.609 | 
     | U0_RX_TOP/FSM_RX1/U16                  | A v -> Y ^   | NOR2X2M    | 0.283 | 0.230 |   3.470 |    8.839 | 
     | U0_RX_TOP/FSM_RX1/U10                  | AN ^ -> Y ^  | NOR2BX2M   | 0.235 | 0.236 |   3.707 |    9.076 | 
     | U0_RX_TOP/parity_check_RX1/U4          | A ^ -> Y v   | INVX2M     | 0.073 | 0.074 |   3.780 |    9.149 | 
     | U0_RX_TOP/parity_check_RX1/U2          | A1N v -> Y v | OAI2BB2X1M | 0.125 | 0.237 |   4.018 |    9.387 | 
     | U0_RX_TOP/parity_check_RX1/par_err_reg | D v          | SDFFRQX4M  | 0.125 | 0.000 |   4.018 |    9.387 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.369 | 
     | U4_mux2X1/U1                           | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.369 | 
     | U0_RX_TOP/parity_check_RX1/par_err_reg | CK ^       | SDFFRQX4M | 0.050 | 0.000 |   0.000 |   -5.369 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.307
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.493
- Arrival Time                  4.120
= Slack Time                    5.373
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |           | 0.050 |       |   0.000 |    5.373 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.373 | 
     | U0_Register_File/\regfile_reg[2][3]           | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.981 | 
     | U0_RX_TOP/FSM_RX1/U43                         | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.286 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.559 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.821 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.087 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.400 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.526 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.724 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.422 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M    | 0.248 | 0.192 |   3.240 |    8.614 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M   | 0.703 | 0.467 |   3.708 |    9.081 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M    | 0.245 | 0.242 |   3.949 |    9.323 | 
     | U0_RX_TOP/deserializer_RX1/U8                 | A0 v -> Y ^ | OAI22X1M  | 0.291 | 0.171 |   4.120 |    9.493 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] | D ^         | SDFFRQX2M | 0.291 | 0.000 |   4.120 |    9.493 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.373 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.373 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.373 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.303
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.497
- Arrival Time                  4.108
= Slack Time                    5.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |           | 0.050 |       |   0.000 |    5.388 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.388 | 
     | U0_Register_File/\regfile_reg[2][3]           | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    5.996 | 
     | U0_RX_TOP/FSM_RX1/U43                         | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.301 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.574 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.836 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.101 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.415 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.541 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.739 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.437 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M    | 0.248 | 0.192 |   3.240 |    8.629 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M   | 0.703 | 0.467 |   3.708 |    9.096 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M    | 0.245 | 0.242 |   3.949 |    9.338 | 
     | U0_RX_TOP/deserializer_RX1/U6                 | A0 v -> Y ^ | OAI22X1M  | 0.271 | 0.159 |   4.108 |    9.497 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] | D ^         | SDFFRQX2M | 0.271 | 0.000 |   4.108 |    9.497 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.388 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.388 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.388 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.302
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.498
- Arrival Time                  4.105
= Slack Time                    5.393
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |           | 0.050 |       |   0.000 |    5.393 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.393 | 
     | U0_Register_File/\regfile_reg[2][3]           | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    6.000 | 
     | U0_RX_TOP/FSM_RX1/U43                         | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.306 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.578 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.841 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.106 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.419 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.545 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.743 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.441 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M    | 0.248 | 0.192 |   3.240 |    8.633 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M   | 0.703 | 0.467 |   3.708 |    9.100 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M    | 0.245 | 0.242 |   3.949 |    9.342 | 
     | U0_RX_TOP/deserializer_RX1/U4                 | A0 v -> Y ^ | OAI22X1M  | 0.265 | 0.156 |   4.105 |    9.498 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] | D ^         | SDFFRQX2M | 0.265 | 0.000 |   4.105 |    9.498 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.393 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.393 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.393 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.302
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.498
- Arrival Time                  4.104
= Slack Time                    5.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |           | 0.050 |       |   0.000 |    5.394 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.394 | 
     | U0_Register_File/\regfile_reg[2][3]           | CK ^ -> Q v | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    6.001 | 
     | U0_RX_TOP/FSM_RX1/U43                         | AN v -> Y v | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.307 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.580 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.842 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.107 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.421 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.546 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.745 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.443 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M    | 0.248 | 0.192 |   3.240 |    8.634 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M   | 0.703 | 0.467 |   3.708 |    9.102 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M    | 0.245 | 0.242 |   3.949 |    9.343 | 
     | U0_RX_TOP/deserializer_RX1/U7                 | A0 v -> Y ^ | OAI22X1M  | 0.263 | 0.155 |   4.104 |    9.498 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] | D ^         | SDFFRQX2M | 0.263 | 0.000 |   4.104 |    9.498 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.394 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.394 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.394 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U0_clock_divider/o_div_clk_reg_reg/D   (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  4.030
= Slack Time                    5.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.443 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.443 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.191 | 0.536 |   0.536 |    5.979 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.152 |   0.688 |    6.131 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.139 |   0.828 |    6.270 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   1.107 |    6.550 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.115 | 0.262 |   1.369 |    6.812 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   1.662 |    7.105 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.192 | 0.158 |   1.819 |    7.262 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.148 |   1.967 |    7.410 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.568 | 0.409 |   2.376 |    7.819 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.226 | 0.148 |   2.524 |    7.967 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.522 | 0.342 |   2.866 |    8.309 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.132 | 0.117 |   2.983 |    8.426 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.155 | 0.140 |   3.123 |    8.566 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.146 | 0.094 |   3.218 |    8.660 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.119 | 0.206 |   3.424 |    8.867 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.339 | 0.116 |   3.540 |    8.982 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.159 | 0.168 |   3.707 |    9.150 | 
     | U0_clock_divider/U31                | A2 v -> Y ^ | OAI32X1M   | 0.428 | 0.323 |   4.030 |    9.473 | 
     | U0_clock_divider/o_div_clk_reg_reg  | D ^         | SDFFRQX2M  | 0.428 | 0.000 |   4.030 |    9.473 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.443 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.443 | 
     | U0_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.443 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/\cs_reg[2] /CK 
Endpoint:   U0_RX_TOP/FSM_RX1/\cs_reg[2] /D        (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.006
= Slack Time                    5.469
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |           | 0.050 |       |   0.000 |    5.469 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^   | MX2X8M    | 0.050 | 0.000 |   0.000 |    5.469 | 
     | U0_Register_File/\regfile_reg[2][3] | CK ^ -> Q v  | SDFFRQX2M | 0.291 | 0.607 |   0.607 |    6.076 | 
     | U0_RX_TOP/FSM_RX1/U43               | AN v -> Y v  | NAND2BX1M | 0.160 | 0.306 |   0.913 |    6.382 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v   | OR2X1M    | 0.116 | 0.273 |   1.186 |    6.655 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v   | OR2X1M    | 0.117 | 0.262 |   1.448 |    6.917 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v   | OR2X1M    | 0.120 | 0.265 |   1.713 |    7.182 | 
     | U0_RX_TOP/FSM_RX1/U52               | A0 v -> Y v  | AO21XLM   | 0.127 | 0.314 |   2.027 |    7.495 | 
     | U0_RX_TOP/FSM_RX1/U55               | A v -> Y ^   | XNOR2X1M  | 0.262 | 0.126 |   2.152 |    7.621 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v   | NAND4BX1M | 0.223 | 0.198 |   2.351 |    7.820 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^   | NOR4X1M   | 1.177 | 0.698 |   3.049 |    8.517 | 
     | U0_RX_TOP/FSM_RX1/U20               | B ^ -> Y v   | NAND4BXLM | 0.648 | 0.505 |   3.554 |    9.023 | 
     | U0_RX_TOP/FSM_RX1/U23               | A1N v -> Y v | AOI2B1X1M | 0.111 | 0.360 |   3.914 |    9.383 | 
     | U0_RX_TOP/FSM_RX1/U22               | B0 v -> Y ^  | OAI31XLM  | 0.409 | 0.092 |   4.006 |    9.475 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[2]        | D ^          | SDFFRQX2M | 0.409 | 0.000 |   4.006 |    9.475 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.469 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.469 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.469 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_clock_divider/\counter_reg[4] /CK 
Endpoint:   U0_clock_divider/\counter_reg[4] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  3.897
= Slack Time                    5.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.507 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.507 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.191 | 0.536 |   0.536 |    6.044 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.152 |   0.688 |    6.196 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.139 |   0.828 |    6.335 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   1.107 |    6.615 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.115 | 0.262 |   1.369 |    6.877 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   1.662 |    7.169 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.192 | 0.158 |   1.819 |    7.327 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.148 |   1.967 |    7.475 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.568 | 0.409 |   2.376 |    7.884 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.226 | 0.148 |   2.524 |    8.031 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.522 | 0.342 |   2.866 |    8.374 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.132 | 0.117 |   2.983 |    8.491 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.155 | 0.140 |   3.123 |    8.631 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.146 | 0.094 |   3.218 |    8.725 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.119 | 0.206 |   3.424 |    8.931 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.339 | 0.116 |   3.540 |    9.047 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.159 | 0.168 |   3.707 |    9.215 | 
     | U0_clock_divider/U18                | B v -> Y v  | AND2X2M    | 0.054 | 0.189 |   3.897 |    9.404 | 
     | U0_clock_divider/\counter_reg[4]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   3.897 |    9.404 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.508 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.508 | 
     | U0_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.508 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_clock_divider/\counter_reg[6] /CK 
Endpoint:   U0_clock_divider/\counter_reg[6] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  3.896
= Slack Time                    5.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.509 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.509 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.191 | 0.536 |   0.536 |    6.045 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.152 |   0.688 |    6.197 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.139 |   0.828 |    6.336 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   1.107 |    6.616 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.115 | 0.262 |   1.369 |    6.878 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   1.662 |    7.171 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.192 | 0.158 |   1.819 |    7.328 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.148 |   1.967 |    7.476 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.568 | 0.409 |   2.376 |    7.885 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.226 | 0.148 |   2.524 |    8.033 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.522 | 0.342 |   2.866 |    8.375 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.132 | 0.117 |   2.983 |    8.492 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.155 | 0.140 |   3.123 |    8.632 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.146 | 0.094 |   3.218 |    8.727 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.119 | 0.206 |   3.424 |    8.933 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.339 | 0.116 |   3.540 |    9.048 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.159 | 0.168 |   3.707 |    9.216 | 
     | U0_clock_divider/U36                | B v -> Y v  | AND2X2M    | 0.054 | 0.188 |   3.896 |    9.404 | 
     | U0_clock_divider/\counter_reg[6]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   3.896 |    9.404 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.509 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.509 | 
     | U0_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.509 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_clock_divider/\counter_reg[3] /CK 
Endpoint:   U0_clock_divider/\counter_reg[3] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  3.894
= Slack Time                    5.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.510 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.510 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.191 | 0.536 |   0.536 |    6.046 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.152 |   0.688 |    6.198 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.139 |   0.828 |    6.338 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   1.107 |    6.617 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.115 | 0.262 |   1.369 |    6.879 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   1.662 |    7.172 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.192 | 0.158 |   1.819 |    7.330 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.148 |   1.967 |    7.477 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.568 | 0.409 |   2.376 |    7.886 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.226 | 0.148 |   2.524 |    8.034 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.522 | 0.342 |   2.866 |    8.376 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.132 | 0.117 |   2.983 |    8.493 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.155 | 0.140 |   3.123 |    8.634 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.146 | 0.094 |   3.218 |    8.728 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.119 | 0.206 |   3.424 |    8.934 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.339 | 0.116 |   3.540 |    9.050 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.159 | 0.168 |   3.707 |    9.218 | 
     | U0_clock_divider/U17                | B v -> Y v  | AND2X2M    | 0.052 | 0.187 |   3.894 |    9.405 | 
     | U0_clock_divider/\counter_reg[3]    | D v         | SDFFRQX2M  | 0.052 | 0.000 |   3.894 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.510 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.510 | 
     | U0_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.510 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_clock_divider/\counter_reg[0] /CK 
Endpoint:   U0_clock_divider/\counter_reg[0] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  3.894
= Slack Time                    5.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.510 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.510 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.191 | 0.536 |   0.536 |    6.047 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.152 |   0.688 |    6.198 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.139 |   0.828 |    6.338 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   1.107 |    6.618 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.115 | 0.262 |   1.369 |    6.880 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   1.662 |    7.172 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.192 | 0.158 |   1.819 |    7.330 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.148 |   1.967 |    7.478 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.568 | 0.409 |   2.376 |    7.887 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.226 | 0.148 |   2.524 |    8.034 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.522 | 0.342 |   2.866 |    8.376 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.132 | 0.117 |   2.983 |    8.494 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.155 | 0.140 |   3.123 |    8.634 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.146 | 0.094 |   3.218 |    8.728 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.119 | 0.206 |   3.424 |    8.934 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.339 | 0.116 |   3.540 |    9.050 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.159 | 0.168 |   3.707 |    9.218 | 
     | U0_clock_divider/U37                | B v -> Y v  | AND2X2M    | 0.052 | 0.187 |   3.894 |    9.405 | 
     | U0_clock_divider/\counter_reg[0]    | D v         | SDFFRQX2M  | 0.052 | 0.000 |   3.894 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.510 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.510 | 
     | U0_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.510 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_clock_divider/\counter_reg[5] /CK 
Endpoint:   U0_clock_divider/\counter_reg[5] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  3.893
= Slack Time                    5.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.512 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.512 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.191 | 0.536 |   0.536 |    6.048 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.152 |   0.688 |    6.200 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.139 |   0.828 |    6.339 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   1.107 |    6.619 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.115 | 0.262 |   1.369 |    6.881 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   1.662 |    7.174 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.192 | 0.158 |   1.819 |    7.331 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.148 |   1.967 |    7.479 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.568 | 0.409 |   2.376 |    7.888 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.226 | 0.148 |   2.524 |    8.036 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.522 | 0.342 |   2.866 |    8.378 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.132 | 0.117 |   2.983 |    8.495 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.155 | 0.140 |   3.123 |    8.635 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.146 | 0.094 |   3.218 |    8.729 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.119 | 0.206 |   3.424 |    8.936 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.339 | 0.116 |   3.540 |    9.051 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.159 | 0.168 |   3.707 |    9.219 | 
     | U0_clock_divider/U19                | B v -> Y v  | AND2X2M    | 0.051 | 0.186 |   3.893 |    9.405 | 
     | U0_clock_divider/\counter_reg[5]    | D v         | SDFFRQX2M  | 0.051 | 0.000 |   3.893 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.512 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.512 | 
     | U0_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.512 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_clock_divider/\counter_reg[2] /CK 
Endpoint:   U0_clock_divider/\counter_reg[2] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  3.892
= Slack Time                    5.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.513 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.513 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.191 | 0.536 |   0.536 |    6.049 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.152 |   0.688 |    6.201 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.139 |   0.828 |    6.341 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   1.107 |    6.620 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.115 | 0.262 |   1.369 |    6.882 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   1.662 |    7.175 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.192 | 0.158 |   1.819 |    7.333 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.148 |   1.967 |    7.480 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.568 | 0.409 |   2.376 |    7.889 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.226 | 0.148 |   2.524 |    8.037 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.522 | 0.342 |   2.866 |    8.379 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.132 | 0.117 |   2.983 |    8.496 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.155 | 0.140 |   3.123 |    8.637 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.146 | 0.094 |   3.218 |    8.731 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.119 | 0.206 |   3.424 |    8.937 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.339 | 0.116 |   3.540 |    9.053 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.159 | 0.168 |   3.707 |    9.221 | 
     | U0_clock_divider/U9                 | B v -> Y v  | AND2X2M    | 0.050 | 0.184 |   3.892 |    9.405 | 
     | U0_clock_divider/\counter_reg[2]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   3.892 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.513 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.513 | 
     | U0_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.513 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_clock_divider/\counter_reg[1] /CK 
Endpoint:   U0_clock_divider/\counter_reg[1] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  3.892
= Slack Time                    5.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.513 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.513 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.191 | 0.536 |   0.536 |    6.049 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.152 |   0.688 |    6.201 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.139 |   0.828 |    6.341 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   1.107 |    6.620 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.115 | 0.262 |   1.369 |    6.882 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   1.662 |    7.175 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.192 | 0.158 |   1.819 |    7.333 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.148 |   1.967 |    7.480 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.568 | 0.409 |   2.376 |    7.889 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.226 | 0.148 |   2.524 |    8.037 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.522 | 0.342 |   2.866 |    8.379 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.132 | 0.117 |   2.983 |    8.496 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.155 | 0.140 |   3.123 |    8.637 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.146 | 0.094 |   3.218 |    8.731 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.119 | 0.206 |   3.424 |    8.937 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.339 | 0.116 |   3.540 |    9.053 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.159 | 0.168 |   3.707 |    9.221 | 
     | U0_clock_divider/U8                 | B v -> Y v  | AND2X2M    | 0.050 | 0.184 |   3.892 |    9.405 | 
     | U0_clock_divider/\counter_reg[1]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   3.892 |    9.405 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.513 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.513 | 
     | U0_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.513 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK 
Endpoint:   U0_RX_TOP/FSM_RX1/par_err_reg_reg/D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][3] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  3.856
= Slack Time                    5.536
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.050 |       |   0.000 |    5.536 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^   | MX2X8M     | 0.050 | 0.000 |   0.000 |    5.536 | 
     | U0_Register_File/\regfile_reg[2][3] | CK ^ -> Q v  | SDFFRQX2M  | 0.291 | 0.607 |   0.607 |    6.143 | 
     | U0_RX_TOP/FSM_RX1/U43               | AN v -> Y v  | NAND2BX1M  | 0.160 | 0.306 |   0.913 |    6.449 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v   | OR2X1M     | 0.116 | 0.273 |   1.186 |    6.722 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v   | OR2X1M     | 0.117 | 0.262 |   1.448 |    6.984 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v   | OR2X1M     | 0.120 | 0.265 |   1.713 |    7.249 | 
     | U0_RX_TOP/FSM_RX1/U52               | A0 v -> Y v  | AO21XLM    | 0.127 | 0.314 |   2.027 |    7.563 | 
     | U0_RX_TOP/FSM_RX1/U55               | A v -> Y ^   | XNOR2X1M   | 0.262 | 0.126 |   2.152 |    7.688 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v   | NAND4BX1M  | 0.223 | 0.198 |   2.351 |    7.887 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^   | NOR4X1M    | 1.177 | 0.698 |   3.049 |    8.585 | 
     | U0_RX_TOP/FSM_RX1/U9                | A ^ -> Y v   | INVX2M     | 0.248 | 0.192 |   3.240 |    8.776 | 
     | U0_RX_TOP/FSM_RX1/U16               | A v -> Y ^   | NOR2X2M    | 0.283 | 0.230 |   3.470 |    9.006 | 
     | U0_RX_TOP/FSM_RX1/U29               | A1 ^ -> Y v  | AOI21X2M   | 0.188 | 0.120 |   3.590 |    9.126 | 
     | U0_RX_TOP/FSM_RX1/U28               | A0N v -> Y v | OAI2BB2X1M | 0.114 | 0.266 |   3.856 |    9.392 | 
     | U0_RX_TOP/FSM_RX1/par_err_reg_reg   | D v          | SDFFRQX2M  | 0.114 | 0.000 |   3.856 |    9.392 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |   -5.536 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | U0_RX_TOP/FSM_RX1/par_err_reg_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     +-------------------------------------------------------------------------------------------------+ 

