{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 498.641,
	"cts__clock__skew__setup__pre_repair": 476.164,
	"cts__clock__skew__hold__pre_repair": 476.164,
	"cts__timing__drv__max_slew_limit__pre_repair": -2.03196,
	"cts__timing__drv__max_slew__pre_repair": 60,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00108283,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 1391,
	"cts__power__internal__total__pre_repair": 0.0478459,
	"cts__power__switching__total__pre_repair": 0.0129153,
	"cts__power__leakage__total__pre_repair": 0.00362331,
	"cts__power__total__pre_repair": 0.0643846,
	"cts__design__io__pre_repair": 1416,
	"cts__design__die__area__pre_repair": 330000,
	"cts__design__core__area__pre_repair": 318395,
	"cts__design__instance__count__pre_repair": 147589,
	"cts__design__instance__area__pre_repair": 50156.7,
	"cts__design__instance__count__stdcell__pre_repair": 147561,
	"cts__design__instance__area__stdcell__pre_repair": 16813.1,
	"cts__design__instance__count__macros__pre_repair": 28,
	"cts__design__instance__area__macros__pre_repair": 33343.6,
	"cts__design__instance__utilization__pre_repair": 0.15753,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0589827,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 498.63,
	"cts__clock__skew__setup__post_repair": 344.909,
	"cts__clock__skew__hold__post_repair": 344.909,
	"cts__timing__drv__max_slew_limit__post_repair": -0.2204,
	"cts__timing__drv__max_slew__post_repair": 59,
	"cts__timing__drv__max_cap_limit__post_repair": 0.00108283,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 279,
	"cts__power__internal__total__post_repair": 0.0478701,
	"cts__power__switching__total__post_repair": 0.0129345,
	"cts__power__leakage__total__post_repair": 0.00362331,
	"cts__power__total__post_repair": 0.0644279,
	"cts__design__io__post_repair": 1416,
	"cts__design__die__area__post_repair": 330000,
	"cts__design__core__area__post_repair": 318395,
	"cts__design__instance__count__post_repair": 147598,
	"cts__design__instance__area__post_repair": 50159.7,
	"cts__design__instance__count__stdcell__post_repair": 147570,
	"cts__design__instance__area__stdcell__post_repair": 16816,
	"cts__design__instance__count__macros__post_repair": 28,
	"cts__design__instance__area__macros__post_repair": 33343.6,
	"cts__design__instance__utilization__post_repair": 0.157539,
	"cts__design__instance__utilization__stdcell__post_repair": 0.058993,
	"cts__design__instance__displacement__total": 389.047,
	"cts__design__instance__displacement__mean": 0.002,
	"cts__design__instance__displacement__max": 4.785,
	"cts__route__wirelength__estimated": 1.39802e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 799,
	"cts__design__instance__displacement__total": 745.322,
	"cts__design__instance__displacement__mean": 0.005,
	"cts__design__instance__displacement__max": 6.929,
	"cts__route__wirelength__estimated": 1.40827e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 486.523,
	"cts__clock__skew__setup": 344.874,
	"cts__clock__skew__hold": 344.874,
	"cts__timing__drv__max_slew_limit": -0.226701,
	"cts__timing__drv__max_slew": 56,
	"cts__timing__drv__max_cap_limit": 0.00108283,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0478682,
	"cts__power__switching__total": 0.0129395,
	"cts__power__leakage__total": 0.00362331,
	"cts__power__total": 0.064431,
	"cts__design__io": 1416,
	"cts__design__die__area": 330000,
	"cts__design__core__area": 318395,
	"cts__design__instance__count": 148397,
	"cts__design__instance__area": 50217.9,
	"cts__design__instance__count__stdcell": 148369,
	"cts__design__instance__area__stdcell": 16874.3,
	"cts__design__instance__count__macros": 28,
	"cts__design__instance__area__macros": 33343.6,
	"cts__design__instance__utilization": 0.157722,
	"cts__design__instance__utilization__stdcell": 0.0591973
}