$date
	Tue Mar 18 08:58:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! d1 $end
$var wire 1 " d $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & ct1 $end
$var reg 1 ' ct2 $end
$var integer 32 ( i [31:0] $end
$scope module U1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & ct1 $end
$var wire 1 ' ct2 $end
$var wire 1 ) o1 $end
$var wire 1 " d $end
$scope module U1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & c $end
$var wire 1 ) d $end
$upscope $end
$scope module U2 $end
$var wire 1 ) a $end
$var wire 1 % b $end
$var wire 1 ' c $end
$var wire 1 " d $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & ct1 $end
$var wire 1 ' ct2 $end
$var wire 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
1)
1#
b1 (
#20
0"
0!
0)
1$
0#
b10 (
#30
1"
1!
1)
1#
b11 (
#40
0"
0!
0)
1%
0$
0#
b100 (
#50
1"
1!
1)
1#
b101 (
#60
0"
0!
0)
1$
0#
b110 (
#70
1"
1!
1)
1#
b111 (
#80
0"
0!
0)
1&
0%
0$
0#
b1000 (
#90
1#
b1001 (
#100
1"
1!
1)
1$
0#
b1010 (
#110
1#
b1011 (
#120
0"
0!
0)
1%
0$
0#
b1100 (
#130
1#
b1101 (
#140
1"
1!
1)
1$
0#
b1110 (
#150
1#
b1111 (
#160
0"
0!
0)
1'
0&
0%
0$
0#
b10000 (
#170
1)
1#
b10001 (
#180
0)
1$
0#
b10010 (
#190
1)
1#
b10011 (
#200
1"
1!
0)
1%
0$
0#
b10100 (
#210
1)
1#
b10101 (
#220
0)
1$
0#
b10110 (
#230
1)
1#
b10111 (
#240
0"
0!
0)
1&
0%
0$
0#
b11000 (
#250
1#
b11001 (
#260
1)
1$
0#
b11010 (
#270
1#
b11011 (
#280
1"
1!
0)
1%
0$
0#
b11100 (
#290
1#
b11101 (
#300
1)
1$
0#
b11110 (
#310
1#
b11111 (
#320
0"
0!
0)
0'
0&
0%
0$
0#
b100000 (
