$date
	Sun Nov  2 10:49:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! halt_f $end
$var wire 32 " instruction_memory_v [31:0] $end
$var wire 2 # err_bits [1:0] $end
$var wire 32 $ data_memory_in_v [31:0] $end
$var reg 1 % clk $end
$var reg 1 & clk_en $end
$var reg 1 ' rst $end
$scope module topMod $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 1 ! halt_f $end
$var wire 1 ' rst $end
$var wire 1 ( writeBit $end
$var wire 1 ) readBit $end
$var wire 32 * programCounter [31:0] $end
$var wire 32 + instruction_memory_v [31:0] $end
$var wire 32 , instruction [31:0] $end
$var wire 1 - halt $end
$var wire 2 . err_bits [1:0] $end
$var wire 32 / data_memory_in_v [31:0] $end
$var wire 32 0 dataOutMem [31:0] $end
$var wire 32 1 dataIn [31:0] $end
$var wire 32 2 addressFetch [31:0] $end
$scope module memMod $end
$var wire 1 3 instruction_memory_en $end
$var wire 1 % mem_Clk $end
$var wire 32 4 instruction_memory_a [31:0] $end
$var wire 1 - halt_f $end
$var wire 1 ( data_memory_write $end
$var wire 1 ) data_memory_read $end
$var wire 32 5 data_memory_out_v [31:0] $end
$var wire 32 6 data_memory_a [31:0] $end
$var reg 8 7 a [7:0] $end
$var reg 8 8 b [7:0] $end
$var reg 8 9 c [7:0] $end
$var reg 8 : d [7:0] $end
$var reg 32 ; data_memory_in_v [31:0] $end
$var reg 32 < instruction_memory_v [31:0] $end
$var integer 32 = fd [31:0] $end
$var integer 32 > i [31:0] $end
$upscope $end
$scope module scc $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 32 ? dataIn [31:0] $end
$var wire 32 @ instruction [31:0] $end
$var wire 32 A memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 ( writeFlag $end
$var wire 32 B ucode_inst [31:0] $end
$var wire 1 C specialEncoding $end
$var wire 1 D setFlags $end
$var wire 4 E secondLevelDecode [3:0] $end
$var wire 1 F regWrite $end
$var wire 1 G regRead $end
$var wire 32 H readDataSec [31:0] $end
$var wire 32 I readDataFirst [31:0] $end
$var wire 32 J readDataDest [31:0] $end
$var wire 32 K programCounter [31:0] $end
$var wire 4 L out_sourceSecReg [3:0] $end
$var wire 4 M out_sourceFirstReg [3:0] $end
$var wire 16 N out_imm [15:0] $end
$var wire 4 O out_destRegister [3:0] $end
$var wire 7 P opcode [6:0] $end
$var wire 1 Q mux_ctrl $end
$var wire 2 R mul_type [1:0] $end
$var wire 1 S mul_trigger $end
$var wire 1 T mul_release $end
$var wire 1 ) memoryRead $end
$var wire 1 U loadStore $end
$var wire 32 V instructionForID [31:0] $end
$var wire 1 - halt $end
$var wire 4 W flags_ucode_to_exe [3:0] $end
$var wire 4 X flags_out [3:0] $end
$var wire 2 Y firstLevelDecode [1:0] $end
$var wire 32 Z filtered_instruction [31:0] $end
$var wire 1 [ exe_writeToReg $end
$var wire 32 \ exe_writeData [31:0] $end
$var wire 4 ] exe_readRegSec [3:0] $end
$var wire 4 ^ exe_readRegFirst [3:0] $end
$var wire 4 _ exe_readRegDest [3:0] $end
$var wire 1 ` exeOverrideBR $end
$var wire 1 a exeOverride $end
$var wire 16 b exeData [15:0] $end
$var wire 1 c dataRegisterImm $end
$var wire 1 d dataRegister $end
$var wire 32 e dataOut [31:0] $end
$var wire 4 f branchInstruction [3:0] $end
$var wire 1 g branch $end
$var wire 3 h aluFunction [2:0] $end
$var wire 32 i addressIn [31:0] $end
$var reg 32 j data_memory_v [31:0] $end
$var reg 2 k err_bits [1:0] $end
$var reg 32 l instruction_memory_v [31:0] $end
$scope module EXE $end
$var wire 1 % clk $end
$var wire 16 m exeData [15:0] $end
$var wire 32 n memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 C specialEncoding $end
$var wire 4 o sourceSecReg [3:0] $end
$var wire 4 p sourceFirstReg [3:0] $end
$var wire 1 D setFlags $end
$var wire 4 q secondLevelDecode [3:0] $end
$var wire 32 r readDataSec [31:0] $end
$var wire 32 s readDataFirst [31:0] $end
$var wire 32 t readDataDest [31:0] $end
$var wire 7 u opcode_in [6:0] $end
$var wire 2 v mul_type [1:0] $end
$var wire 1 T mul_release $end
$var wire 16 w imm [15:0] $end
$var wire 4 x flags_back_in [3:0] $end
$var wire 2 y firstLevelDecode [1:0] $end
$var wire 4 z destReg [3:0] $end
$var wire 4 { branchInstruction [3:0] $end
$var wire 3 | aluFunctions [2:0] $end
$var reg 33 } aluRegister [32:0] $end
$var reg 1 a exeOverride $end
$var reg 1 ` exeOverrideBR $end
$var reg 4 ~ flags [3:0] $end
$var reg 4 !" flags_next [3:0] $end
$var reg 4 "" flags_out [3:0] $end
$var reg 1 #" help_trigger $end
$var reg 32 $" immExt [31:0] $end
$var reg 32 %" memoryAddressOut [31:0] $end
$var reg 32 &" memoryDataOut [31:0] $end
$var reg 1 ) memoryRead $end
$var reg 1 ( memoryWrite $end
$var reg 4 '" readRegDest [3:0] $end
$var reg 4 (" readRegFirst [3:0] $end
$var reg 4 )" readRegSec [3:0] $end
$var reg 33 *" tempDiff [32:0] $end
$var reg 32 +" writeData [31:0] $end
$var reg 1 [ writeToReg $end
$upscope $end
$scope module ID $end
$var wire 1 % clk $end
$var wire 1 ' rst $end
$var wire 1 ," specialBit $end
$var wire 4 -" sourceSecReg [3:0] $end
$var wire 4 ." sourceFirstReg [3:0] $end
$var wire 4 /" secondLevelDecode [3:0] $end
$var wire 7 0" opcode [6:0] $end
$var wire 32 1" instruction [31:0] $end
$var wire 16 2" imm [15:0] $end
$var wire 2 3" firstLevelDecode [1:0] $end
$var wire 4 4" destReg [3:0] $end
$var wire 4 5" branchCondition [3:0] $end
$var wire 3 6" aluOperationCommands [2:0] $end
$var reg 3 7" aluFunction [2:0] $end
$var reg 1 g branch $end
$var reg 4 8" branchInstruction [3:0] $end
$var reg 1 d dataRegister $end
$var reg 1 c dataRegisterImm $end
$var reg 2 9" firstLevelDecode_out [1:0] $end
$var reg 1 - halt $end
$var reg 1 U loadStore $end
$var reg 1 S mul_trigger $end
$var reg 2 :" mul_type [1:0] $end
$var reg 7 ;" opcode_out [6:0] $end
$var reg 4 <" out_destRegister [3:0] $end
$var reg 16 =" out_imm [15:0] $end
$var reg 4 >" out_sourceFirstReg [3:0] $end
$var reg 4 ?" out_sourceSecReg [3:0] $end
$var reg 1 G regRead $end
$var reg 1 F regWrite $end
$var reg 4 @" secondLevelDecode_out [3:0] $end
$var reg 1 D setFlags $end
$var reg 1 C specialEncoding $end
$upscope $end
$scope module IF $end
$var wire 1 % clk $end
$var wire 16 A" exeData [15:0] $end
$var wire 1 a exeOverride $end
$var wire 1 ` exeOverrideBR $end
$var wire 32 B" fetchedInstruction [31:0] $end
$var wire 16 C" imm16_exe [15:0] $end
$var wire 1 S mul_trigger $end
$var wire 7 D" opcode [6:0] $end
$var wire 1 ' rst $end
$var wire 32 E" readDataFirst [31:0] $end
$var wire 1 T mul_release $end
$var wire 16 F" imm16 [15:0] $end
$var wire 32 G" for_br [31:0] $end
$var wire 32 H" branchOffsetAddress_exe [31:0] $end
$var wire 32 I" branchOffsetAddress [31:0] $end
$var parameter 32 J" sFilter $end
$var parameter 32 K" sIdle $end
$var parameter 32 L" sUcode $end
$var reg 32 M" PC_next [31:0] $end
$var reg 32 N" filteredInstruction [31:0] $end
$var reg 32 O" programCounter [31:0] $end
$var reg 2 P" state [1:0] $end
$var reg 2 Q" stateNext [1:0] $end
$var reg 32 R" true_for_br [31:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 % clk $end
$var wire 32 S" dbg_R0 [31:0] $end
$var wire 32 T" dbg_R1 [31:0] $end
$var wire 32 U" dbg_R10 [31:0] $end
$var wire 32 V" dbg_R11 [31:0] $end
$var wire 32 W" dbg_R12 [31:0] $end
$var wire 32 X" dbg_R13 [31:0] $end
$var wire 32 Y" dbg_R14 [31:0] $end
$var wire 32 Z" dbg_R15 [31:0] $end
$var wire 32 [" dbg_R2 [31:0] $end
$var wire 32 \" dbg_R3 [31:0] $end
$var wire 32 ]" dbg_R4 [31:0] $end
$var wire 32 ^" dbg_R5 [31:0] $end
$var wire 32 _" dbg_R6 [31:0] $end
$var wire 32 `" dbg_R7 [31:0] $end
$var wire 32 a" dbg_R8 [31:0] $end
$var wire 32 b" dbg_R9 [31:0] $end
$var wire 32 c" out_rd [31:0] $end
$var wire 32 d" out_rs1 [31:0] $end
$var wire 32 e" out_rs2 [31:0] $end
$var wire 4 f" rd [3:0] $end
$var wire 4 g" rs1 [3:0] $end
$var wire 4 h" rs2 [3:0] $end
$var wire 1 ' rst $end
$var wire 1 [ write $end
$var wire 32 i" writeData [31:0] $end
$var integer 32 j" i [31:0] $end
$upscope $end
$scope module Ucode $end
$var wire 1 % clk $end
$var wire 4 k" dest_reg [3:0] $end
$var wire 4 l" flags_in [3:0] $end
$var wire 16 m" immediate [15:0] $end
$var wire 2 n" mul_type [1:0] $end
$var wire 32 o" readDataSecond [31:0] $end
$var wire 1 ' rst $end
$var wire 4 p" source_reg [3:0] $end
$var wire 1 S start_mul $end
$var parameter 7 q" ADDS_OPCODE $end
$var parameter 7 r" ADD_OPCODE $end
$var parameter 7 s" MOV_OPCODE $end
$var parameter 2 t" MULI $end
$var parameter 2 u" MULR $end
$var parameter 2 v" MULSI $end
$var parameter 2 w" MULSR $end
$var parameter 7 x" NOT_OPCODE $end
$var parameter 7 y" SUBI_OPCODE $end
$var parameter 7 z" SUBS_OPCODE $end
$var parameter 7 {" SUB_OPCODE $end
$var parameter 3 |" sClear $end
$var parameter 3 }" sFix_it $end
$var parameter 3 ~" sHalt $end
$var parameter 3 !# sIdle $end
$var parameter 3 "# sKeep_adding $end
$var parameter 3 ## sMov $end
$var reg 16 $# corrected_imm [15:0] $end
$var reg 32 %# corrected_readDataSecond [31:0] $end
$var reg 16 &# count_next [15:0] $end
$var reg 16 '# count_reg [15:0] $end
$var reg 4 (# dest_reg_hold [3:0] $end
$var reg 2 )# fix [1:0] $end
$var reg 2 *# fix_next [1:0] $end
$var reg 4 +# flags_back_out [3:0] $end
$var reg 4 ,# flags_hold [3:0] $end
$var reg 1 T mul_release $end
$var reg 1 Q mux_ctrl $end
$var reg 32 -# output_instruction [31:0] $end
$var reg 32 .# register_decrementer_count [31:0] $end
$var reg 32 /# register_decrementer_count_next [31:0] $end
$var reg 3 0# state_next [2:0] $end
$var reg 3 1# state_reg [2:0] $end
$var reg 2 2# true_mul_type [1:0] $end
$var reg 4 3# true_source_reg [3:0] $end
$upscope $end
$scope module mux $end
$var wire 1 Q control $end
$var wire 32 4# filtered_instruction [31:0] $end
$var wire 32 5# ucode_instruction [31:0] $end
$var reg 32 6# finalized_instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 ##
b11 "#
b0 !#
b100 ~"
b101 }"
b1 |"
b110010 {"
b111010 z"
b10010 y"
b110110 x"
b11 w"
b10 v"
b1 u"
b0 t"
b0 s"
b110001 r"
b111001 q"
b10 L"
b0 K"
b1 J"
$end
#0
$dumpvars
bx 6#
b11001000000000000000000000000000 5#
bx 4#
bx 3#
bx 2#
b0 1#
b0 0#
bx /#
bx .#
b11001000000000000000000000000000 -#
bx ,#
bx +#
bx *#
bx )#
bx (#
b0 '#
b0 &#
b0 %#
b0 $#
bx p"
b0 o"
bx n"
bx m"
b0 l"
bx k"
b10000 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
bx R"
b0 Q"
b0 P"
b0 O"
bx N"
b100 M"
b100 I"
bx H"
b0 G"
b100 F"
b0 E"
bx D"
bx C"
b1000000000000000000100 B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
x,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
x#"
b0 ""
bx !"
b0 ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
b0 t
b0 s
b0 r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
b0 i
bx h
xg
bx f
b0 e
xd
xc
bx b
0a
0`
b0 _
b0 ^
b0 ]
b0 \
0[
bx Z
bx Y
b0 X
bx W
bx V
xU
1T
xS
bx R
0Q
bx P
bx O
bx N
bx M
bx L
b0 K
b0 J
b0 I
b0 H
xG
xF
bx E
xD
xC
b11001000000000000000000000000000 B
bx A
b1000000000000000000100 @
bx ?
bx >
bx =
b1000000000000000000100 <
bx ;
bx :
bx 9
bx 8
bx 7
b0 6
b0 5
b0 4
13
b0 2
bx 1
b0 0
bx /
bx .
x-
b1000000000000000000100 ,
bx +
b0 *
0)
0(
1'
1&
1%
bx $
bx #
bx "
z!
$end
#5
0%
#10
b10000 j"
1%
#15
0%
#20
b10000 j"
1%
#25
0%
#30
1T
bx X
bx ""
bx l"
bx ~
b1 Q"
0'
b10000 j"
1%
#35
0%
#40
1[
b100 \
b100 +"
b100 i"
b1 _
b1 '"
b1 f"
b0 P
b0 u
b0 ;"
b0 D"
b0 E
b0 q
b0 @"
b0 Y
b0 y
b0 9"
0C
1T
b0 0"
b100 2"
b0 -"
b0 ."
b1 4"
b1 5"
b0 6"
b0 /"
0,"
b0 3"
0-
0S
b100 H"
b100 C"
b100 b
b100 m
b100 A"
b100 N
b100 w
b100 ="
b100 m"
b0 L
b0 o
b0 ?"
b0 M
b0 p
b0 >"
b0 p"
b1 O
b1 z
b1 <"
b1 k"
1G
1F
b0 f
b0 {
b0 8"
b0 h
b0 |
b0 7"
0D
1c
0d
0U
0g
b1000000000000000000100 V
b1000000000000000000100 1"
b1000000000000000000100 6#
b1000000000000000000100 Z
b1000000000000000000100 N"
b1000000000000000000100 4#
b1 P"
1%
#45
0%
#50
1T
b11 2"
b11 4"
b11 5"
b11 H"
b11 C"
b11 b
b11 m
b11 A"
b11 N
b11 w
b11 ="
b11 m"
b11 O
b11 z
b11 <"
b11 k"
1G
1F
1c
b11000000000000000000011 V
b11000000000000000000011 1"
b11000000000000000000011 6#
b11 I"
b11 F"
b11000000000000000000011 Z
b11000000000000000000011 N"
b11000000000000000000011 4#
b11000000000000000000011 ,
b11000000000000000000011 <
b11000000000000000000011 @
b11000000000000000000011 B"
b11 \
b11 +"
b11 i"
1[
b11 _
b11 '"
b11 f"
b1000 M"
b0 J
b0 t
b0 c"
b100 T"
b100 *
b100 4
b100 K
b100 O"
1%
#55
0%
#60
b10 Q"
b101 &#
b1 3#
b0 2#
b10 0#
b0 R
b0 v
b0 :"
b0 n"
1S
b1 M
b1 p
b1 >"
b1 p"
b10000 P
b10000 u
b10000 ;"
b10000 D"
1C
1T
b10000 0"
b101 2"
b1 ."
b10 4"
b10 5"
1,"
b101 H"
b101 C"
b101 b
b101 m
b101 A"
b101 N
b101 w
b101 ="
b101 m"
b10 O
b10 z
b10 <"
b10 k"
1G
1F
1c
b100000010000100000000000000101 V
b100000010000100000000000000101 1"
b100000010000100000000000000101 6#
b101 I"
b101 F"
b100000010000100000000000000101 Z
b100000010000100000000000000101 N"
b100000010000100000000000000101 4#
b100000010000100000000000000101 ,
b100000010000100000000000000101 <
b100000010000100000000000000101 @
b100000010000100000000000000101 B"
b1100 M"
b0 \
b0 +"
b0 i"
0[
b0 _
b0 '"
b0 f"
b1000 *
b1000 4
b1000 K
b1000 O"
b0 J
b0 t
b0 c"
b11 \"
1%
#65
0%
#70
b100000000000000 I"
b100000000000000 F"
b1110010100001100100000000000000 Z
b1110010100001100100000000000000 N"
b1110010100001100100000000000000 4#
b1110010100001100100000000000000 ,
b1110010100001100100000000000000 <
b1110010100001100100000000000000 @
b1110010100001100100000000000000 B"
1[
b10 _
b10 '"
b10 f"
b0 P
b0 u
b0 ;"
b0 D"
0C
b0 0"
b0 2"
b0 ."
0,"
0S
b0 H"
b0 C"
b0 b
b0 m
b0 A"
b0 N
b0 w
b0 ="
b0 m"
b0 M
b0 p
b0 >"
b0 p"
b10 O
b10 z
b10 <"
b10 k"
1G
1F
1c
b10000000000000000000000 V
b10000000000000000000000 1"
b10000000000000000000000 6#
b11 0#
1Q
b10000000000000000000000 B
b10000000000000000000000 -#
b10000000000000000000000 5#
0T
b10 Q"
b1100 M"
b101 '#
b10 1#
b1100 *
b1100 4
b1100 K
b1100 O"
b10 P"
1%
#75
0%
#80
b1100 M"
b100 \
b100 +"
b100 i"
b100 }
b100 H
b100 r
b100 e"
b100 o"
b1 ]
b1 )"
b1 h"
b10 ^
b10 ("
b10 g"
b1 L
b1 o
b1 ?"
b10 M
b10 p
b10 >"
b10 p"
1d
b10000000000000 H"
b10000000000000 C"
b10000000000000 b
b10000000000000 m
b10000000000000 A"
b10000000000000 N
b10000000000000 w
b10000000000000 ="
b10000000000000 m"
b110001 P
b110001 u
b110001 ;"
b110001 D"
b1 h
b1 |
b1 7"
b1 E
b1 q
b1 @"
b1 Y
b1 y
b1 9"
1C
1[
b10 _
b10 '"
b10 f"
b110001 0"
b10000000000000 2"
b1 -"
b10 ."
b1 6"
b1 /"
1,"
b1 3"
b10 O
b10 z
b10 <"
b10 k"
1G
1F
0c
b1100010010001000010000000000000 V
b1100010010001000010000000000000 1"
b1100010010001000010000000000000 6#
b100 &#
b10 (#
1Q
b1100010010001000010000000000000 B
b1100010010001000010000000000000 -#
b1100010010001000010000000000000 5#
b11 1#
1%
#85
0%
#90
b1100 M"
b11 &#
1Q
b1100010010001000010000000000000 B
b1100010010001000010000000000000 -#
b1100010010001000010000000000000 5#
b100 G"
b1000 }
b1000 \
b1000 +"
b1000 i"
1[
b100 H
b100 r
b100 e"
b100 o"
b1 ]
b1 )"
b1 h"
b10 ^
b10 ("
b10 g"
b10 _
b10 '"
b10 f"
b100 '#
b100 J
b100 t
b100 c"
b100 I
b100 s
b100 E"
b100 d"
b100 ["
1%
#95
0%
#100
b1100 M"
b10 &#
1Q
b1100010010001000010000000000000 B
b1100010010001000010000000000000 -#
b1100010010001000010000000000000 5#
b1000 G"
b1100 }
b1100 \
b1100 +"
b1100 i"
1[
b100 H
b100 r
b100 e"
b100 o"
b1 ]
b1 )"
b1 h"
b10 ^
b10 ("
b10 g"
b10 _
b10 '"
b10 f"
b11 '#
b1000 J
b1000 t
b1000 c"
b1000 I
b1000 s
b1000 E"
b1000 d"
b1000 ["
1%
#105
0%
#110
b1100 M"
b1 &#
1Q
b1100010010001000010000000000000 B
b1100010010001000010000000000000 -#
b1100010010001000010000000000000 5#
b1100 G"
b10000 }
b10000 \
b10000 +"
b10000 i"
1[
b100 H
b100 r
b100 e"
b100 o"
b1 ]
b1 )"
b1 h"
b10 ^
b10 ("
b10 g"
b10 _
b10 '"
b10 f"
b10 '#
b1100 J
b1100 t
b1100 c"
b1100 I
b1100 s
b1100 E"
b1100 d"
b1100 ["
1%
#115
0%
#120
b1100 M"
b100 0#
b0 &#
1Q
b1100010010001000010000000000000 B
b1100010010001000010000000000000 -#
b1100010010001000010000000000000 5#
b10000 G"
b10100 }
b10100 \
b10100 +"
b10100 i"
1[
b100 H
b100 r
b100 e"
b100 o"
b1 ]
b1 )"
b1 h"
b10 ^
b10 ("
b10 g"
b10 _
b10 '"
b10 f"
b1 '#
b10000 J
b10000 t
b10000 c"
b10000 I
b10000 s
b10000 E"
b10000 d"
b10000 ["
1%
#125
0%
#130
b0 !"
1D
b111001 P
b111001 u
b111001 ;"
b111001 D"
b1001 E
b1001 q
b1001 @"
b111001 0"
b100000000000000 2"
b10 -"
b11 ."
b100 4"
b100 5"
b1001 /"
b100000000000000 H"
b100000000000000 C"
b100000000000000 b
b100000000000000 m
b100000000000000 A"
b100000000000000 N
b100000000000000 w
b100000000000000 ="
b100000000000000 m"
b10 L
b10 o
b10 ?"
b11 M
b11 p
b11 >"
b11 p"
b100 O
b100 z
b100 <"
b100 k"
1G
1F
b1 h
b1 |
b1 7"
1d
b111001010