# Verilog Voting Machine ğŸ—³ï¸

A fully functional **2-mode digital voting machine** designed in **Verilog**, simulated using **EPWave** on EDA Playground.

---

## ğŸ¯ Features

- âœ… Mode 0: **Voting Mode** â€“ Logs votes via button press (rising edge only)
- âœ… Mode 1: **Tally Mode** â€“ Vote count is frozen and displayed
- âœ… Edge detection logic â€“ ensures accurate one-vote-per-press
- âœ… Clean modular design with:
  - `button_control`
  - `mode_control`
  - `vote_logger`
  - `voting_machine` (top module)
- âœ… Tested with exact input to produce:
  - Candidate 1: `5 votes`
  - Candidate 2: `2 votes`
  - Candidate 3: `6 votes`
  - Candidate 4: `3 votes`

---

## ğŸ“· Simulation Result (Waveform Screenshot)

![Waveform](./waveform.png)

---

## ğŸ“‚ Files

| File           | Description                              |
|----------------|------------------------------------------|
| `design.sv`    | All Verilog modules in a single file     |
| `testbench.sv` | Stimulus to test voting + tally behavior |
| `waveform.png` | Screenshot of simulation result          |

---

## ğŸ› ï¸ Tools Used

- **EDA Playground**
- **Verilog (IEEE 1364-2001/2012)**
- **EPWave GTKWave Viewer**

---


ğŸ“ Project uploaded on GitHub for public reference  
