EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# STM32F3DISCOVERY
#
DEF STM32F3DISCOVERY TB 0 40 Y Y 1 L N
F0 "TB" -3300 3000 50 H V L BNN
F1 "STM32F3DISCOVERY" -3300 -3300 50 H V L BNN
F2 "SHIELD_STM32F3DISCOVERY" 0 0 50 H I L BNN
F3 "Manufacturer Recommendations" 0 0 50 H I L BNN
F4 "5" 0 0 50 H I L BNN
F5 "ST MICROELECTRONICS" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -3300 -3000 -3300 3000 N
P 2 0 0 10 -3300 3000 3200 3000 N
P 2 0 0 10 3200 3000 3200 -3000 N
P 2 0 0 10 3200 -3000 -3300 -3000 N
X 3V3 1 3400 2700 200 L 40 40 0 0 W 
X 3V3 2 3400 2700 200 L 40 40 0 0 W 
X GND 3 3400 -2900 200 L 40 40 0 0 W 
X GND 49 3400 -2900 200 L 40 40 0 0 W 
X GND 50 3400 -2900 200 L 40 40 0 0 W 
X GND 99 3400 -2900 200 L 40 40 0 0 W 
X GND 100 3400 -2900 200 L 40 40 0 0 W 
X GND 101 3400 -2900 200 L 40 40 0 0 W 
X GND 102 3400 -2900 200 L 40 40 0 0 W 
X GND 103 3400 -2900 200 L 40 40 0 0 W 
X GND 104 3400 -2900 200 L 40 40 0 0 W 
X NRST 4 -3500 2400 200 R 40 40 0 0 I 
X PC1 5 -3500 -1300 200 R 40 40 0 0 B 
X PC0 6 -3500 -1200 200 R 40 40 0 0 B 
X PC3/TIM1_BKIN2 7 -3500 -1500 200 R 40 40 0 0 B 
X PC2/COMP7_OUT 8 -3500 -1400 200 R 40 40 0 0 B 
X PA1/TIM2_CH2/G1_IO2/USART2_RTS/TIM15_CH1N 9 -3500 2100 200 R 40 40 0 0 B 
X PF2 10 3400 -1400 200 L 40 40 0 0 B 
X PA3/TIM2_CH4/G1_IO4/USART2_RX/TIM15_CH2 11 -3500 1900 200 R 40 40 0 0 B 
X PA0/TIM2_CH1_ETR/G1_IO1/USART2_CTS/COMP1_OUT/TIM8_BKIN/TM8_ETR 12 -3500 2200 200 R 40 40 0 0 B 
X PF4/COMP1_OUT 13 3400 -1500 200 L 40 40 0 0 B 
X PA2/TIM2_CH3/G1_IO3/USART2_TX/COMP2_OUT/TIM15_CH1/AOP1_OUT 14 -3500 2000 200 R 40 40 0 0 B 
X PA5/TIM2_CH1_ETR/G2_IO2/SPI1_SCK 15 -3500 1700 200 R 40 40 0 0 B 
X PA4/TIM3_CH2/G2_IO1/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK 16 -3500 1800 200 R 40 40 0 0 B 
X PA7/TIM17_CH1/TIM3_CH2/G2_IO4/TIM8_CH1N/SPI1_MOSI/TIM1_CH1N/COMP2_OUT 17 -3500 1500 200 R 40 40 0 0 B 
X PA6/TIM16_CH1/TIM3_CH1/G2_IO3/TIM8_BKIN/SPI1_MISO/TIM1_BKIN/AOP2_OUT/COMP1_OUT 18 -3500 1600 200 R 40 40 0 0 B 
X PC5/G3_IO1/USART1_RX 19 -3500 -1700 200 R 40 40 0 0 B 
X PC4/USART1_TX 20 -3500 -1600 200 R 40 40 0 0 B 
X PB1/TIM3_CH4/G3_IO3/TIM8_CH3N/TIM1_CH3N/COMP4_OUT/AOP3_OUT 21 -3500 400 200 R 40 40 0 0 B 
X PB0/TIM3_CH3/G3_IO2/TIM8_CH2N/TIM1_CH2N 22 -3500 500 200 R 40 40 0 0 B 
X PE7/TIM1_ETR 23 3400 -200 200 L 40 40 0 0 B 
X PB2/G3_IO4 24 -3500 300 200 R 40 40 0 0 B 
X PE9/TIM1_CH1 25 3400 -400 200 L 40 40 0 0 B 
X PE8/TIM1_CH1N 26 3400 -300 200 L 40 40 0 0 B 
X PE11/TIM1_CH2 27 3400 -600 200 L 40 40 0 0 B 
X PE10/TIM1_CH2N 28 3400 -500 200 L 40 40 0 0 B 
X PE13/TIM1_CH3 29 3400 -800 200 L 40 40 0 0 B 
X PE12/TIM1_CH3N 30 3400 -700 200 L 40 40 0 0 B 
X PE15/TIM1_BKIN/USART3_RX 31 3400 -1000 200 L 40 40 0 0 B 
X PE14/TIM1_CH4_BKIN2 32 3400 -900 200 L 40 40 0 0 B 
X PB11/TIM2_CH4/G6_IO1/USART3_RX/COMP2_OUT 33 -3500 -600 200 R 40 40 0 0 B 
X PB10/TIM2_CH3/SYNCH/USART3_TX 34 -3500 -500 200 R 40 40 0 0 B 
X PB13/G6_IO3/SPI2_SCK/I2S2_CK/TIM1_CH1N/USART3_CTS 35 -3500 -800 200 R 40 40 0 0 B 
X PB12/G6_IO2/I2C2_SMBAL/SPI2_NSS/I2S2_WS/TIM1_BKIN/USART3_CK/AOP4_OUT 36 -3500 -700 200 R 40 40 0 0 B 
X PB15/TIM15_CH2/TIM15_CH1N/TIM1_CH3N/SPI2_MOSI/I2S2_DOUT 37 -3500 -1000 200 R 40 40 0 0 B 
X PB14/TIM15_CH1/G6_IO4/SPI2_MISO/I2S2_DIN/TIM1_CH2N/USART3_RTS 38 -3500 -900 200 R 40 40 0 0 B 
X PD9/USART3_RX 39 3400 1300 200 L 40 40 0 0 B 
X PD8/USART3_TX 40 3400 1400 200 L 40 40 0 0 B 
X PD11/USART3_CTS 41 3400 1100 200 L 40 40 0 0 B 
X PD10/USART3_CK 42 3400 1200 200 L 40 40 0 0 B 
X PD13/TIM4_CH2/G8_IO2 43 3400 900 200 L 40 40 0 0 B 
X PD12/TIM4_CH1/G8_IO1/USART3_RTS 44 3400 1000 200 L 40 40 0 0 B 
X PD15/TIM4_CH4/G8_IO4/SPI2_NSS 45 3400 700 200 L 40 40 0 0 B 
X PD14/TIM4_CH3/G8_IO3 46 3400 800 200 L 40 40 0 0 B 
X PC6/TIM3_CH1/TIM8_CH1/I2S2_MCK/COMP6_OUT 47 -3500 -1800 200 R 40 40 0 0 B 
X PC7/TIM3_CH2/TIM8_CH2/I2S3_MCK/COMP5_OUT 48 -3500 -1900 200 R 40 40 0 0 B 
X PC8/TIM3_CH3/TIM8_CH3/COMP3_OUT 97 -3500 -2000 200 R 40 40 0 0 B 
X PC9/TIM3_CH4/TIM8_CH4_BKIN2/COMP3_OUT 96 -3500 -2100 200 R 40 40 0 0 B 
X PA8/MCO/I2C2_SMBAL/I2S2_MCK/TIM1_CH1/USART1_CK/COMP3_OUT/TIM4_ETR 95 -3500 1400 200 R 40 40 0 0 B 
X PA9/G4_IO1/I2C2_SCL/I2S3_MCK/TIM1_CH2/USART1_TX/COMP5_OUT/TIM15_BKIN/TIM2_CH3 94 -3500 1300 200 R 40 40 0 0 B 
X PA10/TIM17_BKIN/G4_IO2/I2C2_SDA/TIM1_CH3/USART1_RX/COMP6_OUT/TIM2_CH4/TIM8_BKIN 93 -3500 1200 200 R 40 40 0 0 B 
X PA11/TIM1_CH1N/USART1_CTS/COMP1_OUT/CAN_RX/TIM4_CH1/TIM1_CH4_BKIN2/USBDM 92 -3500 1100 200 R 40 40 0 0 B 
X PA12/TIM16_CH1/TIM1_CH2N/USART1_RTS/COMP2_OUT/CAN_TX/TIM4_CH2/TIM1_ETR/USBDP 91 -3500 1000 200 R 40 40 0 0 B 
X PA13/JTMS-SWDAT/TIM16_CH1N/G4_IO3/IR-OUT/USART3_CTS,TIM4_CH3 90 -3500 900 200 R 40 40 0 0 B 
X PF6/TIM4_CH4/I2C2_SCL/USART3_RTS 89 3400 -1600 200 L 40 40 0 0 B 
X PA15/JTDI/TIM2_CH1_ETR/TIM8_CH1/I2C1_SCL/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_RX/TIM1_BKIN 88 -3500 700 200 R 40 40 0 0 B 
X PA14/JTCK-SWCLK/G4_IO4/I2C1_SDA/TIM8_CH2/TIM1_BKIN/USART2_TX 87 -3500 800 200 R 40 40 0 0 B 
X PC11/TIM8_CH2N/UART4_RX/SPI3_MISO/I2S3_DIN/USART3_RX 86 -3500 -2300 200 R 40 40 0 0 B 
X PC10/TIM8_CH1N/UART4_TX/SPI3_SCK/I2S3_CK/USART3_TX 85 -3500 -2200 200 R 40 40 0 0 B 
X PD0/CAN_RX 84 3400 2200 200 L 40 40 0 0 B 
X PC12/TIM8_CH3N/UART5_TX/SPI3_MOSI/I2S3_DOUT/USART3_CK 83 -3500 -2400 200 R 40 40 0 0 B 
X PD2/TIM3_ETR/TIM8_BKIN/UART5_RX 82 3400 2000 200 L 40 40 0 0 B 
X PD1/TIM8_CH4_BKIN2/CAN_TX 81 3400 2100 200 L 40 40 0 0 B 
X PD4/TIM2_CH2/USART2_RTS 80 3400 1800 200 L 40 40 0 0 B 
X PD3/TIM2_CH1_ETR/USART2_CTS 79 3400 1900 200 L 40 40 0 0 B 
X PD6/TIM2_CH4/USART2_RX 78 3400 1600 200 L 40 40 0 0 B 
X PD5/USRT2_TX 77 3400 1700 200 L 40 40 0 0 B 
X PB3/JTDO/TRACESWO/TIM2_CH2/TIM4_ETR/G5_IO1/TIM8_CH1N/SPI1_SCK/SPI3_SCK/I2S3_CK/USART2_TX/TIM3_ETR 76 -3500 200 200 R 40 40 0 0 B 
X PD7/TIM2_CH3/USART2_CK 75 3400 1500 200 L 40 40 0 0 B 
X PB5/TIM16_BKIN/TIM3_CH2/TIM8_CH3N/I2C1_SMBAL/SPI1_MOSI/SPI3_MOSI/I2S3_DOUT/USART2_CK/TIM17_CH1 74 -3500 0 200 R 40 40 0 0 B 
X PB4/NJTRST/TIM16_CH1/TIM3_CH1/G5_IO2/TIM8_CH2N/SPI1_MISO/SPI3_MISO/I2S3_DIN/USART2_RX/TIM17_BKIN 73 -3500 100 200 R 40 40 0 0 B 
X PB7/TIM17_CH1N/TIM4_CH2/G5_IO4/I2C1_SDA/TIM8_BKIN/USART1_RX/TIM3_CH4 72 -3500 -200 200 R 40 40 0 0 B 
X PB6/TIM16_CH1N/TIM4_CH1/G5_IO3/I2C1_SCL/TIM8_CH1/TIM8_ETR_BKIN2/USART1_TX 71 -3500 -100 200 R 40 40 0 0 B 
X VDD 70 3400 2900 200 L 40 40 0 0 W 
X BOOT0 69 -3500 2500 200 R 40 40 0 0 I 
X PB9/TIM17_CH1/TIM4_CH4/I2C1_SDA/IR-OUT/CAN_TX/TIM8_CH3 68 -3500 -400 200 R 40 40 0 0 B 
X PB8/TIM16_CH1/TIM4_CH3/SYNCH/I2C1_SCL/COMP1_OUT/CAN_RX/TIM8_CH2/TIM1_BKIN 67 -3500 -300 200 R 40 40 0 0 B 
X PE1/TIM17_CH1/USART1_RX 66 3400 400 200 L 40 40 0 0 B 
X PE0/TIM4_ETR/TIM16_CH1/USART1_TX 65 3400 500 200 L 40 40 0 0 B 
X PE3/TRACED0/TIM3_CH2/G7_IO2 64 3400 200 200 L 40 40 0 0 B 
X PE2/TRACECK/TIM3_CH1/G7_IO1 63 3400 300 200 L 40 40 0 0 B 
X PE5/TRACED2/TIM3_CH4/G7_IO4 62 3400 0 200 L 40 40 0 0 B 
X PE4/TRACED1/TIM3_CH3/G7_IO3 61 3400 100 200 L 40 40 0 0 B 
X PC13/TIM1_CH1N 60 -3500 -2500 200 R 40 40 0 0 B 
X PE6/TRACED3 59 3400 -100 200 L 40 40 0 0 B 
X PC15/OSC32_OUT 58 -3500 -2700 200 R 40 40 0 0 B 
X PC14/OSC32_IN 57 -3500 -2600 200 R 40 40 0 0 B 
X PF1/OSC_OUT/I2C2_SCL 56 3400 -1300 200 L 40 40 0 0 B 
X PF0/OSC_IN/I2C2_SDA/TIM1_CH3N 55 3400 -1200 200 L 40 40 0 0 B 
X PF10/TIM15_CH2/SPI2_SCK 54 3400 -1800 200 L 40 40 0 0 B 
X PF9/TIM15_CH1/SPI2_SCK 53 3400 -1700 200 L 40 40 0 0 B 
X 5V 51 3400 2800 200 L 40 40 0 0 W 
X 5V 52 3400 2800 200 L 40 40 0 0 W 
ENDDRAW
ENDDEF
#
# End Library