<stg><name>ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i3 0, i3 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i76

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
while.body.i76:0 %indvars_iv_load = load i3 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i76:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i76:2 %icmp_ln123 = icmp_eq  i3 %indvars_iv_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i76:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i76:4 %add_ln124 = add i3 %indvars_iv_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i76:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.i76.split, void %ByteXor.exit79.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="3">
<![CDATA[
while.body.i76.split:1 %trunc_ln121 = trunc i3 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
while.body.i76.split:2 %zext_ln121_146_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_146_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
while.body.i76.split:3 %zext_ln121 = zext i3 %zext_ln121_146_cast

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i76.split:4 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i76.split:5 %xor_ln121 = xor i3 %indvars_iv_load, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="3">
<![CDATA[
while.body.i76.split:6 %sext_ln121 = sext i3 %xor_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
while.body.i76.split:7 %zext_ln121_125 = zext i4 %sext_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_125"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i76.split:8 %Clefia_dec_addr = getelementptr i8 %Clefia_dec, i64 0, i64 %zext_ln121_125

]]></Node>
<StgValue><ssdm name="Clefia_dec_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
while.body.i76.split:9 %Clefia_dec_load = load i4 %Clefia_dec_addr

]]></Node>
<StgValue><ssdm name="Clefia_dec_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
while.body.i76.split:10 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i76.split:13 %store_ln123 = store i3 %add_ln124, i3 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
ByteXor.exit79.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i76.split:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
while.body.i76.split:9 %Clefia_dec_load = load i4 %Clefia_dec_addr

]]></Node>
<StgValue><ssdm name="Clefia_dec_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
while.body.i76.split:10 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i76.split:11 %xor_ln124_9 = xor i8 %rk_load, i8 %Clefia_dec_load

]]></Node>
<StgValue><ssdm name="xor_ln124_9"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i76.split:12 %store_ln124 = store i8 %xor_ln124_9, i4 %Clefia_dec_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
while.body.i76.split:14 %br_ln123 = br void %while.body.i76

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="rk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="Clefia_dec" dir="2" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="Clefia_dec"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="indvars_iv" fromId="45" toId="5">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="Clefia_dec" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specmemcore_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="Clefia_dec" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="60" from="empty_3" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="82" from="indvars_iv" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="83" from="indvars_iv" to="indvars_iv_load" fromId="5" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="91" from="p_str" to="specpipeline_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="92" from="indvars_iv_load" to="icmp_ln123" fromId="10" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_93" to="icmp_ln123" fromId="93" toId="12">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="95" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_97" to="empty" fromId="97" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_97" to="empty" fromId="97" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_97" to="empty" fromId="97" toId="13">
</dataflow>
<dataflow id="101" from="indvars_iv_load" to="add_ln124" fromId="10" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln124" fromId="102" toId="14">
</dataflow>
<dataflow id="104" from="icmp_ln123" to="br_ln123" fromId="12" toId="15">
</dataflow>
<dataflow id="105" from="indvars_iv_load" to="trunc_ln121" fromId="10" toId="16">
</dataflow>
<dataflow id="107" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="zext_ln121_146_cast" fromId="106" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="zext_ln121_146_cast" fromId="108" toId="17">
</dataflow>
<dataflow id="110" from="trunc_ln121" to="zext_ln121_146_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="111" from="zext_ln121_146_cast" to="zext_ln121" fromId="17" toId="18">
</dataflow>
<dataflow id="112" from="rk" to="rk_addr" fromId="43" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_113" to="rk_addr" fromId="113" toId="19">
</dataflow>
<dataflow id="115" from="zext_ln121" to="rk_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="116" from="indvars_iv_load" to="xor_ln121" fromId="10" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_93" to="xor_ln121" fromId="93" toId="20">
</dataflow>
<dataflow id="118" from="xor_ln121" to="sext_ln121" fromId="20" toId="21">
</dataflow>
<dataflow id="119" from="sext_ln121" to="zext_ln121_125" fromId="21" toId="22">
</dataflow>
<dataflow id="120" from="Clefia_dec" to="Clefia_dec_addr" fromId="44" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_113" to="Clefia_dec_addr" fromId="113" toId="23">
</dataflow>
<dataflow id="122" from="zext_ln121_125" to="Clefia_dec_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="Clefia_dec_addr" to="Clefia_dec_load" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="rk_addr" to="rk_load" fromId="19" toId="25">
</dataflow>
<dataflow id="125" from="add_ln124" to="store_ln123" fromId="14" toId="26">
</dataflow>
<dataflow id="126" from="indvars_iv" to="store_ln123" fromId="5" toId="26">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="127" toId="27">
</dataflow>
<dataflow id="130" from="empty_8" to="specloopname_ln121" fromId="129" toId="27">
</dataflow>
<dataflow id="131" from="Clefia_dec_addr" to="Clefia_dec_load" fromId="23" toId="28">
</dataflow>
<dataflow id="132" from="rk_addr" to="rk_load" fromId="19" toId="29">
</dataflow>
<dataflow id="133" from="rk_load" to="xor_ln124_9" fromId="29" toId="30">
</dataflow>
<dataflow id="134" from="Clefia_dec_load" to="xor_ln124_9" fromId="28" toId="30">
</dataflow>
<dataflow id="135" from="xor_ln124_9" to="store_ln124" fromId="30" toId="31">
</dataflow>
<dataflow id="136" from="Clefia_dec_addr" to="store_ln124" fromId="23" toId="31">
</dataflow>
<dataflow id="137" from="icmp_ln123" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
