From 780bc5b37d93c698031af3a36a5164071a679eba Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Fri, 13 May 2022 16:54:33 +0300
Subject: [PATCH 32/50] fdts: s32cc: Make MC_CGM2 part of the soc node

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 fdts/s32g.dtsi      | 30 ++++++++++++++++--------------
 fdts/s32r45-evb.dts | 40 +++++++++++++++++++++-------------------
 2 files changed, 37 insertions(+), 33 deletions(-)

diff --git a/fdts/s32g.dtsi b/fdts/s32g.dtsi
index c75197151..43bd1c5a8 100644
--- a/fdts/s32g.dtsi
+++ b/fdts/s32g.dtsi
@@ -10,6 +10,22 @@
 #include "s32cc.dtsi"
 / {
 	model = "NXP S32G";
+
+	soc {
+		mc_cgm2: mc_cgm2@44018000 {
+			compatible = "nxp,s32cc-mc_cgm2";
+			reg = <0x0 0x44018000 0x0 0x3000>;
+
+			assigned-clocks =
+				<&plat_clks S32G_CLK_MC_CGM2_MUX0>,
+				<&plat_clks S32G_CLK_PFE_PE>;
+			assigned-clock-rates =
+				<0>,
+				<600000000>;
+			assigned-clock-parents =
+				<&plat_clks S32G_CLK_ACCEL_PLL_PHI1>;
+		};
+	};
 };
 
 &plat_clks {
@@ -58,20 +74,6 @@
 		<0>, <0>, <0>, <0>,
 		<0>, <0>, <0>, <0>,
 		<100000000>;
-
-	mc_cgm2: mc_cgm2@44018000 {
-		compatible = "nxp,s32cc-mc_cgm2";
-		reg = <0x0 0x44018000 0x0 0x3000>;
-
-		assigned-clocks =
-			<&plat_clks S32G_CLK_MC_CGM2_MUX0>,
-			<&plat_clks S32G_CLK_PFE_PE>;
-		assigned-clock-rates =
-			<0>,
-			<600000000>;
-		assigned-clock-parents =
-			<&plat_clks S32G_CLK_ACCEL_PLL_PHI1>;
-	};
 };
 
 &accelpll {
diff --git a/fdts/s32r45-evb.dts b/fdts/s32r45-evb.dts
index cc54c368d..fd60c524d 100644
--- a/fdts/s32r45-evb.dts
+++ b/fdts/s32r45-evb.dts
@@ -41,6 +41,27 @@
 			#clock-cells = <1>;
 		};
 	};
+
+	soc {
+		mc_cgm2: mc_cgm2@440c0000 {
+			compatible = "nxp,s32cc-mc_cgm2";
+			reg = <0x0 0x440c0000 0x0 0x3000>;
+
+			assigned-clocks =
+				<&plat_clks S32R45_CLK_MC_CGM2_MUX0>,
+				<&plat_clks S32R45_CLK_MC_CGM2_MUX1>,
+				<&plat_clks S32R45_CLK_ACCEL3>,
+				<&plat_clks S32R45_CLK_ACCEL4>;
+			assigned-clock-parents =
+				<&plat_clks S32R45_CLK_ACCEL_PLL_PHI0>,
+				<&plat_clks S32R45_CLK_ARM_PLL_DFS4_2>;
+			assigned-clock-rates =
+				<0>,
+				<0>,
+				<600000000>,
+				<400000000>;
+		};
+	};
 };
 
 &plat_clks {
@@ -76,25 +97,6 @@
 			<0>, <0>, <0>, <0>,
 			<0>, <0>, <0>, <0>,
 			<100000000>;
-
-	mc_cgm2: mc_cgm2@440c0000 {
-		compatible = "nxp,s32cc-mc_cgm2";
-		reg = <0x0 0x440c0000 0x0 0x3000>;
-
-		assigned-clocks =
-			<&plat_clks S32R45_CLK_MC_CGM2_MUX0>,
-			<&plat_clks S32R45_CLK_MC_CGM2_MUX1>,
-			<&plat_clks S32R45_CLK_ACCEL3>,
-			<&plat_clks S32R45_CLK_ACCEL4>;
-		assigned-clock-parents =
-			<&plat_clks S32R45_CLK_ACCEL_PLL_PHI0>,
-			<&plat_clks S32R45_CLK_ARM_PLL_DFS4_2>;
-		assigned-clock-rates =
-			<0>,
-			<0>,
-			<600000000>,
-			<400000000>;
-	};
 };
 
 &accelpll {
-- 
2.17.1

