{"vcs1":{"timestamp_begin":1679775212.094394763, "rt":0.28, "ut":0.06, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679775211.790858137}
{"VCS_COMP_START_TIME": 1679775211.790858137}
{"VCS_COMP_END_TIME": 1679775212.424841691}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 322872}}
