# ALU Testbench Project

## Overview
This project implements and verifies an Arithmetic Logic Unit using a testbench.

## Description
The testbench validates ALU operations such as addition, subtraction, and logical operations.

## Tools Used
- Language: Verilog / C
- Simulator: ModelSim / Vivado / GCC

## What I Learned
- Writing testbenches
- Functional verification
