

================================================================
== Vitis HLS Report for 'message_passing'
================================================================
* Date:           Mon Apr 12 16:08:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.834 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1                           |   300000|   300000|         1|          1|          1|  300000|       yes|
        |- VITIS_LOOP_47_1_VITIS_LOOP_51_2  |        ?|        ?|         6|          1|          1|       ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      391|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      122|    -|
|Register             |        -|     -|      362|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      362|      597|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_10ns_41_1_1_U31  |mul_32ns_10ns_41_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_19s_10ns_9ns_19_4_1_U33  |mac_muladd_19s_10ns_9ns_19_4_1  |  i0 * i1 + i2|
    |mac_muladd_19s_10ns_9ns_19_4_1_U34  |mac_muladd_19s_10ns_9ns_19_4_1  |  i0 * i1 + i2|
    |mac_muladd_20s_10ns_9ns_20_4_1_U32  |mac_muladd_20s_10ns_9ns_20_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_231_p2     |         +|   0|  0|  48|          41|           1|
    |add_ln47_fu_254_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln51_fu_322_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln53_fu_368_p2       |         +|   0|  0|  38|          31|          31|
    |add_ln703_fu_394_p2      |         +|   0|  0|  39|          32|          32|
    |empty_70_fu_205_p2       |         +|   0|  0|  26|          19|           1|
    |msg_V_fu_362_p2          |         +|   0|  0|  39|          32|          32|
    |exitcond974_fu_211_p2    |      icmp|   0|  0|  14|          19|          19|
    |icmp_ln47_fu_249_p2      |      icmp|   0|  0|  21|          41|          41|
    |icmp_ln51_fu_260_p2      |      icmp|   0|  0|  11|           9|           9|
    |or_ln47_fu_311_p2        |        or|   0|  0|  12|          12|           1|
    |msg_V_1_fu_382_p3        |    select|   0|  0|  31|           1|           1|
    |select_ln47_1_fu_274_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln47_2_fu_298_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln47_fu_266_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 391|         284|         218|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  31|          6|    1|          6|
    |ap_enable_reg_pp1_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5     |   9|          2|    1|          2|
    |ap_phi_mux_e_phi_fu_187_p4  |   9|          2|   32|         64|
    |dim_reg_194                 |   9|          2|    9|         18|
    |e_reg_183                   |   9|          2|   32|         64|
    |empty_reg_161               |   9|          2|   19|         38|
    |indvar_flatten_reg_172      |   9|          2|   41|         82|
    |message_V_address1          |  14|          3|   19|         57|
    |message_V_d1                |  14|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 122|         26|  187|        429|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln703_1_reg_506       |  20|   0|   20|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |dim_reg_194               |   9|   0|    9|          0|
    |e_reg_183                 |  32|   0|   32|          0|
    |empty_reg_161             |  19|   0|   19|          0|
    |icmp_ln47_reg_450         |   1|   0|    1|          0|
    |indvar_flatten_reg_172    |  41|   0|   41|          0|
    |message_V_addr_1_reg_516  |  19|   0|   19|          0|
    |mul_ln47_reg_440          |  41|   0|   41|          0|
    |select_ln47_1_reg_460     |  32|   0|   32|          0|
    |select_ln47_reg_454       |   9|   0|    9|          0|
    |icmp_ln47_reg_450         |  64|  32|    1|          0|
    |select_ln47_reg_454       |  64|  32|    9|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 362|  64|  244|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|   message_passing|  return value|
|num_of_edges               |   in|   32|     ap_none|      num_of_edges|        scalar|
|message_V_address0         |  out|   19|   ap_memory|         message_V|         array|
|message_V_ce0              |  out|    1|   ap_memory|         message_V|         array|
|message_V_q0               |   in|   32|   ap_memory|         message_V|         array|
|message_V_address1         |  out|   19|   ap_memory|         message_V|         array|
|message_V_ce1              |  out|    1|   ap_memory|         message_V|         array|
|message_V_we1              |  out|    1|   ap_memory|         message_V|         array|
|message_V_d1               |  out|   32|   ap_memory|         message_V|         array|
|edge_list_address0         |  out|   12|   ap_memory|         edge_list|         array|
|edge_list_ce0              |  out|    1|   ap_memory|         edge_list|         array|
|edge_list_q0               |   in|   32|   ap_memory|         edge_list|         array|
|edge_list_address1         |  out|   12|   ap_memory|         edge_list|         array|
|edge_list_ce1              |  out|    1|   ap_memory|         edge_list|         array|
|edge_list_q1               |   in|   32|   ap_memory|         edge_list|         array|
|edge_embedding_V_address0  |  out|   20|   ap_memory|  edge_embedding_V|         array|
|edge_embedding_V_ce0       |  out|    1|   ap_memory|  edge_embedding_V|         array|
|edge_embedding_V_q0        |   in|   32|   ap_memory|  edge_embedding_V|         array|
|node_embedding_V_address0  |  out|   19|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_ce0       |  out|    1|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_q0        |   in|   32|   ap_memory|  node_embedding_V|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 10 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges" [GIN_compute.cpp:46]   --->   Operation 15 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln46 = br void %memset.loop" [GIN_compute.cpp:46]   --->   Operation 16 'br' 'br_ln46' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = phi i19 0, void, i19 %empty_70, void %memset.loop.split"   --->   Operation 17 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.80ns)   --->   "%empty_70 = add i19 %empty, i19 1"   --->   Operation 18 'add' 'empty_70' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.71ns)   --->   "%exitcond974 = icmp_eq  i19 %empty, i19 300000"   --->   Operation 20 'icmp' 'exitcond974' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300000, i64 300000, i64 300000"   --->   Operation 21 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond974, void %memset.loop.split, void %split.preheader"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast = zext i19 %empty"   --->   Operation 23 'zext' 'p_cast' <Predicate = (!exitcond974)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%message_V_addr = getelementptr i32 %message_V, i64 0, i64 %p_cast"   --->   Operation 24 'getelementptr' 'message_V_addr' <Predicate = (!exitcond974)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%store_ln0 = store i32 0, i19 %message_V_addr"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond974)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!exitcond974)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %num_of_edges_read" [GIN_compute.cpp:47]   --->   Operation 27 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.17ns)   --->   "%mul_ln47 = mul i41 %zext_ln47, i41 300" [GIN_compute.cpp:47]   --->   Operation 28 'mul' 'mul_ln47' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln47 = br void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [GIN_compute.cpp:47]   --->   Operation 29 'br' 'br_ln47' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i41 0, void %split.preheader, i41 %add_ln47_1, void %split" [GIN_compute.cpp:47]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%e = phi i32 0, void %split.preheader, i32 %select_ln47_1, void %split" [GIN_compute.cpp:47]   --->   Operation 31 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void %split.preheader, i9 %add_ln51, void %split" [GIN_compute.cpp:51]   --->   Operation 32 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.96ns)   --->   "%add_ln47_1 = add i41 %indvar_flatten, i41 1" [GIN_compute.cpp:47]   --->   Operation 33 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %e" [GIN_compute.cpp:48]   --->   Operation 34 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln48, i1 0" [GIN_compute.cpp:48]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.05ns)   --->   "%icmp_ln47 = icmp_eq  i41 %indvar_flatten, i41 %mul_ln47" [GIN_compute.cpp:47]   --->   Operation 37 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %split, void %._crit_edge.loopexit" [GIN_compute.cpp:47]   --->   Operation 38 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln47 = add i32 %e, i32 1" [GIN_compute.cpp:47]   --->   Operation 39 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.59ns)   --->   "%icmp_ln51 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:51]   --->   Operation 40 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.30ns)   --->   "%select_ln47 = select i1 %icmp_ln51, i9 0, i9 %dim" [GIN_compute.cpp:47]   --->   Operation 41 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.22ns)   --->   "%select_ln47_1 = select i1 %icmp_ln51, i32 %add_ln47, i32 %e" [GIN_compute.cpp:47]   --->   Operation 42 'select' 'select_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %select_ln47_1"   --->   Operation 43 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 44 'mul' 'mul_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %add_ln47" [GIN_compute.cpp:48]   --->   Operation 45 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln48_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln48_1, i1 0" [GIN_compute.cpp:48]   --->   Operation 46 'bitconcatenate' 'shl_ln48_mid1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.29ns)   --->   "%select_ln47_2 = select i1 %icmp_ln51, i12 %shl_ln48_mid1, i12 %shl_ln" [GIN_compute.cpp:47]   --->   Operation 47 'select' 'select_ln47_2' <Predicate = (!icmp_ln47)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i12 %select_ln47_2" [GIN_compute.cpp:47]   --->   Operation 48 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln47_1" [GIN_compute.cpp:48]   --->   Operation 49 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (1.23ns)   --->   "%edge_list_load = load i12 %edge_list_addr" [GIN_compute.cpp:47]   --->   Operation 50 'load' 'edge_list_load' <Predicate = (!icmp_ln47)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln47 = or i12 %select_ln47_2, i12 1" [GIN_compute.cpp:47]   --->   Operation 51 'or' 'or_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i12 %or_ln47" [GIN_compute.cpp:47]   --->   Operation 52 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln47_2" [GIN_compute.cpp:49]   --->   Operation 53 'getelementptr' 'edge_list_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (1.23ns)   --->   "%edge_list_load_1 = load i12 %edge_list_addr_1" [GIN_compute.cpp:47]   --->   Operation 54 'load' 'edge_list_load_1' <Predicate = (!icmp_ln47)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_4 : Operation 55 [1/1] (0.71ns)   --->   "%add_ln51 = add i9 %select_ln47, i9 1" [GIN_compute.cpp:51]   --->   Operation 55 'add' 'add_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.22>
ST_5 : Operation 56 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 56 'mul' 'mul_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/2] (1.23ns)   --->   "%edge_list_load = load i12 %edge_list_addr" [GIN_compute.cpp:47]   --->   Operation 57 'load' 'edge_list_load' <Predicate = (!icmp_ln47)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i32 %edge_list_load"   --->   Operation 58 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln703_1 = mul i19 %trunc_ln703_1, i19 300"   --->   Operation 59 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/2] (1.23ns)   --->   "%edge_list_load_1 = load i12 %edge_list_addr_1" [GIN_compute.cpp:47]   --->   Operation 60 'load' 'edge_list_load_1' <Predicate = (!icmp_ln47)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i32 %edge_list_load_1"   --->   Operation 61 'trunc' 'trunc_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 62 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_2 = mul i19 %trunc_ln703_2, i19 300"   --->   Operation 62 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 63 'mul' 'mul_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln703_1 = mul i19 %trunc_ln703_1, i19 300"   --->   Operation 64 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_2 = mul i19 %trunc_ln703_2, i19 300"   --->   Operation 65 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i9 %select_ln47"   --->   Operation 66 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_1 = add i20 %mul_ln703, i20 %zext_ln703_1"   --->   Operation 67 'add' 'add_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln703_1 = mul i19 %trunc_ln703_1, i19 300"   --->   Operation 68 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_2 = mul i19 %trunc_ln703_2, i19 300"   --->   Operation 69 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %select_ln47"   --->   Operation 70 'zext' 'zext_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_1 = add i20 %mul_ln703, i20 %zext_ln703_1"   --->   Operation 71 'add' 'add_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_2 = add i19 %mul_ln703_2, i19 %zext_ln703"   --->   Operation 72 'add' 'add_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_3 = add i19 %mul_ln703_1, i19 %zext_ln703"   --->   Operation 73 'add' 'add_ln703_3' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.68>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i20 %add_ln703_1"   --->   Operation 74 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%edge_embedding_V_addr = getelementptr i32 %edge_embedding_V, i64 0, i64 %zext_ln703_2"   --->   Operation 75 'getelementptr' 'edge_embedding_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 76 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_2 = add i19 %mul_ln703_2, i19 %zext_ln703"   --->   Operation 76 'add' 'add_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i19 %add_ln703_2"   --->   Operation 77 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%message_V_addr_1 = getelementptr i32 %message_V, i64 0, i64 %zext_ln703_3"   --->   Operation 78 'getelementptr' 'message_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 79 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_3 = add i19 %mul_ln703_1, i19 %zext_ln703"   --->   Operation 79 'add' 'add_ln703_3' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i19 %add_ln703_3"   --->   Operation 80 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_4"   --->   Operation 81 'getelementptr' 'node_embedding_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (2.03ns)   --->   "%edge_embedding_V_load = load i20 %edge_embedding_V_addr"   --->   Operation 82 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>
ST_8 : Operation 83 [2/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr"   --->   Operation 83 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_8 : Operation 84 [2/2] (2.03ns)   --->   "%message_V_load = load i19 %message_V_addr_1"   --->   Operation 84 'load' 'message_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>

State 9 <SV = 8> <Delay = 5.83>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_1_VITIS_LOOP_51_2_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [GIN_compute.cpp:51]   --->   Operation 87 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 88 [1/2] (2.03ns)   --->   "%edge_embedding_V_load = load i20 %edge_embedding_V_addr"   --->   Operation 88 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>
ST_9 : Operation 89 [1/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr"   --->   Operation 89 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln703_3 = trunc i32 %edge_embedding_V_load"   --->   Operation 90 'trunc' 'trunc_ln703_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln703_4 = trunc i32 %node_embedding_V_load"   --->   Operation 91 'trunc' 'trunc_ln703_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.88ns)   --->   "%msg_V = add i32 %node_embedding_V_load, i32 %edge_embedding_V_load"   --->   Operation 92 'add' 'msg_V' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.87ns)   --->   "%add_ln53 = add i31 %trunc_ln703_4, i31 %trunc_ln703_3" [GIN_compute.cpp:53]   --->   Operation 93 'add' 'add_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %msg_V, i32 31"   --->   Operation 94 'bitselect' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%msg_V_1 = select i1 %tmp, i31 0, i31 %add_ln53" [GIN_compute.cpp:54]   --->   Operation 95 'select' 'msg_V_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln53 = zext i31 %msg_V_1" [GIN_compute.cpp:53]   --->   Operation 96 'zext' 'zext_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 97 [1/2] (2.03ns)   --->   "%message_V_load = load i19 %message_V_addr_1"   --->   Operation 97 'load' 'message_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_9 : Operation 98 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln703 = add i32 %message_V_load, i32 %zext_ln53"   --->   Operation 98 'add' 'add_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (2.03ns)   --->   "%store_ln703 = store i32 %add_ln703, i19 %message_V_addr_1"   --->   Operation 99 'store' 'store_ln703' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [GIN_compute.cpp:69]   --->   Operation 101 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ message_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ edge_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ node_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
num_of_edges_read     (read             ) [ 00110000000]
br_ln46               (br               ) [ 01100000000]
empty                 (phi              ) [ 00100000000]
empty_70              (add              ) [ 01100000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
exitcond974           (icmp             ) [ 00100000000]
empty_71              (speclooptripcount) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
p_cast                (zext             ) [ 00000000000]
message_V_addr        (getelementptr    ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 01100000000]
zext_ln47             (zext             ) [ 00000000000]
mul_ln47              (mul              ) [ 00001111110]
br_ln47               (br               ) [ 00011111110]
indvar_flatten        (phi              ) [ 00001000000]
e                     (phi              ) [ 00001000000]
dim                   (phi              ) [ 00001000000]
add_ln47_1            (add              ) [ 00011111110]
trunc_ln48            (trunc            ) [ 00000000000]
shl_ln                (bitconcatenate   ) [ 00000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
icmp_ln47             (icmp             ) [ 00001111110]
br_ln47               (br               ) [ 00000000000]
add_ln47              (add              ) [ 00000000000]
icmp_ln51             (icmp             ) [ 00000000000]
select_ln47           (select           ) [ 00001111000]
select_ln47_1         (select           ) [ 00011111110]
trunc_ln703           (trunc            ) [ 00001110000]
trunc_ln48_1          (trunc            ) [ 00000000000]
shl_ln48_mid1         (bitconcatenate   ) [ 00000000000]
select_ln47_2         (select           ) [ 00000000000]
zext_ln47_1           (zext             ) [ 00000000000]
edge_list_addr        (getelementptr    ) [ 00001100000]
or_ln47               (or               ) [ 00000000000]
zext_ln47_2           (zext             ) [ 00000000000]
edge_list_addr_1      (getelementptr    ) [ 00001100000]
add_ln51              (add              ) [ 00011111110]
edge_list_load        (load             ) [ 00000000000]
trunc_ln703_1         (trunc            ) [ 00001011000]
edge_list_load_1      (load             ) [ 00000000000]
trunc_ln703_2         (trunc            ) [ 00001011000]
mul_ln703             (mul              ) [ 00001001000]
zext_ln703_1          (zext             ) [ 00001001000]
mul_ln703_1           (mul              ) [ 00001000100]
mul_ln703_2           (mul              ) [ 00001000100]
zext_ln703            (zext             ) [ 00001000100]
add_ln703_1           (add              ) [ 00001000100]
zext_ln703_2          (zext             ) [ 00000000000]
edge_embedding_V_addr (getelementptr    ) [ 00001000010]
add_ln703_2           (add              ) [ 00000000000]
zext_ln703_3          (zext             ) [ 00000000000]
message_V_addr_1      (getelementptr    ) [ 00001000010]
add_ln703_3           (add              ) [ 00000000000]
zext_ln703_4          (zext             ) [ 00000000000]
node_embedding_V_addr (getelementptr    ) [ 00001000010]
specloopname_ln0      (specloopname     ) [ 00000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
specloopname_ln51     (specloopname     ) [ 00000000000]
edge_embedding_V_load (load             ) [ 00000000000]
node_embedding_V_load (load             ) [ 00000000000]
trunc_ln703_3         (trunc            ) [ 00000000000]
trunc_ln703_4         (trunc            ) [ 00000000000]
msg_V                 (add              ) [ 00000000000]
add_ln53              (add              ) [ 00000000000]
tmp                   (bitselect        ) [ 00000000000]
msg_V_1               (select           ) [ 00000000000]
zext_ln53             (zext             ) [ 00000000000]
message_V_load        (load             ) [ 00000000000]
add_ln703             (add              ) [ 00000000000]
store_ln703           (store            ) [ 00000000000]
br_ln0                (br               ) [ 00011111110]
ret_ln69              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_edges">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="message_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_list">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="edge_embedding_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="node_embedding_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_47_1_VITIS_LOOP_51_2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="num_of_edges_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_edges_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="message_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="19" slack="0"/>
<pin id="88" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="message_V_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="19" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="19" slack="0"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
<pin id="99" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/2 message_V_load/8 store_ln703/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="edge_list_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge_list_load/4 edge_list_load_1/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="edge_list_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr_1/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="edge_embedding_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="20" slack="0"/>
<pin id="131" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_embedding_V_addr/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="message_V_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="19" slack="0"/>
<pin id="138" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="message_V_addr_1/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="node_embedding_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="19" slack="0"/>
<pin id="145" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_V_addr/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="20" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge_embedding_V_load/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="19" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="node_embedding_V_load/8 "/>
</bind>
</comp>

<comp id="161" class="1005" name="empty_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="19" slack="1"/>
<pin id="163" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="19" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="indvar_flatten_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="41" slack="1"/>
<pin id="174" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="41" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="e_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="e_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="dim_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="1"/>
<pin id="196" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="dim_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="empty_70_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="19" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="exitcond974_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="19" slack="0"/>
<pin id="213" dir="0" index="1" bw="19" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond974/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="19" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln47_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="mul_ln47_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="10" slack="0"/>
<pin id="228" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln47/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln47_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="41" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln48_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln47_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="41" slack="0"/>
<pin id="251" dir="0" index="1" bw="41" slack="1"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln47_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln51_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln47_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="9" slack="0"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln47_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln703_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln48_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln48_mid1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln48_mid1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln47_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="0"/>
<pin id="301" dir="0" index="2" bw="12" slack="0"/>
<pin id="302" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_2/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln47_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln47_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="0" index="1" bw="12" slack="0"/>
<pin id="314" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln47_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln51_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln703_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_1/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln703_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_2/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln703_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="2"/>
<pin id="338" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln703_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="3"/>
<pin id="341" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln703_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="20" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln703_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="19" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln703_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="19" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln703_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_3/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln703_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_4/9 "/>
</bind>
</comp>

<comp id="362" class="1004" name="msg_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="msg_V/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln53_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="0"/>
<pin id="370" dir="0" index="1" bw="31" slack="0"/>
<pin id="371" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="382" class="1004" name="msg_V_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="31" slack="0"/>
<pin id="385" dir="0" index="2" bw="31" slack="0"/>
<pin id="386" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="msg_V_1/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln53_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="31" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/9 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln703_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="31" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/9 "/>
</bind>
</comp>

<comp id="401" class="1007" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="20" slack="0"/>
<pin id="403" dir="0" index="1" bw="20" slack="0"/>
<pin id="404" dir="0" index="2" bw="9" slack="0"/>
<pin id="405" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/4 add_ln703_1/6 "/>
</bind>
</comp>

<comp id="409" class="1007" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="19" slack="0"/>
<pin id="411" dir="0" index="1" bw="19" slack="0"/>
<pin id="412" dir="0" index="2" bw="9" slack="0"/>
<pin id="413" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/5 add_ln703_3/7 "/>
</bind>
</comp>

<comp id="418" class="1007" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="19" slack="0"/>
<pin id="420" dir="0" index="1" bw="19" slack="0"/>
<pin id="421" dir="0" index="2" bw="9" slack="0"/>
<pin id="422" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_2/5 add_ln703_2/7 "/>
</bind>
</comp>

<comp id="427" class="1005" name="num_of_edges_read_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_of_edges_read "/>
</bind>
</comp>

<comp id="432" class="1005" name="empty_70_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="19" slack="0"/>
<pin id="434" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="empty_70 "/>
</bind>
</comp>

<comp id="440" class="1005" name="mul_ln47_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="41" slack="1"/>
<pin id="442" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln47 "/>
</bind>
</comp>

<comp id="445" class="1005" name="add_ln47_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="41" slack="0"/>
<pin id="447" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="icmp_ln47_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="454" class="1005" name="select_ln47_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="2"/>
<pin id="456" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln47 "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln47_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln47_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln703_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="20" slack="1"/>
<pin id="467" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703 "/>
</bind>
</comp>

<comp id="470" class="1005" name="edge_list_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="1"/>
<pin id="472" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="edge_list_addr_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="1"/>
<pin id="477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="add_ln51_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln703_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="19" slack="1"/>
<pin id="487" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="trunc_ln703_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="19" slack="1"/>
<pin id="492" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="zext_ln703_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="20" slack="1"/>
<pin id="497" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="zext_ln703_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="19" slack="1"/>
<pin id="502" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703 "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln703_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="20" slack="1"/>
<pin id="508" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="edge_embedding_V_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="20" slack="1"/>
<pin id="513" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="edge_embedding_V_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="message_V_addr_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="19" slack="1"/>
<pin id="518" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="message_V_addr_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="node_embedding_V_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="19" slack="1"/>
<pin id="524" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="node_embedding_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="91" pin=4"/></net>

<net id="101"><net_src comp="84" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="127" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="141" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="134" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="165" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="165" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="165" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="176" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="187" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="176" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="187" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="198" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="198" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="260" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="254" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="187" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="254" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="260" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="290" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="241" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="315"><net_src comp="298" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="326"><net_src comp="266" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="109" pin="7"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="109" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="357"><net_src comp="148" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="154" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="154" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="148" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="358" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="354" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="362" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="74" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="76" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="368" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="91" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="394" pin="2"/><net_sink comp="91" pin=4"/></net>

<net id="406"><net_src comp="282" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="58" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="336" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="328" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="339" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="417"><net_src comp="409" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="423"><net_src comp="332" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="64" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="339" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="426"><net_src comp="418" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="430"><net_src comp="78" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="435"><net_src comp="205" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="443"><net_src comp="225" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="448"><net_src comp="231" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="453"><net_src comp="249" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="266" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="463"><net_src comp="274" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="468"><net_src comp="282" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="473"><net_src comp="102" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="478"><net_src comp="119" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="483"><net_src comp="322" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="488"><net_src comp="328" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="493"><net_src comp="332" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="498"><net_src comp="336" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="503"><net_src comp="339" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="509"><net_src comp="401" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="514"><net_src comp="127" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="519"><net_src comp="134" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="525"><net_src comp="141" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: message_V | {2 9 }
	Port: edge_list | {}
	Port: edge_embedding_V | {}
	Port: node_embedding_V | {}
 - Input state : 
	Port: message_passing : num_of_edges | {1 }
	Port: message_passing : message_V | {8 9 }
	Port: message_passing : edge_list | {4 5 }
	Port: message_passing : edge_embedding_V | {8 9 }
	Port: message_passing : node_embedding_V | {8 9 }
  - Chain level:
	State 1
	State 2
		empty_70 : 1
		exitcond974 : 1
		br_ln0 : 2
		p_cast : 1
		message_V_addr : 2
		store_ln0 : 3
	State 3
		mul_ln47 : 1
	State 4
		add_ln47_1 : 1
		trunc_ln48 : 1
		shl_ln : 2
		icmp_ln47 : 1
		br_ln47 : 2
		add_ln47 : 1
		icmp_ln51 : 1
		select_ln47 : 2
		select_ln47_1 : 2
		trunc_ln703 : 3
		mul_ln703 : 4
		trunc_ln48_1 : 2
		shl_ln48_mid1 : 3
		select_ln47_2 : 4
		zext_ln47_1 : 5
		edge_list_addr : 6
		edge_list_load : 7
		or_ln47 : 5
		zext_ln47_2 : 5
		edge_list_addr_1 : 6
		edge_list_load_1 : 7
		add_ln51 : 3
	State 5
		trunc_ln703_1 : 1
		mul_ln703_1 : 2
		trunc_ln703_2 : 1
		mul_ln703_2 : 2
	State 6
		add_ln703_1 : 1
	State 7
		add_ln703_2 : 1
		add_ln703_3 : 1
	State 8
		edge_embedding_V_addr : 1
		zext_ln703_3 : 1
		message_V_addr_1 : 2
		zext_ln703_4 : 1
		node_embedding_V_addr : 2
		edge_embedding_V_load : 2
		node_embedding_V_load : 3
		message_V_load : 3
	State 9
		trunc_ln703_3 : 1
		trunc_ln703_4 : 1
		msg_V : 1
		add_ln53 : 2
		tmp : 2
		msg_V_1 : 3
		zext_ln53 : 4
		add_ln703 : 5
		store_ln703 : 6
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        empty_70_fu_205       |    0    |    0    |    26   |
|          |       add_ln47_1_fu_231      |    0    |    0    |    48   |
|          |        add_ln47_fu_254       |    0    |    0    |    39   |
|    add   |        add_ln51_fu_322       |    0    |    0    |    16   |
|          |         msg_V_fu_362         |    0    |    0    |    39   |
|          |        add_ln53_fu_368       |    0    |    0    |    38   |
|          |       add_ln703_fu_394       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln47_fu_266      |    0    |    0    |    9    |
|  select  |     select_ln47_1_fu_274     |    0    |    0    |    32   |
|          |     select_ln47_2_fu_298     |    0    |    0    |    12   |
|          |        msg_V_1_fu_382        |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |      exitcond974_fu_211      |    0    |    0    |    14   |
|   icmp   |       icmp_ln47_fu_249       |    0    |    0    |    21   |
|          |       icmp_ln51_fu_260       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln47_fu_225       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_401          |    1    |    0    |    0    |
|  muladd  |          grp_fu_409          |    1    |    0    |    0    |
|          |          grp_fu_418          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | num_of_edges_read_read_fu_78 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_cast_fu_217        |    0    |    0    |    0    |
|          |       zext_ln47_fu_222       |    0    |    0    |    0    |
|          |      zext_ln47_1_fu_306      |    0    |    0    |    0    |
|          |      zext_ln47_2_fu_317      |    0    |    0    |    0    |
|   zext   |      zext_ln703_1_fu_336     |    0    |    0    |    0    |
|          |       zext_ln703_fu_339      |    0    |    0    |    0    |
|          |      zext_ln703_2_fu_342     |    0    |    0    |    0    |
|          |      zext_ln703_3_fu_346     |    0    |    0    |    0    |
|          |      zext_ln703_4_fu_350     |    0    |    0    |    0    |
|          |       zext_ln53_fu_390       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln48_fu_237      |    0    |    0    |    0    |
|          |      trunc_ln703_fu_282      |    0    |    0    |    0    |
|          |      trunc_ln48_1_fu_286     |    0    |    0    |    0    |
|   trunc  |     trunc_ln703_1_fu_328     |    0    |    0    |    0    |
|          |     trunc_ln703_2_fu_332     |    0    |    0    |    0    |
|          |     trunc_ln703_3_fu_354     |    0    |    0    |    0    |
|          |     trunc_ln703_4_fu_358     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_241        |    0    |    0    |    0    |
|          |     shl_ln48_mid1_fu_290     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln47_fu_311        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_374          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   395   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln47_1_reg_445     |   41   |
|       add_ln51_reg_480      |    9   |
|     add_ln703_1_reg_506     |   20   |
|         dim_reg_194         |    9   |
|          e_reg_183          |   32   |
|edge_embedding_V_addr_reg_511|   20   |
|   edge_list_addr_1_reg_475  |   12   |
|    edge_list_addr_reg_470   |   12   |
|       empty_70_reg_432      |   19   |
|        empty_reg_161        |   19   |
|      icmp_ln47_reg_450      |    1   |
|    indvar_flatten_reg_172   |   41   |
|   message_V_addr_1_reg_516  |   19   |
|       mul_ln47_reg_440      |   41   |
|node_embedding_V_addr_reg_522|   19   |
|  num_of_edges_read_reg_427  |   32   |
|    select_ln47_1_reg_460    |   32   |
|     select_ln47_reg_454     |    9   |
|    trunc_ln703_1_reg_485    |   19   |
|    trunc_ln703_2_reg_490    |   19   |
|     trunc_ln703_reg_465     |   20   |
|     zext_ln703_1_reg_495    |   20   |
|      zext_ln703_reg_500     |   19   |
+-----------------------------+--------+
|            Total            |   484  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_91 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_91 |  p4  |   2  |  19  |   38   ||    9    |
| grp_access_fu_109 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_148 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  19  |   38   ||    9    |
|     grp_fu_401    |  p0  |   2  |  20  |   40   ||    9    |
|     grp_fu_401    |  p1  |   2  |  20  |   40   ||    9    |
|     grp_fu_409    |  p0  |   2  |  19  |   38   ||    9    |
|     grp_fu_409    |  p1  |   2  |  19  |   38   ||    9    |
|     grp_fu_418    |  p0  |   2  |  19  |   38   ||    9    |
|     grp_fu_418    |  p1  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   410  ||  5.031  ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   395  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   117  |
|  Register |    -   |    -   |   484  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   484  |   512  |
+-----------+--------+--------+--------+--------+
