// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined___rs_jacobi3d_kernel_aux_split_aux_3___rs_jacobi3d_kernel_aux_split_aux_3_inst #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire        BurstWrite_floatx16_0_ap_clk,
    input wire         BurstWrite_floatx16_0_ap_done,
    input wire         BurstWrite_floatx16_0_ap_idle,
    input wire         BurstWrite_floatx16_0_ap_ready,
    output wire        BurstWrite_floatx16_0_ap_rst_n,
    output wire        BurstWrite_floatx16_0_ap_start,
    output wire [63:0] BurstWrite_floatx16_0_dest_read_addr_offset,
    output wire [63:0] BurstWrite_floatx16_0_dest_write_addr_offset,
    output wire [63:0] BurstWrite_floatx16_0_n,
    input wire  [63:0] __tapa_fsm_unit_BurstWrite_floatx16_0___bank_1_t0__q0,
    input wire  [63:0] __tapa_fsm_unit_BurstWrite_floatx16_0___coalesced_data_num__q0,
    output wire        __tapa_fsm_unit_BurstWrite_floatx16_0__ap_done,
    output wire        __tapa_fsm_unit_BurstWrite_floatx16_0__ap_idle,
    output wire        __tapa_fsm_unit_BurstWrite_floatx16_0__ap_ready,
    input wire         __tapa_fsm_unit_BurstWrite_floatx16_0__ap_start,
    output wire        __tapa_fsm_unit_ap_clk,
    output wire        __tapa_fsm_unit_ap_rst_n,
    input wire         ap_clk,
    input wire         ap_rst_n
);

wire        __rs_pipelined_ap_rst_n;



__rs_jacobi3d_kernel_aux_split_aux_3 #(
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) _ (
    .BurstWrite_floatx16_0_ap_clk                                   (BurstWrite_floatx16_0_ap_clk),
    .BurstWrite_floatx16_0_ap_done                                  (BurstWrite_floatx16_0_ap_done),
    .BurstWrite_floatx16_0_ap_idle                                  (BurstWrite_floatx16_0_ap_idle),
    .BurstWrite_floatx16_0_ap_ready                                 (BurstWrite_floatx16_0_ap_ready),
    .BurstWrite_floatx16_0_ap_rst_n                                 (BurstWrite_floatx16_0_ap_rst_n),
    .BurstWrite_floatx16_0_ap_start                                 (BurstWrite_floatx16_0_ap_start),
    .BurstWrite_floatx16_0_dest_read_addr_offset                    (BurstWrite_floatx16_0_dest_read_addr_offset),
    .BurstWrite_floatx16_0_dest_write_addr_offset                   (BurstWrite_floatx16_0_dest_write_addr_offset),
    .BurstWrite_floatx16_0_n                                        (BurstWrite_floatx16_0_n),
    .__tapa_fsm_unit_BurstWrite_floatx16_0___bank_1_t0__q0          (__tapa_fsm_unit_BurstWrite_floatx16_0___bank_1_t0__q0),
    .__tapa_fsm_unit_BurstWrite_floatx16_0___coalesced_data_num__q0 (__tapa_fsm_unit_BurstWrite_floatx16_0___coalesced_data_num__q0),
    .__tapa_fsm_unit_BurstWrite_floatx16_0__ap_done                 (__tapa_fsm_unit_BurstWrite_floatx16_0__ap_done),
    .__tapa_fsm_unit_BurstWrite_floatx16_0__ap_idle                 (__tapa_fsm_unit_BurstWrite_floatx16_0__ap_idle),
    .__tapa_fsm_unit_BurstWrite_floatx16_0__ap_ready                (__tapa_fsm_unit_BurstWrite_floatx16_0__ap_ready),
    .__tapa_fsm_unit_BurstWrite_floatx16_0__ap_start                (__tapa_fsm_unit_BurstWrite_floatx16_0__ap_start),
    .__tapa_fsm_unit_ap_clk                                         (__tapa_fsm_unit_ap_clk),
    .__tapa_fsm_unit_ap_rst_n                                       (__tapa_fsm_unit_ap_rst_n),
    .ap_clk                                                         (ap_clk),
    .ap_rst_n                                                       (__rs_pipelined_ap_rst_n)
);

(* RS_ROUTE="SLOT_X1Y2_TO_SLOT_X1Y2,SLOT_X0Y2_TO_SLOT_X0Y2,SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X0Y0_TO_SLOT_X0Y0" *)
__rs_ff_pipeline_6 #(
    .BODY_LEVEL      (6),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y2_TO_SLOT_X1Y2"),
    .__BODY_1_REGION ("SLOT_X0Y2_TO_SLOT_X0Y2"),
    .__BODY_2_REGION ("SLOT_X0Y2_TO_SLOT_X0Y2"),
    .__BODY_3_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_4_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_5_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__HEAD_REGION   ("SLOT_X1Y2_TO_SLOT_X1Y2"),
    .__TAIL_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst_n }),
    .if_dout ({ __rs_pipelined_ap_rst_n })
);

endmodule  // __rs_pipelined___rs_jacobi3d_kernel_aux_split_aux_3___rs_jacobi3d_kernel_aux_split_aux_3_inst