###############################################################
#  Generated by:      Cadence Innovus 20.14-s095_1
#  OS:                Linux 
#  Generated on:      Wed  01:04:33 
#  Design:            pikachu_1_block
#  Command:           optDesign -postRoute -setup -hold -prefix opt_si_aae_tqrc_1 -outDir /proj/enc/enc_trial1_rut_stage/report/enc_rut/
###############################################################
Path 1: VIOLATED Hold Check with Pin gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/CDN_MBIT_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_0__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_1__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_2__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_3_/CP 
Endpoint:   gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/CDN_MBIT_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_0__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_1__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_2__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_3_/D4 (v) checked with  leading edge of 'dp_clk'
Beginpoint: gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/CDN_MBIT_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__2__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__3__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__4__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__1_/Q2 (v) triggered by  leading edge of 'dp_clk'
Path Groups: {reg2reg}
Analysis View: func_hold_fastgnp0p88vn40_cworstCCwn40
Other End Arrival Time          0.030 (+4.50S)  |  0.016 |  0.003
+ Hold                          0.031 (+4.50S)  |  0.021 |  0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.050 (+4.50S)  |  0.033 |  0.004
= Required Time                 0.003 (+4.50S)  |  0.004 |  0.000(-)
  Arrival Time                 -0.027 (-4.50S)  | -0.013 |  0.003
  Slack Time                   -0.032 (-4.50S)  | -0.018 |  0.003
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.322
     = Beginpoint Arrival Time           -0.322 (-4.50S)  | -0.322 |  0.000
     Timing Path:
      ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Cell              Incr      Delay     Delay     Delay     Arrival    Arrival    Arrival    Load    Slew      Fanout   Edge   Pin                              Net          User Derate     Total Derate    
                         Delay     Mean      Sigma               Mean       Sigma      Time                                                                                                                       
      ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
                                                                -0.322     0.000      -0.322     0.005   0.030     1        ^      dp_clk_in                        dp_clk_in                    
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.001     0.000     0.000     -0.321     0.000      -0.322     0.005   0.030     1        ^      shk_gpr2_block_io_buf/dp_clk_in_buffer/I
                                                                                                                                                                    dp_clk_in     0.930:0.930     0.930:0.930
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.011     0.000     0.009     -0.310     0.000      -0.312     0.014   0.006              ^      shk_gpr2_block_io_buf/dp_clk_in_buffer/Z
                                                                                                                                                                    CTS_2770      0.961:1.000     0.961:1.000
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.004     0.000     0.002     -0.306     0.001      -0.308     0.014   0.011     1        ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_buf_10194/I
                                                                                                                                                                    CTS_2770      0.930:0.930     0.930:0.930
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.009     0.000     0.008     -0.297     0.001      -0.299     0.021   0.005              ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_buf_10194/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_3
                                                                                                                                                                                  0.961:1.000     0.961:1.000
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.003     -0.290     0.001      -0.294     0.021   0.015     1        ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_buf_10192/I
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_3
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.008     -0.281     0.001      -0.285     0.015   0.006              ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_buf_10192/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_2
                                                                                                                                                                                  0.961:1.000     0.961:1.000
      DCCKBD14BWP210H6P51CNODULVT
                        0.000     0.004     0.000     0.002     -0.276     0.001      -0.281     0.015   0.011     1        ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_a_buf_10190/I
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_2
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      DCCKBD14BWP210H6P51CNODULVT
                        0.000     0.009     0.000     0.008     -0.267     0.001      -0.272     0.021   0.005              ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_a_buf_10190/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_1
                                                                                                                                                                                  0.961:1.000     0.961:1.000
      CKMUX2D2BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.003     -0.261     0.001      -0.267     0.021   0.015     1        ^      dfx_atpg_clock_control_dp_clk/SHIFT_CLK_MUX_INST_EN_SHIFT_CLK_MUX/generic_cell_clk_mux/I0
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_1
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      CKMUX2D2BWP210H6P51CNODULVT
                        0.000     0.020     0.001     0.016     -0.241     0.002      -0.248     0.012   0.024              ^      dfx_atpg_clock_control_dp_clk/SHIFT_CLK_MUX_INST_EN_SHIFT_CLK_MUX/generic_cell_clk_mux/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/clk_after_shift_clk_mux
                                                                                                                                                                                  0.961:1.000     0.961:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.004     0.000     0.002     -0.237     0.002      -0.244     0.012   0.026     1        ^      dfx_atpg_clock_control_dp_clk/SHIFT_CLK_MUX_INST_EN_cmn_clk_buf_for_auto_internal_clock_def_shift_clk/generic_cell_clk_buf/I
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/clk_after_shift_clk_mux
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.010     0.001     0.007     -0.227     0.002      -0.235     0.002   0.003              ^      dfx_atpg_clock_control_dp_clk/SHIFT_CLK_MUX_INST_EN_cmn_clk_buf_for_auto_internal_clock_def_shift_clk/generic_cell_clk_buf/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/before_cc_clk
                                                                                                                                                                                  0.961:1.000     0.961:1.000
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.000     0.000     0.000     -0.227     0.002      -0.234     0.002   0.003     2        ^      dfx_atpg_clock_control_dp_clk/ATPG_CLK_CTRL_INST_EN_dfx_atpg_clock_control/CLK_GATE_CLK_OUT/generic_cell_tlat/CP
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/before_cc_clk
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.011     0.000     0.010     -0.215     0.002      -0.223     0.007   0.009              ^      dfx_atpg_clock_control_dp_clk/ATPG_CLK_CTRL_INST_EN_dfx_atpg_clock_control/CLK_GATE_CLK_OUT/generic_cell_tlat/Q
                                                                                                                                                                    CTS_2557      0.961:1.000     0.961:1.000
      DCCKBD6BWP210H6P51CNODULVT
                        0.000     0.002     0.000     0.001     -0.213     0.002      -0.221     0.007   0.010     2        ^      CTS_ccd_buf_10077/I              CTS_2557      0.930:0.930     0.930:0.930
      DCCKBD6BWP210H6P51CNODULVT
                        0.000     0.009     0.000     0.007     -0.204     0.002      -0.212     0.005   0.005              ^      CTS_ccd_buf_10077/Z              CTS_2553      0.961:1.000     0.961:1.000
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.001     0.000     0.001     -0.203     0.002      -0.211     0.005   0.006     2        ^      reset_sync_core_dp_clk/clk_rst_load_cfg_sync/clk_gate_latch/generic_cell_tlat/CP
                                                                                                                                                                    CTS_2553      0.930:0.930     0.930:0.930
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.008     -0.194     0.002      -0.202     0.002   0.004              ^      reset_sync_core_dp_clk/clk_rst_load_cfg_sync/clk_gate_latch/generic_cell_tlat/Q
                                                                                                                                                                    gpr2_block_core_dp_clk
                                                                                                                                                                                  0.961:1.000     0.961:1.000
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.001     0.000     0.000     -0.193     0.002      -0.201     0.002   0.004     1        ^      CTS_cid_buf_10306/I              gpr2_block_core_dp_clk
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.007     0.000     0.006     -0.186     0.002      -0.194     0.022   0.005              ^      CTS_cid_buf_10306/Z              CTS_2559      0.961:1.000     0.961:1.000
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.003     -0.180     0.002      -0.189     0.022   0.014     3        ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/dcg/clk_gate_latch/generic_cell_tlat/CP
                                                                                                                                                                    CTS_2559      0.930:0.930     0.930:0.930
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.017     0.001     0.014     -0.163     0.002      -0.172     0.017   0.020              ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/dcg/clk_gate_latch/generic_cell_tlat/Q
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_gclk
                                                                                                                                                                                  0.961:1.000     0.961:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.005     0.001     0.003     -0.158     0.002      -0.167     0.017   0.024     2        ^      CTS_ccl_buf_04042/I              gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_gclk
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      DCCKBD8BWP210H6P51CNODULVT
                        -0.000    0.011     0.001     0.009     -0.146     0.002      -0.156     0.015   0.009              ^      CTS_ccl_buf_04042/Z              CTS_554       0.961:1.000     0.961:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        -0.000    0.005     0.000     0.003     -0.142     0.002      -0.152     0.015   0.014     1        ^      CTS_ccl_buf_04038/I              CTS_554       0.930:0.930     0.930:0.930
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.009     0.000     0.008     -0.132     0.002      -0.142     0.006   0.005              ^      CTS_ccl_buf_04038/Z              CTS_546       0.961:1.000     0.961:1.000
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.002     0.000     0.001     -0.131     0.002      -0.141     0.006   0.006     2        ^      CTS_ccl_buf_04031/I              CTS_546       0.930:0.930     0.930:0.930
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.009     0.000     0.008     -0.122     0.002      -0.132     0.022   0.008              ^      CTS_ccl_buf_04031/Z              CTS_282       0.961:1.000     0.961:1.000
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.003     -0.116     0.002      -0.127     0.022   0.015     2        ^      CTS_ccl_buf_04002/I              CTS_282       0.930:0.930     0.930:0.930
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.009     -0.106     0.002      -0.116     0.035   0.008              ^      CTS_ccl_buf_04002/Z              CTS_279       0.961:1.000     0.961:1.000
      DCCKBD14BWP210H6P51CNODULVT
                        0.000     0.009     0.001     0.005     -0.097     0.003      -0.108     0.035   0.022     4        ^      CTS_ccl_buf_03972/I              CTS_279       0.930:0.930     0.930:0.930
      DCCKBD14BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.009     -0.087     0.003      -0.098     0.019   0.006              ^      CTS_ccl_buf_03972/Z              CTS_205       0.961:1.000     0.961:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.003     -0.081     0.003      -0.093     0.019   0.014     3        ^      CTS_ccl_buf_03639/I              CTS_205       0.930:0.930     0.930:0.930
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.011     0.000     0.010     -0.070     0.003      -0.082     0.020   0.012              ^      CTS_ccl_buf_03639/Z              CTS_132       0.961:1.000     0.961:1.000
      DCCKBD6BWP210H6P51CNODULVT
                        0.000     0.005     0.000     0.003     -0.065     0.003      -0.077     0.020   0.018     8        ^      CTS_ccl_a_buf_02726/I            CTS_132       0.930:0.930     0.930:0.930
      DCCKBD6BWP210H6P51CNODULVT
                        0.000     0.015     0.001     0.013     -0.050     0.003      -0.062     0.024   0.022              ^      CTS_ccl_a_buf_02726/Z            CTS_123       0.961:1.000     0.961:1.000
      CKLNQD2BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.003     -0.044     0.003      -0.056     0.024   0.028     17       ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/cmd_pipe_lvl2/reorder/reorder_mc_cnt/sig_cg_shk_gpr2_block__RC_CG_HIER_INST324/RC_CGIC_INST/CP
                                                                                                                                                                    CTS_123       0.930:0.930     0.930:0.930
      CKLNQD2BWP210H6P51CNODULVT
                        0.000     0.012     0.001     0.008     -0.032     0.003      -0.045     0.001   0.004              ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/cmd_pipe_lvl2/reorder/reorder_mc_cnt/sig_cg_shk_gpr2_block__RC_CG_HIER_INST324/RC_CGIC_INST/Q
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_pb_gpr_core_packet_read_command_pipe_n_143783
                                                                                                                                                                                  0.961:1.000     0.961:1.000
      MB4SRLSDFRPQD2BWP210H6P51CNODLVTLL
                        0.000     0.000     0.000     0.000     -0.032     0.003      -0.045     0.001   0.004     2        ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/CDN_MBIT_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__2__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__3__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__4__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__1_/CP
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_pb_gpr_core_packet_read_command_pipe_n_143783
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      MB4SRLSDFRPQD2BWP210H6P51CNODLVTLL
                        0.000     0.000     0.000     0.000     -0.032     0.003      -0.045     0.004   0.000              v      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/CDN_MBIT_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__2__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__3__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__4__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/cnt_r_reg_3__1_/Q2
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_pb_gpr_core_packet_read_command_pipe_cmd_pipe_lvl2_reorder_mc_cnt_3__3_
                                                                                                                                                                                  0.915:1.000     0.915:1.000
      ND2D1BWP210H6P51CNODSVT
                        0.000     0.000     0.000     0.000     -0.032     0.003      -0.045     0.004   0.000     7        v      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/p0366A670171/A1
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_pb_gpr_core_packet_read_command_pipe_cmd_pipe_lvl2_reorder_mc_cnt_3__3_
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      ND2D1BWP210H6P51CNODSVT
                        0.000     0.010     0.001     0.006     -0.022     0.003      -0.036     0.001   0.009              ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/p0366A670171/ZN
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_pb_gpr_core_packet_read_command_pipe_n_143787
                                                                                                                                                                                  0.888:1.000     0.888:1.000
      NR3D1BWP210H6P51CNODLVTLL
                        0.000     0.000     0.000     0.000     -0.022     0.003      -0.035     0.001   0.009     3        ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/p0194A634179/A3
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_pb_gpr_core_packet_read_command_pipe_n_143787
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      NR3D1BWP210H6P51CNODLVTLL
                        0.000     0.009     0.001     0.005     -0.013     0.003      -0.027     0.001   0.006              v      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/p0194A634179/ZN
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_pb_gpr_core_packet_read_command_pipe_n_171730
                                                                                                                                                                                  0.915:1.000     0.915:1.000
      MB4SRLSDFRPQD2BWP210H6P51CNODLVTLL
                        0.000     0.000     0.000     0.000     -0.013     0.003      -0.027     0.001   0.006     1        v      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/CDN_MBIT_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_0__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_1__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_2__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_3_/D4
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_pb_gpr_core_packet_read_command_pipe_n_171730
                                                                                                                                                                                  0.930:0.930     0.930:0.930
      ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.322
     = Beginpoint Arrival Time           -0.322 (+4.50S)  | -0.322 |  0.000
     Other End Path:
      ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Cell              Incr      Delay     Delay     Delay     Arrival    Arrival    Arrival    Load    Slew      Fanout   Edge   Pin                              Net          User Derate     Total Derate    
                         Delay     Mean      Sigma               Mean       Sigma      Time                                                                                                                       
      ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
                                                                -0.322     0.000      -0.322     0.010   0.050     1        ^      dp_clk_in                        dp_clk_in                    
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.001     0.000     0.001     -0.321     0.000      -0.321     0.010   0.049     1        ^      shk_gpr2_block_io_buf/dp_clk_in_buffer/I
                                                                                                                                                                    dp_clk_in     1.070:1.070     1.070:1.070
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.014     0.001     0.017     -0.307     0.001      -0.304     0.014   0.008              ^      shk_gpr2_block_io_buf/dp_clk_in_buffer/Z
                                                                                                                                                                    CTS_2770      1.039:1.000     1.039:1.000
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.005     0.000     0.007     -0.302     0.001      -0.299     0.014   0.012     1        ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_buf_10194/I
                                                                                                                                                                    CTS_2770      1.070:1.070     1.070:1.070
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.011     0.000     0.012     -0.291     0.001      -0.288     0.021   0.006              ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_buf_10194/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_3
                                                                                                                                                                                  1.039:1.000     1.039:1.000
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.007     0.001     0.011     -0.284     0.001      -0.279     0.021   0.016     1        ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_buf_10192/I
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_3
                                                                                                                                                                                  1.070:1.070     1.070:1.070
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.011     0.000     0.012     -0.274     0.001      -0.268     0.015   0.007              ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_buf_10192/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_2
                                                                                                                                                                                  1.039:1.000     1.039:1.000
      DCCKBD14BWP210H6P51CNODULVT
                        0.000     0.005     0.001     0.007     -0.268     0.001      -0.263     0.015   0.012     1        ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_a_buf_10190/I
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_2
                                                                                                                                                                                  1.070:1.070     1.070:1.070
      DCCKBD14BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.011     -0.259     0.001      -0.253     0.021   0.006              ^      dfx_atpg_clock_control_dp_clk/CTS_ccl_a_buf_10190/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_1
                                                                                                                                                                                  1.039:1.000     1.039:1.000
      CKMUX2D2BWP210H6P51CNODULVT
                        0.000     0.007     0.001     0.011     -0.252     0.002      -0.245     0.021   0.016     1        ^      dfx_atpg_clock_control_dp_clk/SHIFT_CLK_MUX_INST_EN_SHIFT_CLK_MUX/generic_cell_clk_mux/I0
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/CTS_1
                                                                                                                                                                                  1.070:1.070     1.070:1.070
      CKMUX2D2BWP210H6P51CNODULVT
                        0.000     0.022     0.001     0.025     -0.230     0.002      -0.222     0.012   0.034              ^      dfx_atpg_clock_control_dp_clk/SHIFT_CLK_MUX_INST_EN_SHIFT_CLK_MUX/generic_cell_clk_mux/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/clk_after_shift_clk_mux
                                                                                                                                                                                  1.039:1.000     1.039:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.005     0.001     0.008     -0.225     0.002      -0.217     0.012   0.035     1        ^      dfx_atpg_clock_control_dp_clk/SHIFT_CLK_MUX_INST_EN_cmn_clk_buf_for_auto_internal_clock_def_shift_clk/generic_cell_clk_buf/I
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/clk_after_shift_clk_mux
                                                                                                                                                                                  1.070:1.070     1.070:1.070
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.011     0.001     0.013     -0.214     0.002      -0.205     0.002   0.004              ^      dfx_atpg_clock_control_dp_clk/SHIFT_CLK_MUX_INST_EN_cmn_clk_buf_for_auto_internal_clock_def_shift_clk/generic_cell_clk_buf/Z
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/before_cc_clk
                                                                                                                                                                                  1.039:1.000     1.039:1.000
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.000     0.000     0.000     -0.213     0.002      -0.205     0.002   0.004     2        ^      dfx_atpg_clock_control_dp_clk/ATPG_CLK_CTRL_INST_EN_dfx_atpg_clock_control/CLK_GATE_CLK_OUT/generic_cell_tlat/CP
                                                                                                                                                                    dfx_atpg_clock_control_dp_clk/before_cc_clk
                                                                                                                                                                                  1.070:1.070     1.070:1.070
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.012     0.000     0.014     -0.201     0.002      -0.192     0.007   0.011              ^      dfx_atpg_clock_control_dp_clk/ATPG_CLK_CTRL_INST_EN_dfx_atpg_clock_control/CLK_GATE_CLK_OUT/generic_cell_tlat/Q
                                                                                                                                                                    CTS_2557      1.039:1.000     1.039:1.000
      DCCKBD6BWP210H6P51CNODULVT
                        0.000     0.002     0.000     0.003     -0.199     0.002      -0.190     0.007   0.012     2        ^      CTS_ccd_buf_10077/I              CTS_2557      1.070:1.070     1.070:1.070
      DCCKBD6BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.011     -0.189     0.002      -0.180     0.005   0.006              ^      CTS_ccd_buf_10077/Z              CTS_2553      1.039:1.000     1.039:1.000
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.002     0.000     0.003     -0.187     0.002      -0.178     0.005   0.006     2        ^      reset_sync_core_dp_clk/clk_rst_load_cfg_sync/clk_gate_latch/generic_cell_tlat/CP
                                                                                                                                                                    CTS_2553      1.070:1.070     1.070:1.070
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.013     -0.177     0.002      -0.168     0.002   0.005              ^      reset_sync_core_dp_clk/clk_rst_load_cfg_sync/clk_gate_latch/generic_cell_tlat/Q
                                                                                                                                                                    gpr2_block_core_dp_clk
                                                                                                                                                                                  1.039:1.000     1.039:1.000
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.001     0.000     0.001     -0.176     0.002      -0.167     0.002   0.005     1        ^      CTS_cid_buf_10306/I              gpr2_block_core_dp_clk
                                                                                                                                                                                  1.070:1.070     1.070:1.070
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.011     -0.166     0.002      -0.157     0.022   0.007              ^      CTS_cid_buf_10306/Z              CTS_2559      1.039:1.000     1.039:1.000
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.009     -0.160     0.002      -0.150     0.022   0.015     3        ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/dcg/clk_gate_latch/generic_cell_tlat/CP
                                                                                                                                                                    CTS_2559      1.070:1.070     1.070:1.070
      CKLNQD4BWP210H6P51CNODULVT
                        0.000     0.019     0.001     0.022     -0.141     0.002      -0.131     0.017   0.025              ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/dcg/clk_gate_latch/generic_cell_tlat/Q
                                                                                                                                                                    gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_gclk
                                                                                                                                                                                  1.039:1.000     1.039:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.009     -0.135     0.002      -0.124     0.017   0.028     2        ^      CTS_ccl_buf_04042/I              gpr_top_wrapper_1_wrap_gen_if_MODULE_gpr_top_wrapper_0_gclk
                                                                                                                                                                                  1.070:1.070     1.070:1.070
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.013     0.000     0.015     -0.122     0.002      -0.111     0.015   0.011              ^      CTS_ccl_buf_04042/Z              CTS_554       1.039:1.000     1.039:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.008     -0.117     0.002      -0.105     0.015   0.015     1        ^      CTS_ccl_buf_04038/I              CTS_554       1.070:1.070     1.070:1.070
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.012     -0.106     0.002      -0.095     0.006   0.006              ^      CTS_ccl_buf_04038/Z              CTS_546       1.039:1.000     1.039:1.000
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.002     0.000     0.003     -0.104     0.002      -0.093     0.006   0.007     2        ^      CTS_ccl_buf_04031/I              CTS_546       1.070:1.070     1.070:1.070
      DCCKBD12BWP210H6P51CNODULVT
                        0.000     0.010     0.000     0.010     -0.095     0.003      -0.084     0.022   0.009              ^      CTS_ccl_buf_04031/Z              CTS_282       1.039:1.000     1.039:1.000
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.007     0.001     0.010     -0.088     0.003      -0.076     0.022   0.016     2        ^      CTS_ccl_buf_04002/I              CTS_282       1.070:1.070     1.070:1.070
      DCCKBD16BWP210H6P51CNODULVT
                        0.000     0.011     0.000     0.012     -0.077     0.003      -0.066     0.035   0.009              ^      CTS_ccl_buf_04002/Z              CTS_279       1.039:1.000     1.039:1.000
      DCCKBD14BWP210H6P51CNODULVT
                        0.000     0.010     0.001     0.014     -0.067     0.003      -0.055     0.035   0.023     4        ^      CTS_ccl_buf_03972/I              CTS_279       1.070:1.070     1.070:1.070
      DCCKBD14BWP210H6P51CNODULVT
                        0.000     0.011     0.000     0.013     -0.056     0.003      -0.043     0.019   0.007              ^      CTS_ccl_buf_03972/Z              CTS_205       1.039:1.000     1.039:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.009     -0.049     0.003      -0.037     0.019   0.015     3        ^      CTS_ccl_buf_03639/I              CTS_205       1.070:1.070     1.070:1.070
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.012     0.000     0.014     -0.037     0.003      -0.024     0.020   0.014              ^      CTS_ccl_buf_03639/Z              CTS_132       1.039:1.000     1.039:1.000
      DCCKBD6BWP210H6P51CNODULVT
                        0.000     0.006     0.001     0.008     -0.032     0.003      -0.018     0.020   0.019     8        ^      CTS_ccl_a_buf_02730/I            CTS_132       1.070:1.070     1.070:1.070
      DCCKBD6BWP210H6P51CNODULVT
                        0.000     0.017     0.001     0.019     -0.015     0.003      -0.001     0.025   0.026              ^      CTS_ccl_a_buf_02730/Z            CTS_125       1.039:1.000     1.039:1.000
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.003     0.000     0.005     -0.011     0.003      0.002      0.025   0.029     15       ^      CTS_ccl_a_buf_01412/I            CTS_125       1.070:1.070     1.070:1.070
      DCCKBD8BWP210H6P51CNODULVT
                        0.000     0.016     0.001     0.018     0.004      0.003      0.018      0.038   0.026              ^      CTS_ccl_a_buf_01412/Z            CTS_124       1.039:1.000     1.039:1.000
      MB4SRLSDFRPQD2BWP210H6P51CNODLVTLL
                        0.000     0.011     0.001     0.017     0.016      0.003      0.030      0.038   0.037     32       ^      gpr_top_wrapper_1_wrap_gen_if/MODULE_gpr_top_wrapper_0/pb_gpr_core/packet_read/command_pipe/CDN_MBIT_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_0__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_1__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_2__MB_cmd_pipe_lvl2/reorder/reorder_mc_cnt/overflow_reg_3_/CP
                                                                                                                                                                    CTS_124       1.070:1.070     1.070:1.070
      ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
