--
-- TeC7 VHDL Source Code
--    Tokuyama kousen Educational Computer Ver.7
--
-- Copyright (C) 2012-2018 by
--                      Dept. of Computer Science and Electronic Engineering,
--                      Tokuyama College of Technology, JAPAN
--
--   δΈθ¨θ‘—δ½ζ¨©θ€Free Software Foundation γ«γ‚γ£γ¦ε…¬ι–‹γ•γ‚γ¦γ‚‹ GNU δΈ€θ¬ε…¬
-- θ΅©η”¨θ¨±θ«Ύε¥‘η΄›Έγƒγγ‚Έγƒ§γƒ³’γ«θ¨θΏ°γ•γ‚γ¦γ‚‹ζ΅δ»¶γ‚’ζΊ€γγ™ε ΄εγ«ι™γ‚ζ¬γ‚½γƒΌγ‚Ή
-- γ‚³γƒΌγƒζ¬γ‚½γƒΌγ‚Ήγ‚³γƒΌγƒ‰γ‚’ζ”Ήε¤‰γ—γγ‚‚γ®γ‚’ε«γ‚€δ»¥δΈ‹εζ§γ‚’δ½Ώη”¨γƒ»θ¤£½γƒ»ζ”Ήε¤‰γε†ι
-- εΈ™γ‚‹γ“γ¨γ‚’η„΅ε„γ§θ¨±θ«Ύγ™γ‚‹
--
--   ζ¬γ‚½γƒΌγ‚Ήγ‚³γƒΌγƒ‰γεγγη„΅δΏθ¨Όγ§ζδΎ›γ•γ‚γ‚‹γ‚‚γγ§γ‚γ‚‹γ€‚δΈθ¨θ‘—δ½ζ¨©θ€γ‚γ
-- ι–Άι€£ζ©ι–Άγƒ»ε€‹δΊΊγ―ζ¬γ‚½γƒΌγ‚Ήγ‚³γƒΌγƒ‰γ«ι–Άγ—γ¦γγ®ι©η”¨ε―θƒ½ζ€§γ‚‚ε«γ¦γ„γ‹γγ‚‹δΏθ¨Ό
-- γ‚‚θ΅γ‚γγΌγΎγοΌζ¬γ‚½γƒΌγ‚Ήγ‚³γƒΌγƒ‰γε©η”¨γ«γ‚γ‚η›΄ζ¥ηΎγγι–“ζ¥η«η”γγγ„γ‹γ
-- γ‚‹ζε®³γ«ι–Άγ—γ¦γ‚‚οΌγγ®θ²¬δ»»γ‚’θ²γ‚γγΌ
--
--

--
-- TaC/tac_mmu.vhd : TaC MMU
--
-- 2018.11.27           : ζ–°θ¦δ½ζ
--
-- $Id
--

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

--use IEEE.NUMERIC_STD.ALL;
--library UNISIM;
--use UNISIM.VComponents.all;

entity tac_mmu is
  Port (
    P_CLK : in  STD_LOGIC;
    P_RESET : in  STD_LOGIC;
    P_EN : in  STD_LOGIC;
    P_IOR : in  STD_LOGIC;
    P_IOW : in  STD_LOGIC;
    P_INT : out  STD_LOGIC;
    P_IO_ADDR : in  STD_LOGIC;                           -- δ»®ζƒ³γ‚Άγƒ‰γƒ¬γ‚Ή
    P_MMU_ADDR : out  STD_LOGIC_VECTOR (15 downto 0);    -- I/Oη”¨γ‚Άγƒ‰γƒ¬γ‚Ή
    P_ADDR : in  STD_LOGIC_VECTOR (15 downto 0);         -- 
    P_DIN : in  STD_LOGIC_VECTOR (15 downto 0);          -- B,Lγ®ε€¤
    P_B : out  STD_LOGIC_VECTOR (15 downto 0);           -- Bγƒ¬γ‚Έγ‚Ήγ‚ΏγΈγ®ε‡Ίε
    P_L : out  STD_LOGIC_VECTOR (15 downto 0)            -- Lγƒ¬γ‚Έγ‚Ήγ‚ΏγΈγ®ε‡Ίε
  );
end tac_mmu;

architecture Behavioral of tac_mmu is
signal i_b : STD_LOGIC_VECTOR (15 downto 0);             -- 
signal i_l : STD_LOGIC_VECTOR (15 downto 0);             -- 
signal i_addr : STD_LOGIC_VECTOR (15 downto 0);          -- 

begin
  process(P_RESET, P_CLK)
  begin
    if (P_RESET='0') then
      i_b <= "0000000000000000";
      i_l <= "0000000000000000";
    elsif (P_CLK'event and P_CLK='1') then
      if (P_EN='1' and P_IOW='1') then
        if (P_IO_ADDR='0') then
          i_b <= P_DIN;
        else
          i_l <= P_DIN;
        end if;
      end if;
    end if;
  end process;

  P_B <= i_b;
  P_L <= i_l;
  i_addr <= P_ADDR;
  P_MMU_ADDR <= i_addr;
  P_INT <= '0'; -- δ»γγ¨γ“γ‚ζθ¨­ε®

end Behavioral;
