// Seed: 4070389904
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wor id_2;
  inout wire id_1;
  assign id_2 = 1;
  for (id_4 = id_4; 'b0; id_4 = -1) parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd4,
    parameter id_3  = 32'd76,
    parameter id_4  = 32'd83,
    parameter id_5  = 32'd7,
    parameter id_9  = 32'd59
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    _id_5,
    id_6,
    id_7[id_9 : id_5],
    id_8,
    _id_9,
    id_10,
    id_11,
    _id_12
);
  input wire _id_12;
  input wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_8
  );
  output wire _id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire _id_4;
  input wire _id_3;
  output logic [7:0] id_2;
  output wire id_1;
  logic [-1 : id_3] id_13[-1  ==  -1 : -1];
  ;
  localparam id_14 = 1;
  id_15 :
  assert property (@(posedge 1) id_3) id_2[1&id_12] = id_14[id_3||id_4+1 : id_4];
endmodule
