set ::env(PROJECT_NAME) mod3_calc
set ::env(DESIGN_TOP) mod3
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/mod3_calc/rtl/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/mod3_calc/rtl/rtl/mod3.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) OpenCores_designs
