
---------- Begin Simulation Statistics ----------
final_tick                                 1082723200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172877                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402736                       # Number of bytes of host memory used
host_op_rate                                   300092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.03                       # Real time elapsed on the host
host_tick_rate                               89983735                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2080117                       # Number of instructions simulated
sim_ops                                       3610838                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001083                       # Number of seconds simulated
sim_ticks                                  1082723200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               427330                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22918                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            455383                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237584                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          427330                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189746                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482516                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11907                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11519                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2361258                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1950889                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23008                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     346387                       # Number of branches committed
system.cpu.commit.bw_lim_events                599692                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          848405                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2080117                       # Number of instructions committed
system.cpu.commit.committedOps                3610838                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2326501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.552047                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1142992     49.13%     49.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       184609      7.94%     57.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       170163      7.31%     64.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       229045      9.85%     74.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       599692     25.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2326501                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73288                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10076                       # Number of function calls committed.
system.cpu.commit.int_insts                   3556585                       # Number of committed integer instructions.
system.cpu.commit.loads                        491532                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19908      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2849332     78.91%     79.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1275      0.04%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            35767      0.99%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6214      0.17%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11198      0.31%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12110      0.34%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6509      0.18%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1163      0.03%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472412     13.08%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159709      4.42%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19120      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3610838                       # Class of committed instruction
system.cpu.commit.refs                         663310                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2080117                       # Number of Instructions Simulated
system.cpu.committedOps                       3610838                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.301277                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.301277                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8216                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34737                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50014                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4534                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022991                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4664179                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289148                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1132764                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23072                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89940                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570446                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1985                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      190171                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           158                       # TLB misses on write requests
system.cpu.fetch.Branches                      482516                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    235335                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2213434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4308                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2817816                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           625                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46144                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178260                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             320661                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249491                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.041010                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2557915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.927039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1220839     47.73%     47.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74591      2.92%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59372      2.32%     52.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76584      2.99%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1126529     44.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2557915                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    120099                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66012                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    217272800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    217272400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    217272400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    217272400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    217272400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    217272400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8092400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8091600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       555600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       555600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       555200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       554800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4516000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4523600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4499600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77488800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77413200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77469200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1649884000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27196                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   374334                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.521289                       # Inst execution rate
system.cpu.iew.exec_refs                       762323                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     190162                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  687947                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                601446                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                930                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               561                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199893                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4459190                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572161                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32606                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4117838                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3357                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8374                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23072                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14571                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39310                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          265                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       109912                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28114                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19439                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7757                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5786442                       # num instructions consuming a value
system.cpu.iew.wb_count                       4096853                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567035                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3281113                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.513536                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4103368                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6380061                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3537506                       # number of integer regfile writes
system.cpu.ipc                               0.768476                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.768476                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25734      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3259088     78.52%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1297      0.03%     79.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39163      0.94%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4318      0.10%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1235      0.03%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6896      0.17%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14909      0.36%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13976      0.34%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7148      0.17%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2137      0.05%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               556689     13.41%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179284      4.32%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25304      0.61%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13269      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4150447                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90190                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              181866                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86614                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132064                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4034523                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10694048                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4010239                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5175542                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4458063                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4150447                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1127                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          848341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17108                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            395                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1269046                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2557915                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.622590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.666829                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1151125     45.00%     45.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              177781      6.95%     51.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301421     11.78%     63.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              340528     13.31%     77.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587060     22.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2557915                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.533336                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      235440                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           347                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13744                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4944                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               601446                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199893                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1547179                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2706809                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  834378                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4958711                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               47                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  49355                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339653                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14526                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4336                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11974345                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4592991                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6293288                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1163766                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76513                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23072                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                177670                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1334554                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            156405                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7281925                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19376                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                865                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    213156                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            914                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6186052                       # The number of ROB reads
system.cpu.rob.rob_writes                     9150792                       # The number of ROB writes
system.cpu.timesIdled                            1471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37760                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              419                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          636                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            636                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              116                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22672                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12035                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1330                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7945                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1362                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12035                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       942528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       942528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  942528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13397                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11222608                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29085992                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17423                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4102                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23494                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                898                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2097                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2097                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17423                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7596                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49682                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57278                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1259136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1426560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10256                       # Total snoops (count)
system.l2bus.snoopTraffic                       85248                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29774                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014375                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119033                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29346     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      428      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29774                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20283198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18745880                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3141999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       232056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           232056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       232056                       # number of overall hits
system.cpu.icache.overall_hits::total          232056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3279                       # number of overall misses
system.cpu.icache.overall_misses::total          3279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164308399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164308399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164308399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164308399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       235335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       235335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       235335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       235335                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013933                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50109.301311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50109.301311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50109.301311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50109.301311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          661                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          661                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          661                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          661                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2618                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2618                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2618                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2618                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131895999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131895999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131895999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131895999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011125                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50380.442704                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50380.442704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50380.442704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50380.442704                       # average overall mshr miss latency
system.cpu.icache.replacements                   2362                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       232056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          232056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164308399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164308399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       235335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       235335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50109.301311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50109.301311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          661                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          661                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131895999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131895999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50380.442704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50380.442704                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.454394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              196878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.352244                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.454394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            473288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           473288                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       666898                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           666898                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       666898                       # number of overall hits
system.cpu.dcache.overall_hits::total          666898                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34938                       # number of overall misses
system.cpu.dcache.overall_misses::total         34938                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1693106399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1693106399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1693106399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1693106399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       701836                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       701836                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       701836                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       701836                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049781                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049781                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48460.312525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48460.312525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48460.312525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48460.312525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          369                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               753                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.742364                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.250000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1769                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2772                       # number of writebacks
system.cpu.dcache.writebacks::total              2772                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22361                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22361                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22361                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22361                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12577                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16902                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577789599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577789599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577789599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250295778                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828085377                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024083                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45940.176433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45940.176433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45940.176433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57871.856185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48993.336706                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1586401600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1586401600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48358.530712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48358.530712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22324                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22324                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474350000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474350000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019773                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019773                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45258.086060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45258.086060                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       169650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         169650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106704799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106704799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50025.691045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50025.691045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103439599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103439599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49350.953721                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49350.953721                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4325                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4325                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250295778                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250295778                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57871.856185                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57871.856185                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.179098                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              628288                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.569719                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   747.060455                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.118643                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.224725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1420574                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1420574                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             806                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4946                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          876                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6628                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            806                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4946                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          876                       # number of overall hits
system.l2cache.overall_hits::total               6628                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1810                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7631                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3449                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12890                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1810                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7631                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3449                       # number of overall misses
system.l2cache.overall_misses::total            12890                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121954800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    520878400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240573200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    883406400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121954800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    520878400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240573200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    883406400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2616                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12577                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4325                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19518                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2616                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12577                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4325                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19518                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.691896                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606742                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.797457                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660416                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.691896                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606742                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.797457                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660416                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67378.342541                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68258.209933                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69751.580168                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68534.243600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67378.342541                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68258.209933                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69751.580168                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68534.243600                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1330                       # number of writebacks
system.l2cache.writebacks::total                 1330                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7625                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3431                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12866                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7625                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3431                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          531                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13397                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107474800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    459689600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212292819                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    779457219                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107474800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    459689600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212292819                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32269497                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    811726716                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.691896                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606265                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.793295                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659186                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.691896                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606265                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.793295                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686392                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59378.342541                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60287.160656                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61874.910813                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60582.715607                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59378.342541                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60287.160656                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61874.910813                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60771.180791                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60590.185564                       # average overall mshr miss latency
system.l2cache.replacements                      9356                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2772                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2772                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2772                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2772                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          338                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          338                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          531                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          531                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32269497                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32269497                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60771.180791                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60771.180791                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          735                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              735                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94761200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94761200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2097                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2097                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649499                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649499                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69575.036711                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69575.036711                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1362                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1362                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83865200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83865200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.649499                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.649499                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61575.036711                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61575.036711                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          806                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4211                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          876                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1810                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6269                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3449                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11528                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121954800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426117200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240573200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788645200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2616                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4325                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17421                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.691896                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598187                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.797457                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661730                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67378.342541                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67972.116765                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69751.580168                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68411.276891                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1810                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6263                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3431                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11504                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107474800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375824400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212292819                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    695592019                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.691896                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597615                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.793295                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660352                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59378.342541                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60007.089254                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61874.910813                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60465.231137                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3709.282010                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25430                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9356                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.718042                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.408428                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   280.804506                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2385.031902                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   898.379982                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.657191                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003274                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.582283                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219331                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032143                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905586                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1169                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1013                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          870                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1978                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285400                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714600                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315460                       # Number of tag accesses
system.l2cache.tags.data_accesses              315460                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1082723200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              857408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7625                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3431                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          531                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13397                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1330                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1330                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106989487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          450715381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    202807144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31387524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              791899536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106989487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106989487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78616585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78616585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78616585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106989487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         450715381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    202807144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31387524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             870516121                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                45078183200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 273096                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                   468647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   537.21                       # Real time elapsed on the host
host_tick_rate                               81895697                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   146711005                       # Number of instructions simulated
sim_ops                                     251763153                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043995                       # Number of seconds simulated
sim_ticks                                 43995460000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             13727908                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            707989                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16254988                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11439448                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        13727908                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2288460                       # Number of indirect misses.
system.cpu.branchPred.lookups                20281599                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2007302                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18163                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 114214070                       # number of cc regfile reads
system.cpu.cc_regfile_writes                148087697                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            708022                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   18865329                       # Number of branches committed
system.cpu.commit.bw_lim_events              39933916                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9056542                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            144630888                       # Number of instructions committed
system.cpu.commit.committedOps              248152315                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    107611841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.305995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.457762                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8792388      8.17%      8.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     36603927     34.01%     42.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15032106     13.97%     56.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7249504      6.74%     62.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     39933916     37.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    107611841                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15455673                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2002910                       # Number of function calls committed.
system.cpu.commit.int_insts                 238487063                       # Number of committed integer instructions.
system.cpu.commit.loads                      21254306                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         6364      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        204582721     82.44%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2643204      1.07%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1748      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            288      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu         3863495      1.56%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1004      0.00%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        1932910      0.78%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         1000      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      3861346      1.56%     87.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           40      0.00%     87.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1930148      0.78%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17391582      7.01%     95.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8071635      3.25%     98.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3862724      1.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1988      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         248152315                       # Class of committed instruction
system.cpu.commit.refs                       29327929                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   144630888                       # Number of Instructions Simulated
system.cpu.committedOps                     248152315                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.760478                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.760478                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           24                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           34                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           74                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            10                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              16858642                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              262770258                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 20492505                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  64619772                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 708510                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7274726                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    21923005                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            78                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     8083777                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.fetch.Branches                    20281599                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  15973104                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      92524991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6014                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      155176687                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           198                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1417020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184397                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           16720422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13446750                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.410843                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          109954155                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.410086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.836558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 35140128     31.96%     31.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7250084      6.59%     38.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4407432      4.01%     42.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3692031      3.36%     45.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 59464480     54.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            109954155                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  23602432                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13738874                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  13912836800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  13912837200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  13912837200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  13912837200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  13912837200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  13912837200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    529128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    529129600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        79200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        79200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        79600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        79600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)   1180031600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)   1180028400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)   1180024800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)   1180034800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   3002579600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   3002522400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   3002576400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   3002499600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   101265896400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           34495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               710046                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 19094681                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.296770                       # Inst execution rate
system.cpu.iew.exec_refs                     30006607                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    8083758                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1635488                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              22202491                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                108                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8059                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8099803                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           257208856                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              21922849                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            559231                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             252618585                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   106                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 708510                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   135                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           948241                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          591                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       948185                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        26181                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            591                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       391956                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         318090                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 362536121                       # num instructions consuming a value
system.cpu.iew.wb_count                     252365022                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.585042                       # average fanout of values written-back
system.cpu.iew.wb_producers                 212098697                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.294464                       # insts written-back per cycle
system.cpu.iew.wb_sent                      252371503                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                373364282                       # number of integer regfile reads
system.cpu.int_regfile_writes               211962243                       # number of integer regfile writes
system.cpu.ipc                               1.314962                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.314962                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             13075      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             208692558     82.43%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2643737      1.04%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1909      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 734      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  60      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   64      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              3872471      1.53%     85.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1207      0.00%     85.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1934967      0.76%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 58      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            1000      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         4059420      1.60%     87.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             192      0.00%     87.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1930920      0.76%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17630181      6.96%     95.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8084929      3.19%     98.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4307953      1.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2381      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              253177816                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16112134                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            32226966                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15867600                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           17289605                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              237052607                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          584097425                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    236497422                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         248976344                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  257208619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 253177816                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 237                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9056541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14604                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            208                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13471185                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     109954155                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.302576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.240840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7615244      6.93%      6.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26202560     23.83%     30.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25431342     23.13%     53.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26707464     24.29%     78.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            23997545     21.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       109954155                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.301854                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    15973138                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            56                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           2510958                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2486566                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             22202491                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8099803                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                78095131                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                        109988650                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      1                       # Number of system calls
system.cpu.rename.BlockCycles                 6206624                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             368361463                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                9231703                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 24426309                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     51                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    30                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             615259707                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              261863225                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           390261506                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  67351853                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1110                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 708510                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              11260118                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 21900042                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          24138608                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        390492724                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            741                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 46                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  22048849                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             49                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    324886782                       # The number of ROB reads
system.cpu.rob.rob_writes                   516760511                       # The number of ROB writes
system.cpu.timesIdled                            1587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         3636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           36                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           7269                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               36                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.membus.trans_dist::CleanEvict              371                       # Transaction distribution
system.membus.trans_dist::ReadExReq                44                       # Transaction distribution
system.membus.trans_dist::ReadExResp               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           381                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               425                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     425    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 425                       # Request fanout histogram
system.membus.reqLayer2.occupancy              392407                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             913093                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3584                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            79                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3984                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 50                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                50                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3585                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10414                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          489                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10903                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       222144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   235264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               429                       # Total snoops (count)
system.l2bus.snoopTraffic                        2368                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4064                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009350                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.096256                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4026     99.06%     99.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                       38      0.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4064                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              195999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2946782                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4165200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15969310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15969310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15969310                       # number of overall hits
system.cpu.icache.overall_hits::total        15969310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3794                       # number of overall misses
system.cpu.icache.overall_misses::total          3794                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60501200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60501200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60501200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60501200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15973104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15973104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15973104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15973104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000238                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000238                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15946.547180                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15946.547180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15946.547180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15946.547180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          322                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          322                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          322                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          322                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52114800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52114800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52114800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52114800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15010.023041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15010.023041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15010.023041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15010.023041                       # average overall mshr miss latency
system.cpu.icache.replacements                   3471                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15969310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15969310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3794                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60501200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60501200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15973104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15973104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15946.547180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15946.547180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          322                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          322                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52114800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52114800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15010.023041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15010.023041                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12131119                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3494.992509                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31949679                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31949679                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     29048118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29048118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29048118                       # number of overall hits
system.cpu.dcache.overall_hits::total        29048118                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          229                       # number of overall misses
system.cpu.dcache.overall_misses::total           229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11842000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11842000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11842000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11842000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     29048347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29048347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     29048347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29048347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51711.790393                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51711.790393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51711.790393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51711.790393                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                22                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.dcache.writebacks::total                42                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           85                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           19                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8325600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8325600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8325600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       561579                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8887179                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57816.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57816.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57816.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29556.789474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54522.570552                       # average overall mshr miss latency
system.cpu.dcache.replacements                    163                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20974526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20974526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8602400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8602400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20974705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20974705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48058.100559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48058.100559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           94                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5126000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5126000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54531.914894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54531.914894                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8073592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8073592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3239600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3239600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8073642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8073642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        64792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        64792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           50                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3199600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3199600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        63992                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        63992                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       561579                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       561579                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29556.789474                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 29556.789474                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.233129                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   824.857764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   199.142236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805525                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.194475                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          818                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          58096857                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         58096857                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            3158                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              39                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3209                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3158                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             39                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total               3209                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           314                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           105                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               426                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          314                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          105                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            7                       # number of overall misses
system.l2cache.overall_misses::total              426                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     21414800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7820800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       446793                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29682393                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     21414800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7820800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       446793                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29682393                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3472                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          144                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           19                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3635                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3472                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          144                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           19                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3635                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.090438                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.729167                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.368421                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.117194                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.090438                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.729167                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.368421                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.117194                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        68200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 74483.809524                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 63827.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69676.978873                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        68200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 74483.809524                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 63827.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69676.978873                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             37                       # number of writebacks
system.l2cache.writebacks::total                   37                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          314                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          104                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          314                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          104                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     18910800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6932400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       390793                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26233993                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     18910800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6932400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       390793                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26233993                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.090438                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.722222                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.368421                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.116919                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.090438                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.722222                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.368421                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.116919                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60225.477707                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66657.692308                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55827.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61727.042353                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60225.477707                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66657.692308                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55827.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61727.042353                       # average overall mshr miss latency
system.l2cache.replacements                       429                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           42                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           42                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           42                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           42                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           44                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             44                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3088000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3088000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           50                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.880000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.880000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70181.818182                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70181.818182                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           44                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           44                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2736000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2736000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62181.818182                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62181.818182                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         3158                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         3203                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          314                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           61                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          382                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     21414800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4732800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       446793                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26594393                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3472                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           94                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3585                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.090438                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.648936                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.368421                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.106555                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        68200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 77586.885246                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 63827.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69618.829843                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          314                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           60                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          381                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     18910800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4196400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       390793                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23497993                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.090438                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.638298                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.368421                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.106276                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60225.477707                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        69940                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55827.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61674.522310                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1443                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  429                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.363636                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.899431                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1166.159942                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1834.484382                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   941.751629                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   115.704616                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009253                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.284707                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447872                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229920                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028248                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3038                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                58581                       # Number of tag accesses
system.l2cache.tags.data_accesses               58581                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  43995460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           20032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            6656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        20032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          20032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2368                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              313                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              104                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            7                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  424                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            37                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  37                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             455320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             151288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher        10183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 616791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        455320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            455320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           53824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 53824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           53824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            455320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            151288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher        10183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                670615                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                45105738800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              689591265                       # Simulator instruction rate (inst/s)
host_mem_usage                                4416048                       # Number of bytes of host memory used
host_op_rate                               1183071988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.21                       # Real time elapsed on the host
host_tick_rate                              129461782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   146728682                       # Number of instructions simulated
sim_ops                                     251798522                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27555600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6409                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               917                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6096                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1871                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6409                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4538                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6965                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     350                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          778                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     22778                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    15601                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               939                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3391                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5183                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18890                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                17677                       # Number of instructions committed
system.cpu.commit.committedOps                  35369                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40001                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.884203                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.453080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27037     67.59%     67.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3152      7.88%     75.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2402      6.00%     81.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2227      5.57%     87.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5183     12.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40001                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2562                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.int_insts                     34338                       # Number of committed integer instructions.
system.cpu.commit.loads                          5395                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          282      0.80%      0.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            25464     72.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.03%     72.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              193      0.55%     73.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            136      0.38%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.63%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.31%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             178      0.50%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             248      0.70%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            188      0.53%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           106      0.30%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4591     12.98%     89.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2291      6.48%     96.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          804      2.27%     98.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          544      1.54%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35369                       # Class of committed instruction
system.cpu.commit.refs                           8230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       17677                       # Number of Instructions Simulated
system.cpu.committedOps                         35369                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.897098                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.897098                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           77                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          188                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          337                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            47                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17589                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  61287                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10877                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     14683                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    953                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1323                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7168                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3567                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        6965                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3863                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         31642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   363                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          33730                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1906                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.101105                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2221                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.489628                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.494860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.879136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27013     59.47%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      915      2.01%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1016      2.24%     63.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      967      2.13%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15514     34.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45425                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3407                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2169                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2313600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2313200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        48400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       112800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       112800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       114400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       113600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1116800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1119200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1115600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1115200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       19086800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1154                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4188                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.682634                       # Inst execution rate
system.cpu.iew.exec_refs                        10736                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3560                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10746                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8076                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                30                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4032                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               54249                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7176                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1336                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 47026                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     47                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    953                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    71                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              313                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2683                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1197                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1036                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            118                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     53864                       # num instructions consuming a value
system.cpu.iew.wb_count                         46341                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606583                       # average fanout of values written-back
system.cpu.iew.wb_producers                     32673                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.672691                       # insts written-back per cycle
system.cpu.iew.wb_sent                          46618                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    67658                       # number of integer regfile reads
system.cpu.int_regfile_writes                   36565                       # number of integer regfile writes
system.cpu.ipc                               0.256601                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.256601                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               645      1.33%      1.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 34697     71.75%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.03%     73.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   227      0.47%     73.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 231      0.48%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.51%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  128      0.26%     74.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  305      0.63%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  311      0.64%     76.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 210      0.43%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                180      0.37%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6371     13.17%     90.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3113      6.44%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1100      2.27%     98.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            582      1.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  48359                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3329                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6685                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3133                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5076                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  44385                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             135779                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        43208                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             68080                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      53958                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     48359                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 291                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               318                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            163                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45425                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.064590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.526467                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28056     61.76%     61.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3350      7.37%     69.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3570      7.86%     77.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3927      8.65%     85.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6522     14.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45425                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.701984                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3888                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            59                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               105                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              128                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8076                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4032                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   20163                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68889                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12112                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 42454                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    346                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11765                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    357                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   134                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                148776                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  58855                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               69123                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     15026                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1830                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    953                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2923                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26693                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4953                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            86805                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2646                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2508                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        89077                       # The number of ROB reads
system.cpu.rob.rob_writes                      113974                       # The number of ROB writes
system.cpu.timesIdled                             278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           61                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1456                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               61                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict              370                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           420                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               426                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     426    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 426                       # Request fanout histogram
system.membus.reqLayer2.occupancy              380444                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             919756                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 717                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           129                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1046                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            717                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1317                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          867                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2184                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               447                       # Total snoops (count)
system.l2bus.snoopTraffic                        1984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1175                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.051915                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.221950                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1114     94.81%     94.81% # Request fanout histogram
system.l2bus.snoop_fanout::1                       61      5.19%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1175                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              346800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               678343                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              526800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27555600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3318                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3318                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3318                       # number of overall hits
system.cpu.icache.overall_hits::total            3318                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          545                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            545                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          545                       # number of overall misses
system.cpu.icache.overall_misses::total           545                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24792800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24792800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24792800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24792800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3863                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.141082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.141082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.141082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.141082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45491.376147                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45491.376147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45491.376147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45491.376147                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          106                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          439                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18833200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18833200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18833200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18833200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.113642                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.113642                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.113642                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.113642                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42900.227790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42900.227790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42900.227790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42900.227790                       # average overall mshr miss latency
system.cpu.icache.replacements                    439                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3318                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3318                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          545                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           545                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24792800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24792800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.141082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.141082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45491.376147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45491.376147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18833200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18833200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.113642                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.113642                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42900.227790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42900.227790                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3883215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               695                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5587.359712                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8165                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9205                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9205                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9205                       # number of overall hits
system.cpu.dcache.overall_hits::total            9205                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          453                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            453                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          453                       # number of overall misses
system.cpu.dcache.overall_misses::total           453                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20705600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20705600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20705600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20705600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9658                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9658                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046904                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046904                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046904                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45707.726269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45707.726269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45707.726269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45707.726269                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                29                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           98                       # number of writebacks
system.cpu.dcache.writebacks::total                98                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10037600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10037600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10037600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3282340                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13319940                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024125                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024125                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029923                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43079.828326                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43079.828326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43079.828326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58613.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46089.757785                       # average overall mshr miss latency
system.cpu.dcache.replacements                    289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20181600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20181600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45659.728507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45659.728507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9522400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9522400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42893.693694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42893.693694                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       524000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       524000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47636.363636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47636.363636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       515200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       515200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46836.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46836.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3282340                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3282340                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58613.214286                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58613.214286                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29107707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1313                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          22168.855293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   831.585493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   192.414507                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.812095                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.187905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          175                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          849                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          633                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.170898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.829102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             19605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            19605                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             191                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              98                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 301                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            191                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             98                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                301                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           248                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           135                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               427                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          248                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          135                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           44                       # number of overall misses
system.l2cache.overall_misses::total              427                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16699600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8929600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3149954                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28779154                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16699600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8929600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3149954                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28779154                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          439                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          233                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             728                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          439                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          233                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            728                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.564920                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.579399                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.785714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.586538                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.564920                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.579399                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.785714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.586538                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67337.096774                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66145.185185                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71589.863636                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67398.487119                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67337.096774                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66145.185185                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71589.863636                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67398.487119                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             31                       # number of writebacks
system.l2cache.writebacks::total                   31                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          248                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          135                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          248                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          135                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          427                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14715600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7849600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2797954                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25363154                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14715600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7849600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2797954                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25363154                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.564920                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.579399                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.785714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.586538                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.564920                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.579399                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.785714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.586538                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59337.096774                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58145.185185                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63589.863636                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59398.487119                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59337.096774                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58145.185185                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63589.863636                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59398.487119                       # average overall mshr miss latency
system.l2cache.replacements                       447                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           98                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           98                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           98                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           98                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       460000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       460000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 76666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       412000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       412000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          191                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           93                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          296                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          129                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16699600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8469600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3149954                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28319154                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          439                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          222                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          717                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.564920                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.581081                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.785714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.587169                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67337.096774                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65655.813953                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71589.863636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67266.399050                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          248                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          129                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          421                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14715600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7437600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2797954                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24951154                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.564920                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.581081                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.785714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.587169                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59337.096774                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57655.813953                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63589.863636                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59266.399050                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19738                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4543                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.344706                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    47.126058                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1261.783424                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1785.737881                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   890.402123                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   110.950514                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011505                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.308053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.435971                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217383                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027088                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          940                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          892                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2747                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.229492                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12079                       # Number of tag accesses
system.l2cache.tags.data_accesses               12079                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27555600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15872                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              248                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              135                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           44                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  427                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            31                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  31                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          575999071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          313547881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    102193384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              991740336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     575999071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         575999071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        71999884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              71999884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        71999884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         575999071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         313547881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    102193384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1063740220                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
