{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718940611323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718940611331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:30:11 2024 " "Processing started: Thu Jun 20 21:30:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718940611331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940611331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940611331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718940612056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718940612056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcache " "Found entity 1: dcache" {  } { { "dcache/dcache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/dcache/dcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign/extensiondesigno.v 1 1 " "Found 1 design units, including 1 entities, in source file sign/extensiondesigno.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensiondesigno " "Found entity 1: extensiondesigno" {  } { { "sign/extensiondesigno.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/sign/extensiondesigno.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodification/decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodification/decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 icache " "Found entity 1: icache" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/bancoderegistros.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/bancoderegistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoDeRegistros " "Found entity 1: BancoDeRegistros" {  } { { "regfile/BancoDeRegistros.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/regfile/BancoDeRegistros.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_recia/alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_recia/alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALU_recia/ALUNBits.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALUNBits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo_fpga " "Found entity 1: monociclo_fpga" {  } { { "monociclo_fpga.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/divFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/Disp7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_recia/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_recia/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_recia/ALU.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_recia/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_recia/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU_recia/fulladder/fulladder.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/fulladder/fulladder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll1bit/sll1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sll1bit/sll1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll1bit " "Found entity 1: sll1bit" {  } { { "sll1bit/sll1bit.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/sll1bit/sll1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718940620340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620340 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "monociclo.v(137) " "Verilog HDL Instantiation warning at monociclo.v(137): instance has no name" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 137 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718940620346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo_fpga " "Elaborating entity \"monociclo_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718940620398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:PC " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:PC\"" {  } { { "monociclo_fpga.v" "PC" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tipo_j_w monociclo.v(37) " "Verilog HDL or VHDL warning at monociclo.v(37): object \"tipo_j_w\" assigned a value but never read" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718940620402 "|monociclo_fpga|monociclo:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icache monociclo:PC\|icache:icache_u0 " "Elaborating entity \"icache\" for hierarchy \"monociclo:PC\|icache:icache_u0\"" {  } { { "monociclo.v" "icache_u0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620433 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 31 icache.v(25) " "Verilog HDL warning at icache.v(25): number of words (39) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1718940620438 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 icache.v(16) " "Net \"memoria.data_a\" at icache.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718940620439 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 icache.v(16) " "Net \"memoria.waddr_a\" at icache.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718940620439 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 icache.v(16) " "Net \"memoria.we_a\" at icache.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718940620440 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoDeRegistros monociclo:PC\|BancoDeRegistros:registerFile " "Elaborating entity \"BancoDeRegistros\" for hierarchy \"monociclo:PC\|BancoDeRegistros:registerFile\"" {  } { { "monociclo.v" "registerFile" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensiondesigno monociclo:PC\|extensiondesigno:extend_u3 " "Elaborating entity \"extensiondesigno\" for hierarchy \"monociclo:PC\|extensiondesigno:extend_u3\"" {  } { { "monociclo.v" "extend_u3" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador monociclo:PC\|decodificador:decode_u0 " "Elaborating entity \"decodificador\" for hierarchy \"monociclo:PC\|decodificador:decode_u0\"" {  } { { "monociclo.v" "decode_u0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620472 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memread_o decodificador.v(16) " "Verilog HDL Always Construct warning at decodificador.v(16): inferring latch(es) for variable \"memread_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718940620473 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwrite_o decodificador.v(16) " "Verilog HDL Always Construct warning at decodificador.v(16): inferring latch(es) for variable \"memwrite_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718940620473 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg_o decodificador.v(16) " "Verilog HDL Always Construct warning at decodificador.v(16): inferring latch(es) for variable \"memtoreg_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718940620474 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_o decodificador.v(16) " "Verilog HDL Always Construct warning at decodificador.v(16): inferring latch(es) for variable \"branch_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718940620474 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zerom_o decodificador.v(16) " "Verilog HDL Always Construct warning at decodificador.v(16): inferring latch(es) for variable \"zerom_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718940620474 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tipoJ_o decodificador.v(16) " "Verilog HDL Always Construct warning at decodificador.v(16): inferring latch(es) for variable \"tipoJ_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718940620474 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop_o decodificador.v(16) " "Verilog HDL Always Construct warning at decodificador.v(16): inferring latch(es) for variable \"aluop_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718940620474 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[0\] decodificador.v(16) " "Inferred latch for \"aluop_o\[0\]\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[1\] decodificador.v(16) " "Inferred latch for \"aluop_o\[1\]\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[2\] decodificador.v(16) " "Inferred latch for \"aluop_o\[2\]\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[3\] decodificador.v(16) " "Inferred latch for \"aluop_o\[3\]\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[4\] decodificador.v(16) " "Inferred latch for \"aluop_o\[4\]\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tipoJ_o decodificador.v(16) " "Inferred latch for \"tipoJ_o\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zerom_o decodificador.v(16) " "Inferred latch for \"zerom_o\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_o decodificador.v(16) " "Inferred latch for \"branch_o\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg_o decodificador.v(16) " "Inferred latch for \"memtoreg_o\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwrite_o decodificador.v(16) " "Inferred latch for \"memwrite_o\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memread_o decodificador.v(16) " "Inferred latch for \"memread_o\" at decodificador.v(16)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620475 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl monociclo:PC\|AluControl:AluCtrl " "Elaborating entity \"AluControl\" for hierarchy \"monociclo:PC\|AluControl:AluCtrl\"" {  } { { "monociclo.v" "AluCtrl" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620484 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AluControl.v(14) " "Verilog HDL Case Statement warning at AluControl.v(14): incomplete case statement has no default case item" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718940620485 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AluControl.v(39) " "Verilog HDL Case Statement warning at AluControl.v(39): incomplete case statement has no default case item" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718940620485 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AluControl.v(11) " "Verilog HDL Case Statement warning at AluControl.v(11): incomplete case statement has no default case item" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718940620485 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluoperacion_o AluControl.v(11) " "Verilog HDL Always Construct warning at AluControl.v(11): inferring latch(es) for variable \"aluoperacion_o\", which holds its previous value in one or more paths through the always construct" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718940620485 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[0\] AluControl.v(11) " "Inferred latch for \"aluoperacion_o\[0\]\" at AluControl.v(11)" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620485 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[1\] AluControl.v(11) " "Inferred latch for \"aluoperacion_o\[1\]\" at AluControl.v(11)" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620485 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[2\] AluControl.v(11) " "Inferred latch for \"aluoperacion_o\[2\]\" at AluControl.v(11)" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620485 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[3\] AluControl.v(11) " "Inferred latch for \"aluoperacion_o\[3\]\" at AluControl.v(11)" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940620485 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1bit monociclo:PC\|sll1bit:sll1 " "Elaborating entity \"sll1bit\" for hierarchy \"monociclo:PC\|sll1bit:sll1\"" {  } { { "monociclo.v" "sll1" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUNBits monociclo:PC\|ALUNBits:comb_235 " "Elaborating entity \"ALUNBits\" for hierarchy \"monociclo:PC\|ALUNBits:comb_235\"" {  } { { "monociclo.v" "comb_235" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620491 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALUNBits.v(83) " "Verilog HDL warning at ALUNBits.v(83): converting signed shift amount to unsigned" {  } { { "ALU_recia/ALUNBits.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALUNBits.v" 83 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1718940620493 "|monociclo_fpga|monociclo:PC|ALUNBits:comb_203"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c_o ALUNBits.v(11) " "Output port \"c_o\" at ALUNBits.v(11) has no driver" {  } { { "ALU_recia/ALUNBits.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALUNBits.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718940620493 "|monociclo_fpga|monociclo:PC|ALUNBits:comb_203"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU monociclo:PC\|ALUNBits:comb_235\|ALU:alubucle\[0\].ALUBit0 " "Elaborating entity \"ALU\" for hierarchy \"monociclo:PC\|ALUNBits:comb_235\|ALU:alubucle\[0\].ALUBit0\"" {  } { { "ALU_recia/ALUNBits.v" "alubucle\[0\].ALUBit0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALUNBits.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder monociclo:PC\|ALUNBits:comb_235\|ALU:alubucle\[0\].ALUBit0\|fulladder:fa1bit " "Elaborating entity \"fulladder\" for hierarchy \"monociclo:PC\|ALUNBits:comb_235\|ALU:alubucle\[0\].ALUBit0\|fulladder:fa1bit\"" {  } { { "ALU_recia/ALU.v" "fa1bit" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache monociclo:PC\|dcache:dcache_u0 " "Elaborating entity \"dcache\" for hierarchy \"monociclo:PC\|dcache:dcache_u0\"" {  } { { "monociclo.v" "dcache_u0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFreq divFreq:divisor " "Elaborating entity \"divFreq\" for hierarchy \"divFreq:divisor\"" {  } { { "monociclo_fpga.v" "divisor" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp7segs Disp7segs:disp_0 " "Elaborating entity \"Disp7segs\" for hierarchy \"Disp7segs:disp_0\"" {  } { { "monociclo_fpga.v" "disp_0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940620597 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:PC\|BancoDeRegistros:registerFile\|Registros " "RAM logic \"monociclo:PC\|BancoDeRegistros:registerFile\|Registros\" is uninferred due to asynchronous read logic" {  } { { "regfile/BancoDeRegistros.v" "Registros" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/regfile/BancoDeRegistros.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1718940620898 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:PC\|dcache:dcache_u0\|datacache " "RAM logic \"monociclo:PC\|dcache:dcache_u0\|datacache\" is uninferred due to asynchronous read logic" {  } { { "dcache/dcache.v" "datacache" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/dcache/dcache.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1718940620898 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718940620898 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/db/monociclo.ram0_BancoDeRegistros_1bfeb4ee.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/db/monociclo.ram0_BancoDeRegistros_1bfeb4ee.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1718940621428 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monociclo:PC\|decodificador:decode_u0\|aluop_o\[4\] monociclo:PC\|decodificador:decode_u0\|branch_o " "Duplicate LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|aluop_o\[4\]\" merged with LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|branch_o\"" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1718940623895 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monociclo:PC\|decodificador:decode_u0\|aluop_o\[1\] monociclo:PC\|decodificador:decode_u0\|aluop_o\[0\] " "Duplicate LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|aluop_o\[1\]\" merged with LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|aluop_o\[0\]\"" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1718940623895 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1718940623895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|memread_o " "Latch monociclo:PC\|decodificador:decode_u0\|memread_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718940623896 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718940623896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|memtoreg_o " "Latch monociclo:PC\|decodificador:decode_u0\|memtoreg_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[6\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[6\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718940623897 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718940623897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|branch_o " "Latch monociclo:PC\|decodificador:decode_u0\|branch_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718940623897 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718940623897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|aluop_o\[2\] " "Latch monociclo:PC\|decodificador:decode_u0\|aluop_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718940623897 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718940623897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|aluop_o\[0\] " "Latch monociclo:PC\|decodificador:decode_u0\|aluop_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718940623897 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718940623897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|memwrite_o " "Latch monociclo:PC\|decodificador:decode_u0\|memwrite_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718940623897 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718940623897 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divFreq.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/divFreq.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718940623909 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718940623909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718940627281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:PC\|decodificador:decode_u0\|aluop_o\[2\] " "LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|aluop_o\[2\]\" is permanently enabled" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718940629608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:PC\|decodificador:decode_u0\|aluop_o\[0\] " "LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|aluop_o\[0\]\" is permanently enabled" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718940629608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:PC\|decodificador:decode_u0\|branch_o " "LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|branch_o\" is permanently enabled" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718940629608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:PC\|decodificador:decode_u0\|memtoreg_o " "LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|memtoreg_o\" is permanently enabled" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718940629608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:PC\|decodificador:decode_u0\|memread_o " "LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|memread_o\" is permanently enabled" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718940629608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:PC\|decodificador:decode_u0\|memwrite_o " "LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|memwrite_o\" is permanently enabled" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718940629609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718940630483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718940630762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718940630762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4530 " "Implemented 4530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718940630971 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718940630971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4472 " "Implemented 4472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718940630971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718940630971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718940630994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:30:30 2024 " "Processing ended: Thu Jun 20 21:30:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718940630994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718940630994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718940630994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718940630994 ""}
