finished_rom.v,verilog,xil_defaultlib,../../../../lab6_2.gen/sources_1/ip/finished_rom/sim/finished_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
