Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jul  5 13:07:00 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                           Logical Path                                          | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive |  End Point Pin Primitive |        Start Point Pin        |                           End Point Pin                          |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
| Path #1   | 10.000      | 9.496      | 1.423(15%)  | 8.073(85%) | -0.119     | 0.200 | 0.035             | Safely Timed       | Same Clock        | 3            | 2      | FDRE/C-(96)-SRLC32E-(1)-CARRY4-CARRY4-FDRE/D                                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | yes_output_reg.dout_reg_reg/C | I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D                 |
| Path #2   | 10.000      | 9.257      | 0.456(5%)   | 8.801(95%) | 0.077      | 0.219 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #3   | 10.000      | 9.254      | 0.456(5%)   | 8.798(95%) | 0.090      | 0.235 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[6]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[6]  | read_addr_reg[3]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]  |
| Path #4   | 10.000      | 9.229      | 0.518(6%)   | 8.711(94%) | 0.070      | 0.240 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[5]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[5]  | i_intcap.CAP_ADDR_O_reg[2]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]  |
| Path #5   | 10.000      | 9.223      | 0.456(5%)   | 8.767(95%) | 0.086      | 0.262 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[8]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[8]  | i_intcap.CAP_ADDR_O_reg[5]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]  |
| Path #6   | 10.000      | 9.298      | 0.456(5%)   | 8.842(95%) | 0.081      | 0.305 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #7   | 10.000      | 9.169      | 0.456(5%)   | 8.713(95%) | 0.088      | 0.317 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[4]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[4]  | i_intcap.CAP_ADDR_O_reg[1]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]  |
| Path #8   | 10.000      | 9.311      | 0.456(5%)   | 8.855(95%) | 0.123      | 0.334 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #9   | 10.000      | 9.157      | 0.456(5%)   | 8.701(95%) | 0.103      | 0.345 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[6]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[6]  | read_addr_reg[3]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]  |
| Path #10  | 10.000      | 9.444      | 2.702(29%)  | 6.742(71%) | -0.050     | 0.368 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[5][9]/D                                           |
| Path #11  | 10.000      | 9.103      | 0.456(6%)   | 8.647(94%) | 0.072      | 0.368 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[4]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[4]  | i_intcap.CAP_ADDR_O_reg[1]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]  |
| Path #12  | 10.000      | 9.433      | 2.702(29%)  | 6.731(71%) | -0.052     | 0.377 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[2][9]/D                                           |
| Path #13  | 10.000      | 9.478      | 2.483(27%)  | 6.995(73%) | -0.050     | 0.378 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[15][11]/D                                         |
| Path #14  | 10.000      | 9.144      | 0.456(5%)   | 8.688(95%) | 0.128      | 0.383 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #15  | 10.000      | 9.447      | 2.483(27%)  | 6.964(73%) | -0.030     | 0.384 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[14][11]/D                                         |
| Path #16  | 10.000      | 9.565      | 1.846(20%)  | 7.719(80%) | -0.041     | 0.390 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(257)-LUT6-(1)-CARRY4-CARRY4-LUT4-(4)-LUT4-(2)-LUT6-(1)-LUT6-(2)-LUT6-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 257         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[2]/C           | o_ddr_mem_read_DV_reg/D                                          |
| Path #17  | 10.000      | 7.010      | 0.456(7%)   | 6.554(93%) | -2.306     | 0.406 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[16]/C     | cache_val_reg[42][16]/D                                          |
| Path #18  | 10.000      | 9.435      | 1.864(20%)  | 7.571(80%) | -0.053     | 0.409 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(257)-LUT6-(1)-CARRY4-CARRY4-LUT6-(3)-LUT5-(3)-LUT6-(25)-LUT6-(1)-LUT6-(1)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 257         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[3]/C           | r_cache_value_reg[0]/D                                           |
| Path #19  | 10.000      | 9.064      | 0.456(6%)   | 8.608(94%) | 0.081      | 0.416 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[7]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[7]  | i_intcap.CAP_ADDR_O_reg[4]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]  |
| Path #20  | 10.000      | 9.181      | 0.456(5%)   | 8.725(95%) | 0.083      | 0.424 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #21  | 10.000      | 9.087      | 0.456(6%)   | 8.631(94%) | 0.115      | 0.427 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[10]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[10] | i_intcap.CAP_ADDR_O_reg[7]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] |
| Path #22  | 10.000      | 9.100      | 0.456(6%)   | 8.644(94%) | 0.128      | 0.427 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[4]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[4]  | i_intcap.CAP_ADDR_O_reg[1]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]  |
| Path #23  | 10.000      | 9.097      | 0.456(6%)   | 8.641(94%) | 0.138      | 0.440 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[5]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[5]  | read_addr_reg[2]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]  |
| Path #24  | 10.000      | 6.895      | 0.456(7%)   | 6.439(93%) | -2.407     | 0.440 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[9]/C      | cache_val_reg[82][9]/D                                           |
| Path #25  | 10.000      | 6.801      | 0.456(7%)   | 6.345(93%) | -2.480     | 0.441 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[10]/C     | cache_val_reg[16][10]/D                                          |
| Path #26  | 10.000      | 9.422      | 2.483(27%)  | 6.939(73%) | -0.021     | 0.441 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[9][11]/D                                          |
| Path #27  | 10.000      | 9.041      | 0.456(6%)   | 8.585(94%) | 0.083      | 0.441 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[11]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[11] | i_intcap.CAP_ADDR_O_reg[8]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] |
| Path #28  | 10.000      | 9.164      | 0.456(5%)   | 8.708(95%) | 0.083      | 0.441 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #29  | 10.000      | 9.432      | 1.423(16%)  | 8.009(84%) | 0.059      | 0.441 | 0.035             | Safely Timed       | Same Clock        | 3            | 2      | FDRE/C-(96)-SRLC32E-(1)-CARRY4-CARRY4-FDRE/D                                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | yes_output_reg.dout_reg_reg/C | I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D                 |
| Path #30  | 10.000      | 9.048      | 0.456(6%)   | 8.592(94%) | 0.093      | 0.443 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[11]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[11] | i_intcap.CAP_ADDR_O_reg[8]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] |
| Path #31  | 10.000      | 9.037      | 0.456(6%)   | 8.581(94%) | 0.090      | 0.452 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[5]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[5]  | read_addr_reg[2]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]  |
| Path #32  | 10.000      | 9.391      | 2.702(29%)  | 6.689(71%) | -0.050     | 0.456 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[14][9]/D                                          |
| Path #33  | 10.000      | 6.952      | 0.456(7%)   | 6.496(93%) | -2.306     | 0.464 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[16]/C     | cache_val_reg[33][16]/D                                          |
| Path #34  | 10.000      | 9.012      | 0.456(6%)   | 8.556(94%) | 0.087      | 0.474 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #35  | 10.000      | 9.415      | 2.702(29%)  | 6.713(71%) | -0.050     | 0.476 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[15][9]/D                                          |
| Path #36  | 10.000      | 9.374      | 2.702(29%)  | 6.672(71%) | -0.052     | 0.483 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[8][9]/D                                           |
| Path #37  | 10.000      | 9.028      | 0.518(6%)   | 8.510(94%) | 0.115      | 0.486 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[5]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[5]  | i_intcap.CAP_ADDR_O_reg[2]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]  |
| Path #38  | 10.000      | 8.995      | 0.518(6%)   | 8.477(94%) | 0.086      | 0.490 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[5]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[5]  | i_intcap.CAP_ADDR_O_reg[2]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]  |
| Path #39  | 10.000      | 9.386      | 2.483(27%)  | 6.903(73%) | -0.028     | 0.494 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[12][11]/D                                         |
| Path #40  | 10.000      | 6.875      | 0.580(9%)   | 6.295(91%) | -2.495     | 0.497 | 0.211             | Safely Timed       | Same Group        | 1            | 1      | FDRE/C-(170)-LUT5-(1)-FDRE/D                                                                    | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_ready_reg/C             | o_mem_read_data_reg[100]/D                                       |
| Path #41  | 10.000      | 9.396      | 1.846(20%)  | 7.550(80%) | -0.100     | 0.498 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(257)-LUT6-(1)-CARRY4-CARRY4-LUT4-(4)-LUT4-(2)-LUT6-(1)-LUT6-(2)-LUT6-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 257         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[2]/C           | state_reg[7]/D                                                   |
| Path #42  | 10.000      | 6.914      | 0.456(7%)   | 6.458(93%) | -2.310     | 0.498 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[15]/C     | cache_val_reg[92][15]/D                                          |
| Path #43  | 10.000      | 6.823      | 0.580(9%)   | 6.243(91%) | -2.497     | 0.499 | 0.211             | Safely Timed       | Same Group        | 1            | 1      | FDRE/C-(170)-LUT5-(1)-FDRE/D                                                                    | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_ready_reg/C             | o_mem_read_data_reg[99]/D                                        |
| Path #44  | 10.000      | 6.797      | 0.456(7%)   | 6.341(93%) | -2.406     | 0.505 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[9]/C      | cache_val_reg[95][9]/D                                           |
| Path #45  | 10.000      | 7.015      | 0.580(9%)   | 6.435(91%) | -2.297     | 0.509 | 0.211             | Safely Timed       | Same Group        | 1            | 1      | FDRE/C-(170)-LUT5-(1)-FDRE/D                                                                    | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_ready_reg/C             | o_mem_read_data_reg[42]/D                                        |
| Path #46  | 10.000      | 6.908      | 0.456(7%)   | 6.452(93%) | -2.305     | 0.509 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[16]/C     | cache_val_reg[18][16]/D                                          |
| Path #47  | 10.000      | 7.010      | 0.580(9%)   | 6.430(91%) | -2.297     | 0.513 | 0.211             | Safely Timed       | Same Group        | 1            | 1      | FDRE/C-(170)-LUT5-(1)-FDRE/D                                                                    | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_ready_reg/C             | o_mem_read_data_reg[33]/D                                        |
| Path #48  | 10.000      | 8.966      | 0.456(6%)   | 8.510(94%) | 0.086      | 0.519 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[8]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[8]  | i_intcap.CAP_ADDR_O_reg[5]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]  |
| Path #49  | 10.000      | 9.327      | 2.483(27%)  | 6.844(73%) | -0.047     | 0.520 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[13][11]/D                                         |
| Path #50  | 10.000      | 6.995      | 0.580(9%)   | 6.415(91%) | -2.297     | 0.528 | 0.211             | Safely Timed       | Same Group        | 1            | 1      | FDRE/C-(170)-LUT5-(1)-FDRE/D                                                                    | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_ready_reg/C             | o_mem_read_data_reg[58]/D                                        |
| Path #51  | 10.000      | 8.958      | 0.456(6%)   | 8.502(94%) | 0.088      | 0.528 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #52  | 10.000      | 8.972      | 0.456(6%)   | 8.516(94%) | 0.106      | 0.533 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[6]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[6]  | read_addr_reg[3]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]  |
| Path #53  | 10.000      | 9.105      | 0.456(6%)   | 8.649(94%) | 0.117      | 0.533 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #54  | 10.000      | 6.938      | 0.456(7%)   | 6.482(93%) | -2.235     | 0.535 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[15]/C     | cache_val_reg[33][15]/D                                          |
| Path #55  | 10.000      | 9.336      | 1.423(16%)  | 7.913(84%) | 0.058      | 0.536 | 0.035             | Safely Timed       | Same Clock        | 3            | 2      | FDRE/C-(96)-SRLC32E-(1)-CARRY4-CARRY4-FDRE/D                                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | yes_output_reg.dout_reg_reg/C | I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D                 |
| Path #56  | 10.000      | 8.950      | 0.456(6%)   | 8.494(94%) | 0.088      | 0.537 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[13] | i_intcap.CAP_ADDR_O_reg[10]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] |
| Path #57  | 10.000      | 9.295      | 2.483(27%)  | 6.812(73%) | -0.028     | 0.538 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[8][11]/D                                          |
| Path #58  | 10.000      | 8.952      | 0.456(6%)   | 8.496(94%) | 0.094      | 0.540 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[4]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[4]  | i_intcap.CAP_ADDR_O_reg[1]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]  |
| Path #59  | 10.000      | 6.869      | 0.456(7%)   | 6.413(93%) | -2.307     | 0.546 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[16]/C     | cache_val_reg[44][16]/D                                          |
| Path #60  | 10.000      | 6.499      | 0.518(8%)   | 5.981(92%) | -2.714     | 0.548 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(42)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[65]/C     | cache_val_reg[1][65]/D                                           |
| Path #61  | 10.000      | 9.281      | 2.702(30%)  | 6.579(70%) | -0.052     | 0.550 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[10][9]/D                                          |
| Path #62  | 10.000      | 8.919      | 0.456(6%)   | 8.463(94%) | 0.071      | 0.551 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #63  | 10.000      | 8.941      | 0.456(6%)   | 8.485(94%) | 0.094      | 0.552 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[13] | i_intcap.CAP_ADDR_O_reg[10]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] |
| Path #64  | 10.000      | 9.275      | 2.058(23%)  | 7.217(77%) | -0.053     | 0.556 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(257)-LUT6-(1)-CARRY4-CARRY4-LUT4-(5)-LUT5-(5)-LUT6-(7)-LUT6-(1)-LUT6-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 257         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[2]/C           | r_cache_value_reg[3]/D                                           |
| Path #65  | 10.000      | 8.948      | 0.456(6%)   | 8.492(94%) | 0.105      | 0.556 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #66  | 10.000      | 6.829      | 0.456(7%)   | 6.373(93%) | -2.307     | 0.558 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[16]/C     | cache_val_reg[17][16]/D                                          |
| Path #67  | 10.000      | 8.952      | 0.456(6%)   | 8.496(94%) | -0.002     | 0.568 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #68  | 10.000      | 8.907      | 0.456(6%)   | 8.451(94%) | 0.078      | 0.570 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[8]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[8]  | read_addr_reg[5]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]  |
| Path #69  | 10.000      | 8.916      | 0.456(6%)   | 8.460(94%) | 0.089      | 0.572 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[6]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[6]  | read_addr_reg[3]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]  |
| Path #70  | 10.000      | 6.675      | 0.456(7%)   | 6.219(93%) | -2.475     | 0.572 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[11]/C     | cache_val_reg[43][11]/D                                          |
| Path #71  | 10.000      | 8.891      | 0.518(6%)   | 8.373(94%) | 0.064      | 0.572 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[5]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[5]  | i_intcap.CAP_ADDR_O_reg[2]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]  |
| Path #72  | 10.000      | 6.760      | 0.456(7%)   | 6.304(93%) | -2.407     | 0.575 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[9]/C      | cache_val_reg[92][9]/D                                           |
| Path #73  | 10.000      | 6.835      | 0.456(7%)   | 6.379(93%) | -2.312     | 0.575 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[15]/C     | cache_val_reg[89][15]/D                                          |
| Path #74  | 10.000      | 8.910      | 0.456(6%)   | 8.454(94%) | 0.088      | 0.577 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[4]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[4]  | i_intcap.CAP_ADDR_O_reg[1]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]  |
| Path #75  | 10.000      | 8.926      | 0.456(6%)   | 8.470(94%) | 0.105      | 0.578 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[4]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[4]  | read_addr_reg[1]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| Path #76  | 10.000      | 9.078      | 0.456(6%)   | 8.622(94%) | 0.135      | 0.578 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #77  | 10.000      | 8.922      | 0.456(6%)   | 8.466(94%) | 0.102      | 0.579 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #78  | 10.000      | 9.282      | 2.483(27%)  | 6.799(73%) | -0.023     | 0.579 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[11][11]/D                                         |
| Path #79  | 10.000      | 8.917      | 0.456(6%)   | 8.461(94%) | 0.097      | 0.579 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[8]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[8]  | i_intcap.CAP_ADDR_O_reg[5]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]  |
| Path #80  | 10.000      | 6.591      | 0.580(9%)   | 6.011(91%) | -2.646     | 0.582 | 0.211             | Safely Timed       | Same Group        | 1            | 1      | FDRE/C-(44)-LUT2-(1)-FDRE/D                                                                     | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[17]/C     | probeDelay1_reg[17]/D                                            |
| Path #81  | 10.000      | 8.905      | 0.456(6%)   | 8.449(94%) | 0.088      | 0.582 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[8]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[8]  | read_addr_reg[5]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]  |
| Path #82  | 10.000      | 9.024      | 0.456(6%)   | 8.568(94%) | 0.084      | 0.582 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #83  | 10.000      | 9.315      | 2.058(23%)  | 7.257(77%) | -0.098     | 0.583 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(257)-LUT6-(1)-CARRY4-CARRY4-LUT4-(5)-LUT5-(5)-LUT6-(1)-LUT6-(2)-LUT5-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 257         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[2]/C           | state_reg[5]/D                                                   |
| Path #84  | 10.000      | 6.934      | 0.580(9%)   | 6.354(91%) | -2.301     | 0.583 | 0.211             | Safely Timed       | Same Group        | 1            | 1      | FDRE/C-(170)-LUT5-(1)-FDRE/D                                                                    | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 170         | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_ready_reg/C             | o_mem_read_data_reg[11]/D                                        |
| Path #85  | 10.000      | 8.920      | 0.456(6%)   | 8.464(94%) | 0.104      | 0.583 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #86  | 10.000      | 8.738      | 0.456(6%)   | 8.282(94%) | -0.077     | 0.584 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(62)-RAMB36E1/ADDRBWRADDR[3]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 62          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[3]  | read_addr_reg[0]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]  |
| Path #87  | 10.000      | 9.259      | 2.702(30%)  | 6.557(70%) | -0.050     | 0.588 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(168)-LUT6-(3)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 168         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[0]/C              | r_register_reg[13][9]/D                                          |
| Path #88  | 10.000      | 6.428      | 0.518(9%)   | 5.910(91%) | -2.713     | 0.591 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(42)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[65]/C     | cache_val_reg[7][65]/D                                           |
| Path #89  | 10.000      | 8.880      | 0.456(6%)   | 8.424(94%) | 0.072      | 0.591 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[13] | i_intcap.CAP_ADDR_O_reg[10]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] |
| Path #90  | 10.000      | 8.896      | 0.456(6%)   | 8.440(94%) | 0.089      | 0.592 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #91  | 10.000      | 8.879      | 0.456(6%)   | 8.423(94%) | 0.072      | 0.592 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[13] | i_intcap.CAP_ADDR_O_reg[10]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] |
| Path #92  | 10.000      | 6.689      | 0.456(7%)   | 6.233(93%) | -2.475     | 0.594 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[11]/C     | cache_val_reg[42][11]/D                                          |
| Path #93  | 10.000      | 8.932      | 0.456(6%)   | 8.476(94%) | 0.129      | 0.596 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[8]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[8]  | read_addr_reg[5]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]  |
| Path #94  | 10.000      | 6.755      | 0.456(7%)   | 6.299(93%) | -2.407     | 0.599 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[9]/C      | cache_val_reg[89][9]/D                                           |
| Path #95  | 10.000      | 9.052      | 0.456(6%)   | 8.596(94%) | 0.132      | 0.601 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #96  | 10.000      | 8.926      | 0.456(6%)   | 8.470(94%) | 0.129      | 0.602 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[10]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[10] | read_addr_reg[7]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] |
| Path #97  | 10.000      | 6.827      | 0.456(7%)   | 6.371(93%) | -2.312     | 0.603 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(44)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[15]/C     | cache_val_reg[67][15]/D                                          |
| Path #98  | 10.000      | 8.884      | 0.456(6%)   | 8.428(94%) | 0.088      | 0.603 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[13]                                                            | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[13] | i_intcap.CAP_ADDR_O_reg[10]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] |
| Path #99  | 10.000      | 8.885      | 0.456(6%)   | 8.429(94%) | 0.091      | 0.605 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[8]                                                             | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[8]  | i_intcap.CAP_ADDR_O_reg[5]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]  |
| Path #100 | 10.000      | 6.606      | 0.456(7%)   | 6.150(93%) | -2.485     | 0.605 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(42)-FDRE/D                                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[34]/C     | cache_val_reg[60][34]/D                                          |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+-----+----+----+----+---+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2 |  3  |  4 |  5 |  6 | 7 |  8 |  9 | 10 | 12 | 13 | 14 |
+-----------------+-------------+-----+-----+----+-----+----+----+----+---+----+----+----+----+----+----+
| sys_clk_pin     | 10.000ns    | 329 | 118 | 10 | 263 | 12 | 45 | 50 | 2 | 33 | 39 | 37 |  1 | 43 | 18 |
+-----------------+-------------+-----+-----+----+-----+----+----+----+---+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


