// Seed: 2120141491
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    input uwire id_0
);
  assign id_2 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0();
  final
    if (1)
      @(1'b0)
        #(1'b0)
          if (1'h0) begin
            id_1 <= 1;
            id_1 <= 1;
          end else $display(1);
    else id_1 -= 1'b0;
endmodule
