<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MKL27ZUniversalnode: USB Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MKL27ZUniversalnode
   &#160;<span id="projectnumber">1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__USB__Peripheral__Access__Layer.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">USB Peripheral Access Layer<div class="ingroups"><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__ADC__Peripheral__Access__Layer.html">ADC Peripheral Access Layer</a> &raquo; <a class="el" href="group__CMP__Peripheral__Access__Layer.html">CMP Peripheral Access Layer</a> &raquo; <a class="el" href="group__DAC__Peripheral__Access__Layer.html">DAC Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMA__Peripheral__Access__Layer.html">DMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMAMUX__Peripheral__Access__Layer.html">DMAMUX Peripheral Access Layer</a> &raquo; <a class="el" href="group__FGPIO__Peripheral__Access__Layer.html">FGPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLEXIO__Peripheral__Access__Layer.html">FLEXIO Peripheral Access Layer</a> &raquo; <a class="el" href="group__FTFA__Peripheral__Access__Layer.html">FTFA Peripheral Access Layer</a> &raquo; <a class="el" href="group__GPIO__Peripheral__Access__Layer.html">GPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group__I2C__Peripheral__Access__Layer.html">I2C Peripheral Access Layer</a> &raquo; <a class="el" href="group__I2S__Peripheral__Access__Layer.html">I2S Peripheral Access Layer</a> &raquo; <a class="el" href="group__LLWU__Peripheral__Access__Layer.html">LLWU Peripheral Access Layer</a> &raquo; <a class="el" href="group__LPTMR__Peripheral__Access__Layer.html">LPTMR Peripheral Access Layer</a> &raquo; <a class="el" href="group__LPUART__Peripheral__Access__Layer.html">LPUART Peripheral Access Layer</a> &raquo; <a class="el" href="group__MCG__Peripheral__Access__Layer.html">MCG Peripheral Access Layer</a> &raquo; <a class="el" href="group__MCM__Peripheral__Access__Layer.html">MCM Peripheral Access Layer</a> &raquo; <a class="el" href="group__MTB__Peripheral__Access__Layer.html">MTB Peripheral Access Layer</a> &raquo; <a class="el" href="group__MTBDWT__Peripheral__Access__Layer.html">MTBDWT Peripheral Access Layer</a> &raquo; <a class="el" href="group__NV__Peripheral__Access__Layer.html">NV Peripheral Access Layer</a> &raquo; <a class="el" href="group__OSC__Peripheral__Access__Layer.html">OSC Peripheral Access Layer</a> &raquo; <a class="el" href="group__PIT__Peripheral__Access__Layer.html">PIT Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMC__Peripheral__Access__Layer.html">PMC Peripheral Access Layer</a> &raquo; <a class="el" href="group__PORT__Peripheral__Access__Layer.html">PORT Peripheral Access Layer</a> &raquo; <a class="el" href="group__RCM__Peripheral__Access__Layer.html">RCM Peripheral Access Layer</a> &raquo; <a class="el" href="group__RFSYS__Peripheral__Access__Layer.html">RFSYS Peripheral Access Layer</a> &raquo; <a class="el" href="group__ROM__Peripheral__Access__Layer.html">ROM Peripheral Access Layer</a> &raquo; <a class="el" href="group__RTC__Peripheral__Access__Layer.html">RTC Peripheral Access Layer</a> &raquo; <a class="el" href="group__SIM__Peripheral__Access__Layer.html">SIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__SMC__Peripheral__Access__Layer.html">SMC Peripheral Access Layer</a> &raquo; <a class="el" href="group__SPI__Peripheral__Access__Layer.html">SPI Peripheral Access Layer</a> &raquo; <a class="el" href="group__TPM__Peripheral__Access__Layer.html">TPM Peripheral Access Layer</a> &raquo; <a class="el" href="group__UART__Peripheral__Access__Layer.html">UART Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for USB Peripheral Access Layer:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__USB__Peripheral__Access__Layer.png" border="0" alt="" usemap="#group____USB____Peripheral____Access____Layer"/>
<map name="group____USB____Peripheral____Access____Layer" id="group____USB____Peripheral____Access____Layer">
<area shape="rect" id="node2" href="group__SDK__Compatibility__Symbols.html" title="SDK Compatibility" alt="" coords="455,5,585,32"/>
<area shape="rect" id="node3" href="group__Bit__Field__Generic__Macros.html" title="Macros for use with\l bit field definitions\l (xxx_SHIFT, xxx_MASK)." alt="" coords="431,56,609,112"/>
<area shape="rect" id="node4" href="group__USB__Register__Masks.html" title="USB Register Masks" alt="" coords="447,136,593,163"/>
<area shape="rect" id="node5" href="group__VREF__Peripheral__Access__Layer.html" title="VREF Peripheral Access\l Layer" alt="" coords="436,187,604,229"/>
<area shape="rect" id="node6" href="group__UART__Peripheral__Access__Layer.html" title="UART Peripheral Access\l Layer" alt="" coords="5,97,175,138"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__USB__Register__Masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Register__Masks.html">USB Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__VREF__Peripheral__Access__Layer"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__VREF__Peripheral__Access__Layer.html">VREF Peripheral Access Layer</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__Bit__Field__Generic__Macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Bit__Field__Generic__Macros.html">Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__SDK__Compatibility__Symbols"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDK__Compatibility__Symbols.html">SDK Compatibility</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSB__Type.html">USB_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2d8e01822be6de68dbf4718196f1d83d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2d8e01822be6de68dbf4718196f1d83d">ADC_Type::SC1</a> [2]</td></tr>
<tr class="separator:ga2d8e01822be6de68dbf4718196f1d83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440cce9a58e10f21220241a51442b71c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga440cce9a58e10f21220241a51442b71c">ADC_Type::CFG1</a></td></tr>
<tr class="separator:ga440cce9a58e10f21220241a51442b71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089c1cc67b67d8cc7ac213a28d317bf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga089c1cc67b67d8cc7ac213a28d317bf8">ADC_Type::CFG2</a></td></tr>
<tr class="separator:ga089c1cc67b67d8cc7ac213a28d317bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790459a24adcd854e7d01d2ff34b57f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga790459a24adcd854e7d01d2ff34b57f9">ADC_Type::R</a> [2]</td></tr>
<tr class="separator:ga790459a24adcd854e7d01d2ff34b57f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a4d66d82362aab14f46b3a2947a7b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac8a4d66d82362aab14f46b3a2947a7b7">ADC_Type::CV1</a></td></tr>
<tr class="separator:gac8a4d66d82362aab14f46b3a2947a7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca49bcd5d7bc64184e106decf4e7f750"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaca49bcd5d7bc64184e106decf4e7f750">ADC_Type::CV2</a></td></tr>
<tr class="separator:gaca49bcd5d7bc64184e106decf4e7f750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7397e1ccace879809b64c8b689a13418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7397e1ccace879809b64c8b689a13418">ADC_Type::SC2</a></td></tr>
<tr class="separator:ga7397e1ccace879809b64c8b689a13418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69704301d23c620abacbbdfa7caa05e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf69704301d23c620abacbbdfa7caa05e">ADC_Type::SC3</a></td></tr>
<tr class="separator:gaf69704301d23c620abacbbdfa7caa05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1081f8facbb93133c09e83ef18b90b10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1081f8facbb93133c09e83ef18b90b10">ADC_Type::OFS</a></td></tr>
<tr class="separator:ga1081f8facbb93133c09e83ef18b90b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2b3bd7317c8347410247700bff991f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3c2b3bd7317c8347410247700bff991f">ADC_Type::PG</a></td></tr>
<tr class="separator:ga3c2b3bd7317c8347410247700bff991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2487601e623b6a7c31149b068d9aefca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2487601e623b6a7c31149b068d9aefca">ADC_Type::MG</a></td></tr>
<tr class="separator:ga2487601e623b6a7c31149b068d9aefca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf713fff7638ff0895a2f3096c292380b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf713fff7638ff0895a2f3096c292380b">ADC_Type::CLPD</a></td></tr>
<tr class="separator:gaf713fff7638ff0895a2f3096c292380b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bac5a0a1385b76292e97a48d04448bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7bac5a0a1385b76292e97a48d04448bb">ADC_Type::CLPS</a></td></tr>
<tr class="separator:ga7bac5a0a1385b76292e97a48d04448bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8cdaa5f3bc728ac9ade1e50a536b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3b8cdaa5f3bc728ac9ade1e50a536b18">ADC_Type::CLP4</a></td></tr>
<tr class="separator:ga3b8cdaa5f3bc728ac9ade1e50a536b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1452eb8d202a03a390a021a8ed791698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1452eb8d202a03a390a021a8ed791698">ADC_Type::CLP3</a></td></tr>
<tr class="separator:ga1452eb8d202a03a390a021a8ed791698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57aa0df779b5b476d8b4cd498e11a07d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga57aa0df779b5b476d8b4cd498e11a07d">ADC_Type::CLP2</a></td></tr>
<tr class="separator:ga57aa0df779b5b476d8b4cd498e11a07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d46f571d82c5c84402ed9df3ebf0f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4d46f571d82c5c84402ed9df3ebf0f2d">ADC_Type::CLP1</a></td></tr>
<tr class="separator:ga4d46f571d82c5c84402ed9df3ebf0f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18689175e64a715367784c7c84c0200d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga18689175e64a715367784c7c84c0200d">ADC_Type::CLP0</a></td></tr>
<tr class="separator:ga18689175e64a715367784c7c84c0200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7354e8844f8eabbe072fd015e5f321a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7354e8844f8eabbe072fd015e5f321a6">ADC_Type::CLMD</a></td></tr>
<tr class="separator:ga7354e8844f8eabbe072fd015e5f321a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf8e34a694e7cefc2f3f750ec6947658"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaaf8e34a694e7cefc2f3f750ec6947658">ADC_Type::CLMS</a></td></tr>
<tr class="separator:gaaf8e34a694e7cefc2f3f750ec6947658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a5b0377261f6593f1ad3f51a4681ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae5a5b0377261f6593f1ad3f51a4681ad">ADC_Type::CLM4</a></td></tr>
<tr class="separator:gae5a5b0377261f6593f1ad3f51a4681ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1d865925f38226c6c93f502abfc32d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8c1d865925f38226c6c93f502abfc32d">ADC_Type::CLM3</a></td></tr>
<tr class="separator:ga8c1d865925f38226c6c93f502abfc32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c52931453e9fab0bd1fa24a5e771a8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2c52931453e9fab0bd1fa24a5e771a8c">ADC_Type::CLM2</a></td></tr>
<tr class="separator:ga2c52931453e9fab0bd1fa24a5e771a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b7c165ef9dc4d4b5db9a15ff39b3f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga87b7c165ef9dc4d4b5db9a15ff39b3f1">ADC_Type::CLM1</a></td></tr>
<tr class="separator:ga87b7c165ef9dc4d4b5db9a15ff39b3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8700ba0357efc8ee2066ff4906a196b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8700ba0357efc8ee2066ff4906a196b2">ADC_Type::CLM0</a></td></tr>
<tr class="separator:ga8700ba0357efc8ee2066ff4906a196b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84d485b61d0a301e766a2b58e0c2b39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad84d485b61d0a301e766a2b58e0c2b39">CMP_Type::CR0</a></td></tr>
<tr class="separator:gad84d485b61d0a301e766a2b58e0c2b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47763017202bec732ed0b9fe089f0820"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga47763017202bec732ed0b9fe089f0820">CMP_Type::CR1</a></td></tr>
<tr class="separator:ga47763017202bec732ed0b9fe089f0820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d6d877c8d3ddc7febc7314cf1a0376"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga47d6d877c8d3ddc7febc7314cf1a0376">CMP_Type::FPR</a></td></tr>
<tr class="separator:ga47d6d877c8d3ddc7febc7314cf1a0376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba1232e4d84912b6f6110d2b3194cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5ba1232e4d84912b6f6110d2b3194cb8">CMP_Type::SCR</a></td></tr>
<tr class="separator:ga5ba1232e4d84912b6f6110d2b3194cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13eed556a0b4ba771dbe4cf5ff71d156"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga13eed556a0b4ba771dbe4cf5ff71d156">CMP_Type::DACCR</a></td></tr>
<tr class="separator:ga13eed556a0b4ba771dbe4cf5ff71d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d02ec6f721c03aadaab1c0555cd9fdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6d02ec6f721c03aadaab1c0555cd9fdd">CMP_Type::MUXCR</a></td></tr>
<tr class="separator:ga6d02ec6f721c03aadaab1c0555cd9fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8a636914d6d4acb8c962d2e73ba843"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga0f61f3cd5d904066d9050e97aab24734">DAC_Type::DATL</a></td></tr>
<tr class="separator:ga5c8a636914d6d4acb8c962d2e73ba843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e18762e930935834ce3fd4bcd87a172"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gad8322a8c7a81901521c43219cb6fbca6">DAC_Type::DATH</a></td></tr>
<tr class="separator:ga9e18762e930935834ce3fd4bcd87a172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee3e246d2964c0a7165755319ad8d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gacee3e246d2964c0a7165755319ad8d72">DAC_Type::SR</a></td></tr>
<tr class="separator:gacee3e246d2964c0a7165755319ad8d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f8406d0fa0efc705eb2c0c43ecf30c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga49f8406d0fa0efc705eb2c0c43ecf30c">DAC_Type::C0</a></td></tr>
<tr class="separator:ga49f8406d0fa0efc705eb2c0c43ecf30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb00f6857479eca5081afacc76b9b621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gafb00f6857479eca5081afacc76b9b621">DAC_Type::C1</a></td></tr>
<tr class="separator:gafb00f6857479eca5081afacc76b9b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4128157a759ed11a7ac5b3daf56cd7d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4128157a759ed11a7ac5b3daf56cd7d2">DAC_Type::C2</a></td></tr>
<tr class="separator:ga4128157a759ed11a7ac5b3daf56cd7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22a817d1b9a3c0ff13a7f76bfec0f58"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf772e8c5ccda72b23f6460494c12857a">DMA_Type::SAR</a></td></tr>
<tr class="separator:gaa22a817d1b9a3c0ff13a7f76bfec0f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfcff0e3763471917f9f864b9a24ce7"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gadbc7cbe9425704ce98e9d8485ff2a555">DMA_Type::DAR</a></td></tr>
<tr class="separator:ga8bfcff0e3763471917f9f864b9a24ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832c5a57340e64ff5a0a2efbfd0d7d1f"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf4baee4fdddfd3bea47a776541500832">DMA_Type::DSR_BCR</a></td></tr>
<tr class="separator:ga832c5a57340e64ff5a0a2efbfd0d7d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8956df7d54332a23d126266d0fa4ab6"><td class="memItemLeft" >uint8_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga139fff6dcb73a694f07c63ba0ee340ba">DMA_Type::DSR</a></td></tr>
<tr class="separator:gae8956df7d54332a23d126266d0fa4ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a8dd8a3c771f4c3c5a393b51ae432c"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gafa67688eee65935f79df815d47c7e400">DMA_Type::DCR</a></td></tr>
<tr class="separator:ga82a8dd8a3c771f4c3c5a393b51ae432c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0279b54399dafc0d96252883dff6ec33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga0279b54399dafc0d96252883dff6ec33">DMAMUX_Type::CHCFG</a> [4]</td></tr>
<tr class="separator:ga0279b54399dafc0d96252883dff6ec33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7687ed151bb22b61df62c1161a7ea041"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7687ed151bb22b61df62c1161a7ea041">FGPIO_Type::PDOR</a></td></tr>
<tr class="separator:ga7687ed151bb22b61df62c1161a7ea041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51987694e33ef0a0d79e45f27621767c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga51987694e33ef0a0d79e45f27621767c">FGPIO_Type::PSOR</a></td></tr>
<tr class="separator:ga51987694e33ef0a0d79e45f27621767c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fb9ec4faa6844853bcf05c48cceb4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga34fb9ec4faa6844853bcf05c48cceb4a">FGPIO_Type::PCOR</a></td></tr>
<tr class="separator:ga34fb9ec4faa6844853bcf05c48cceb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d469435865de374da0405520c9f524"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac4d469435865de374da0405520c9f524">FGPIO_Type::PTOR</a></td></tr>
<tr class="separator:gac4d469435865de374da0405520c9f524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee5e535bc4b3d1bd61cd9a853173d60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3ee5e535bc4b3d1bd61cd9a853173d60">FGPIO_Type::PDIR</a></td></tr>
<tr class="separator:ga3ee5e535bc4b3d1bd61cd9a853173d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b41ef02e6bfbe52a8459b45c3e3559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad3b41ef02e6bfbe52a8459b45c3e3559">FGPIO_Type::PDDR</a></td></tr>
<tr class="separator:gad3b41ef02e6bfbe52a8459b45c3e3559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f6d592c66d90fa401ccc1a23f876c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gabc4f6d592c66d90fa401ccc1a23f876c">FLEXIO_Type::VERID</a></td></tr>
<tr class="separator:gabc4f6d592c66d90fa401ccc1a23f876c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713c55d66b0ccadeabdafaf6e7643144"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga713c55d66b0ccadeabdafaf6e7643144">FLEXIO_Type::PARAM</a></td></tr>
<tr class="separator:ga713c55d66b0ccadeabdafaf6e7643144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e97c02b5e9bc4de1f6d2ec179de2d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf5e97c02b5e9bc4de1f6d2ec179de2d7">FLEXIO_Type::CTRL</a></td></tr>
<tr class="separator:gaf5e97c02b5e9bc4de1f6d2ec179de2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259c03f9dd8df184894522d750e5c458"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga259c03f9dd8df184894522d750e5c458">FLEXIO_Type::SHIFTSTAT</a></td></tr>
<tr class="separator:ga259c03f9dd8df184894522d750e5c458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d92ac0fe00e8feb6d6361e0226277d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga75d92ac0fe00e8feb6d6361e0226277d">FLEXIO_Type::SHIFTERR</a></td></tr>
<tr class="separator:ga75d92ac0fe00e8feb6d6361e0226277d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb240ca3e880bff399b835be1f57528"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gabbb240ca3e880bff399b835be1f57528">FLEXIO_Type::TIMSTAT</a></td></tr>
<tr class="separator:gabbb240ca3e880bff399b835be1f57528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf20b99a74f63ec7bddd741c94eb6d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4cf20b99a74f63ec7bddd741c94eb6d3">FLEXIO_Type::SHIFTSIEN</a></td></tr>
<tr class="separator:ga4cf20b99a74f63ec7bddd741c94eb6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea18242e79410e19af38b3e2facf8919"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaea18242e79410e19af38b3e2facf8919">FLEXIO_Type::SHIFTEIEN</a></td></tr>
<tr class="separator:gaea18242e79410e19af38b3e2facf8919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d402a3897f4eb1ab82c1318fc2465c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad8d402a3897f4eb1ab82c1318fc2465c">FLEXIO_Type::TIMIEN</a></td></tr>
<tr class="separator:gad8d402a3897f4eb1ab82c1318fc2465c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e78855202392825f6af1c8de57114d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7e78855202392825f6af1c8de57114d9">FLEXIO_Type::SHIFTSDEN</a></td></tr>
<tr class="separator:ga7e78855202392825f6af1c8de57114d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf997e383f15159c83f1377f4a3131a16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf997e383f15159c83f1377f4a3131a16">FLEXIO_Type::SHIFTCTL</a> [4]</td></tr>
<tr class="separator:gaf997e383f15159c83f1377f4a3131a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaeef6573e8533f14cf3ad0854e58673"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaaaeef6573e8533f14cf3ad0854e58673">FLEXIO_Type::SHIFTCFG</a> [4]</td></tr>
<tr class="separator:gaaaeef6573e8533f14cf3ad0854e58673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc54a68511a47d40db7868469b8ffa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5fc54a68511a47d40db7868469b8ffa2">FLEXIO_Type::SHIFTBUF</a> [4]</td></tr>
<tr class="separator:ga5fc54a68511a47d40db7868469b8ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a1399930c0ee736277b41c7878bcce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga08a1399930c0ee736277b41c7878bcce">FLEXIO_Type::SHIFTBUFBIS</a> [4]</td></tr>
<tr class="separator:ga08a1399930c0ee736277b41c7878bcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf083a8f814fa7a409e3e65d180c7c3d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf083a8f814fa7a409e3e65d180c7c3d6">FLEXIO_Type::SHIFTBUFBYS</a> [4]</td></tr>
<tr class="separator:gaf083a8f814fa7a409e3e65d180c7c3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d11475766f8ef396d394694472a3d1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1d11475766f8ef396d394694472a3d1b">FLEXIO_Type::SHIFTBUFBBS</a> [4]</td></tr>
<tr class="separator:ga1d11475766f8ef396d394694472a3d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1599f228928486cdc311e6959e91394d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1599f228928486cdc311e6959e91394d">FLEXIO_Type::TIMCTL</a> [4]</td></tr>
<tr class="separator:ga1599f228928486cdc311e6959e91394d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43923ff6ddead68ee067c4a582463cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac43923ff6ddead68ee067c4a582463cd">FLEXIO_Type::TIMCFG</a> [4]</td></tr>
<tr class="separator:gac43923ff6ddead68ee067c4a582463cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ce094f48da5215be7c5a50118bdc8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae8ce094f48da5215be7c5a50118bdc8f">FLEXIO_Type::TIMCMP</a> [4]</td></tr>
<tr class="separator:gae8ce094f48da5215be7c5a50118bdc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19703688796e1c98616467f1f90fb1a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga19703688796e1c98616467f1f90fb1a4">FTFA_Type::FSTAT</a></td></tr>
<tr class="separator:ga19703688796e1c98616467f1f90fb1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3c819c9e0411d97ea828a9bf8388f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gacf3c819c9e0411d97ea828a9bf8388f0">FTFA_Type::FCNFG</a></td></tr>
<tr class="separator:gacf3c819c9e0411d97ea828a9bf8388f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8de577023c8314308dd2cf65e1a7e9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab8de577023c8314308dd2cf65e1a7e9c">FTFA_Type::FSEC</a></td></tr>
<tr class="separator:gab8de577023c8314308dd2cf65e1a7e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379c70ba07274b40a71e94e3ac1e55e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac379c70ba07274b40a71e94e3ac1e55e">FTFA_Type::FOPT</a></td></tr>
<tr class="separator:gac379c70ba07274b40a71e94e3ac1e55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1270c76643ff1fe21d13af680be7cb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad1270c76643ff1fe21d13af680be7cb3">FTFA_Type::FCCOB3</a></td></tr>
<tr class="separator:gad1270c76643ff1fe21d13af680be7cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43869c36c7138f235ddd9613abdbdba9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga43869c36c7138f235ddd9613abdbdba9">FTFA_Type::FCCOB2</a></td></tr>
<tr class="separator:ga43869c36c7138f235ddd9613abdbdba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4614ee4350368662de4415d1ec90f2ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4614ee4350368662de4415d1ec90f2ee">FTFA_Type::FCCOB1</a></td></tr>
<tr class="separator:ga4614ee4350368662de4415d1ec90f2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068a3cf336bf35add39a93447b9ba980"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga068a3cf336bf35add39a93447b9ba980">FTFA_Type::FCCOB0</a></td></tr>
<tr class="separator:ga068a3cf336bf35add39a93447b9ba980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf158ac4151cbcc7b9b0747775d44ad6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf158ac4151cbcc7b9b0747775d44ad6d">FTFA_Type::FCCOB7</a></td></tr>
<tr class="separator:gaf158ac4151cbcc7b9b0747775d44ad6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7855fccacbda9c6b44aab9545c080458"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7855fccacbda9c6b44aab9545c080458">FTFA_Type::FCCOB6</a></td></tr>
<tr class="separator:ga7855fccacbda9c6b44aab9545c080458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f70bda0833af6097b825af5867a35b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5f70bda0833af6097b825af5867a35b8">FTFA_Type::FCCOB5</a></td></tr>
<tr class="separator:ga5f70bda0833af6097b825af5867a35b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cdb59f7fc85152196f0dcb1bd67835"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga55cdb59f7fc85152196f0dcb1bd67835">FTFA_Type::FCCOB4</a></td></tr>
<tr class="separator:ga55cdb59f7fc85152196f0dcb1bd67835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba427ecdff61ac2f17df50b49bbdaaf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaba427ecdff61ac2f17df50b49bbdaaf7">FTFA_Type::FCCOBB</a></td></tr>
<tr class="separator:gaba427ecdff61ac2f17df50b49bbdaaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13dfc5d9fbdc00a935502a4bbc74d702"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga13dfc5d9fbdc00a935502a4bbc74d702">FTFA_Type::FCCOBA</a></td></tr>
<tr class="separator:ga13dfc5d9fbdc00a935502a4bbc74d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c06d0f41da108444a527e8ce5783559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6c06d0f41da108444a527e8ce5783559">FTFA_Type::FCCOB9</a></td></tr>
<tr class="separator:ga6c06d0f41da108444a527e8ce5783559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ffb86dab507f41246546f88dd3b0951"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8ffb86dab507f41246546f88dd3b0951">FTFA_Type::FCCOB8</a></td></tr>
<tr class="separator:ga8ffb86dab507f41246546f88dd3b0951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fc425f1a2a58455a2ad575749d44a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad7fc425f1a2a58455a2ad575749d44a5">FTFA_Type::FPROT3</a></td></tr>
<tr class="separator:gad7fc425f1a2a58455a2ad575749d44a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458ad3a0f0a3672e6083fd68ded6c357"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga458ad3a0f0a3672e6083fd68ded6c357">FTFA_Type::FPROT2</a></td></tr>
<tr class="separator:ga458ad3a0f0a3672e6083fd68ded6c357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8874f5653f83f5f1b0fdbf0b7caf28d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8874f5653f83f5f1b0fdbf0b7caf28d2">FTFA_Type::FPROT1</a></td></tr>
<tr class="separator:ga8874f5653f83f5f1b0fdbf0b7caf28d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64796b7af780e1c18ad1e1d3142b46cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga64796b7af780e1c18ad1e1d3142b46cf">FTFA_Type::FPROT0</a></td></tr>
<tr class="separator:ga64796b7af780e1c18ad1e1d3142b46cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361aec1ddf4e89774ea1d4a0fddd6ef4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga361aec1ddf4e89774ea1d4a0fddd6ef4">GPIO_Type::PDOR</a></td></tr>
<tr class="separator:ga361aec1ddf4e89774ea1d4a0fddd6ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669ea2d1371abbcd552de208ea9230bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga669ea2d1371abbcd552de208ea9230bc">GPIO_Type::PSOR</a></td></tr>
<tr class="separator:ga669ea2d1371abbcd552de208ea9230bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c70e08238cd1fda316a11095b493719"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6c70e08238cd1fda316a11095b493719">GPIO_Type::PCOR</a></td></tr>
<tr class="separator:ga6c70e08238cd1fda316a11095b493719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9404442ba35916e2a747d2d0bf73de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaec9404442ba35916e2a747d2d0bf73de">GPIO_Type::PTOR</a></td></tr>
<tr class="separator:gaec9404442ba35916e2a747d2d0bf73de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269fc0ec9450f3e86b2acddef2db7999"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga269fc0ec9450f3e86b2acddef2db7999">GPIO_Type::PDIR</a></td></tr>
<tr class="separator:ga269fc0ec9450f3e86b2acddef2db7999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c27e8ed0373953904b073c03bd1de5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga45c27e8ed0373953904b073c03bd1de5">GPIO_Type::PDDR</a></td></tr>
<tr class="separator:ga45c27e8ed0373953904b073c03bd1de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f4adcc09ad475b811d37f1462e82c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5f4adcc09ad475b811d37f1462e82c74">I2C_Type::A1</a></td></tr>
<tr class="separator:ga5f4adcc09ad475b811d37f1462e82c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1063d3e6b714b02cbcbf2e51a51f20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4b1063d3e6b714b02cbcbf2e51a51f20">I2C_Type::F</a></td></tr>
<tr class="separator:ga4b1063d3e6b714b02cbcbf2e51a51f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc1b42eab0063baa1ddb76888a51bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8dc1b42eab0063baa1ddb76888a51bd3">I2C_Type::C1</a></td></tr>
<tr class="separator:ga8dc1b42eab0063baa1ddb76888a51bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162318256d0b1b10410f02ffee1faeb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga162318256d0b1b10410f02ffee1faeb3">I2C_Type::S</a></td></tr>
<tr class="separator:ga162318256d0b1b10410f02ffee1faeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545035e76e1c914229d2a60cce227fa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga545035e76e1c914229d2a60cce227fa0">I2C_Type::D</a></td></tr>
<tr class="separator:ga545035e76e1c914229d2a60cce227fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc523ad84714ff9fe3f28a9b2edccf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1cc523ad84714ff9fe3f28a9b2edccf7">I2C_Type::C2</a></td></tr>
<tr class="separator:ga1cc523ad84714ff9fe3f28a9b2edccf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1329971804f2071ee4684b0513b7cfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad1329971804f2071ee4684b0513b7cfc">I2C_Type::FLT</a></td></tr>
<tr class="separator:gad1329971804f2071ee4684b0513b7cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1b24826eb462af336d49e3a1b9f8db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6e1b24826eb462af336d49e3a1b9f8db">I2C_Type::RA</a></td></tr>
<tr class="separator:ga6e1b24826eb462af336d49e3a1b9f8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148222c48ca2815cfe85c68a6cff61a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga148222c48ca2815cfe85c68a6cff61a7">I2C_Type::SMB</a></td></tr>
<tr class="separator:ga148222c48ca2815cfe85c68a6cff61a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25bd966a745df11edd849836e17a2457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga25bd966a745df11edd849836e17a2457">I2C_Type::A2</a></td></tr>
<tr class="separator:ga25bd966a745df11edd849836e17a2457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4296f35ffa40f96e2695a8ab22177be6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4296f35ffa40f96e2695a8ab22177be6">I2C_Type::SLTH</a></td></tr>
<tr class="separator:ga4296f35ffa40f96e2695a8ab22177be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e601051f907649a091973dd0ab2ea27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7e601051f907649a091973dd0ab2ea27">I2C_Type::SLTL</a></td></tr>
<tr class="separator:ga7e601051f907649a091973dd0ab2ea27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60c2a5f45803a0f5a0b4f32309e098e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae60c2a5f45803a0f5a0b4f32309e098e">I2C_Type::S2</a></td></tr>
<tr class="separator:gae60c2a5f45803a0f5a0b4f32309e098e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac267d105f56a5a51a2f96ca821c3e4a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac267d105f56a5a51a2f96ca821c3e4a7">I2S_Type::TCSR</a></td></tr>
<tr class="separator:gac267d105f56a5a51a2f96ca821c3e4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4134a86cc4b66d8d7e59fed43bf833ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4134a86cc4b66d8d7e59fed43bf833ca">I2S_Type::TCR2</a></td></tr>
<tr class="separator:ga4134a86cc4b66d8d7e59fed43bf833ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a79413b288cefdce2291865b42c6a31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3a79413b288cefdce2291865b42c6a31">I2S_Type::TCR3</a></td></tr>
<tr class="separator:ga3a79413b288cefdce2291865b42c6a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01402cc631b47ce8128465aa287e6df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae01402cc631b47ce8128465aa287e6df">I2S_Type::TCR4</a></td></tr>
<tr class="separator:gae01402cc631b47ce8128465aa287e6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91337041fca47b36ff4f31f29cb273bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga91337041fca47b36ff4f31f29cb273bf">I2S_Type::TCR5</a></td></tr>
<tr class="separator:ga91337041fca47b36ff4f31f29cb273bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eae12b8b4c377a3adf820f320a0a4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga9eae12b8b4c377a3adf820f320a0a4c0">I2S_Type::TDR</a> [1]</td></tr>
<tr class="separator:ga9eae12b8b4c377a3adf820f320a0a4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddc0ba302f2eeb23c02a94fabab1af1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2ddc0ba302f2eeb23c02a94fabab1af1">I2S_Type::TMR</a></td></tr>
<tr class="separator:ga2ddc0ba302f2eeb23c02a94fabab1af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3e9f96292f8fdc9b1b74b67e4f9f2b96">I2S_Type::RCSR</a></td></tr>
<tr class="separator:ga3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bdbdf0882c75715cd446c6d677ace2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac0bdbdf0882c75715cd446c6d677ace2">I2S_Type::RCR2</a></td></tr>
<tr class="separator:gac0bdbdf0882c75715cd446c6d677ace2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d721096f492566c33c2354f7630624f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4d721096f492566c33c2354f7630624f">I2S_Type::RCR3</a></td></tr>
<tr class="separator:ga4d721096f492566c33c2354f7630624f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f97512ded526be9f3672d7db6793ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga29f97512ded526be9f3672d7db6793ac">I2S_Type::RCR4</a></td></tr>
<tr class="separator:ga29f97512ded526be9f3672d7db6793ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd777b7e9dafd3fd7185f034aab4b50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaffd777b7e9dafd3fd7185f034aab4b50">I2S_Type::RCR5</a></td></tr>
<tr class="separator:gaffd777b7e9dafd3fd7185f034aab4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383a8dc5709d2e59678f84347ae95a23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga383a8dc5709d2e59678f84347ae95a23">I2S_Type::RDR</a> [1]</td></tr>
<tr class="separator:ga383a8dc5709d2e59678f84347ae95a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b55d0a250082bacc98cb3845769560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab2b55d0a250082bacc98cb3845769560">I2S_Type::RMR</a></td></tr>
<tr class="separator:gab2b55d0a250082bacc98cb3845769560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1120f8317764b1cd8d7b624175c13a15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1120f8317764b1cd8d7b624175c13a15">I2S_Type::MCR</a></td></tr>
<tr class="separator:ga1120f8317764b1cd8d7b624175c13a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e20147909cf3d6a8ec04750fc36833"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf4e20147909cf3d6a8ec04750fc36833">LLWU_Type::PE1</a></td></tr>
<tr class="separator:gaf4e20147909cf3d6a8ec04750fc36833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ff50f29c9dd8bb33ab20a0cbb24a67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga95ff50f29c9dd8bb33ab20a0cbb24a67">LLWU_Type::PE2</a></td></tr>
<tr class="separator:ga95ff50f29c9dd8bb33ab20a0cbb24a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea83255d229cf9f16973c2e2c289d084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaea83255d229cf9f16973c2e2c289d084">LLWU_Type::PE3</a></td></tr>
<tr class="separator:gaea83255d229cf9f16973c2e2c289d084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7dd04bfade7dc646336a69827f8d8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3e7dd04bfade7dc646336a69827f8d8f">LLWU_Type::PE4</a></td></tr>
<tr class="separator:ga3e7dd04bfade7dc646336a69827f8d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded2b9c734957e9882cefccb5029c51f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaded2b9c734957e9882cefccb5029c51f">LLWU_Type::ME</a></td></tr>
<tr class="separator:gaded2b9c734957e9882cefccb5029c51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a06923d73cbfb32196f92cec9832679"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7a06923d73cbfb32196f92cec9832679">LLWU_Type::F1</a></td></tr>
<tr class="separator:ga7a06923d73cbfb32196f92cec9832679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0cf4aaae8993a69589806facbdb943"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2e0cf4aaae8993a69589806facbdb943">LLWU_Type::F2</a></td></tr>
<tr class="separator:ga2e0cf4aaae8993a69589806facbdb943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0a1985283644dfd4d68600e899b55f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3c0a1985283644dfd4d68600e899b55f">LLWU_Type::F3</a></td></tr>
<tr class="separator:ga3c0a1985283644dfd4d68600e899b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94a3a9f881724ef6ed7658e387aa159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaa94a3a9f881724ef6ed7658e387aa159">LLWU_Type::FILT1</a></td></tr>
<tr class="separator:gaa94a3a9f881724ef6ed7658e387aa159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5736205996ff7fc8e4eba49f8f0e44ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5736205996ff7fc8e4eba49f8f0e44ea">LLWU_Type::FILT2</a></td></tr>
<tr class="separator:ga5736205996ff7fc8e4eba49f8f0e44ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429aba6c7571f26fdc0c6315c0f920a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga429aba6c7571f26fdc0c6315c0f920a7">LPTMR_Type::CSR</a></td></tr>
<tr class="separator:ga429aba6c7571f26fdc0c6315c0f920a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762750e61f8a71eae4ee81d9cc02fc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga762750e61f8a71eae4ee81d9cc02fc51">LPTMR_Type::PSR</a></td></tr>
<tr class="separator:ga762750e61f8a71eae4ee81d9cc02fc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b60a4852b1f75b35ac4535ec8fde47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaa5b60a4852b1f75b35ac4535ec8fde47">LPTMR_Type::CMR</a></td></tr>
<tr class="separator:gaa5b60a4852b1f75b35ac4535ec8fde47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7b37aa4696adb170d1834de319ff68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga9d7b37aa4696adb170d1834de319ff68">LPTMR_Type::CNR</a></td></tr>
<tr class="separator:ga9d7b37aa4696adb170d1834de319ff68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadfa76ec04ec7148ca8ff116d07786b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gadadfa76ec04ec7148ca8ff116d07786b">LPUART_Type::BAUD</a></td></tr>
<tr class="separator:gadadfa76ec04ec7148ca8ff116d07786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec34e603a18e36f590ed1c918c222760"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaec34e603a18e36f590ed1c918c222760">LPUART_Type::STAT</a></td></tr>
<tr class="separator:gaec34e603a18e36f590ed1c918c222760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22381b26b9e213e96e7b05b74b78c12e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga22381b26b9e213e96e7b05b74b78c12e">LPUART_Type::CTRL</a></td></tr>
<tr class="separator:ga22381b26b9e213e96e7b05b74b78c12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6885eb33ef67e1ffaa0e725fc1b71f82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6885eb33ef67e1ffaa0e725fc1b71f82">LPUART_Type::DATA</a></td></tr>
<tr class="separator:ga6885eb33ef67e1ffaa0e725fc1b71f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8714422270dccd821dc1240fb23ec530"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8714422270dccd821dc1240fb23ec530">LPUART_Type::MATCH</a></td></tr>
<tr class="separator:ga8714422270dccd821dc1240fb23ec530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72de946c106d741e2e5f21c35988a7a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga72de946c106d741e2e5f21c35988a7a1">MCG_Type::C1</a></td></tr>
<tr class="separator:ga72de946c106d741e2e5f21c35988a7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7672cdea44c417e9eaddd438fb3609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2a7672cdea44c417e9eaddd438fb3609">MCG_Type::C2</a></td></tr>
<tr class="separator:ga2a7672cdea44c417e9eaddd438fb3609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663dcf8aee5c9dbe5ae363de6fc8d768"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga663dcf8aee5c9dbe5ae363de6fc8d768">MCG_Type::S</a></td></tr>
<tr class="separator:ga663dcf8aee5c9dbe5ae363de6fc8d768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd146380faf9dd7da4763f061b26564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7fd146380faf9dd7da4763f061b26564">MCG_Type::SC</a></td></tr>
<tr class="separator:ga7fd146380faf9dd7da4763f061b26564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521f056fb48c3f912b46ad702d8a3ff5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga521f056fb48c3f912b46ad702d8a3ff5">MCG_Type::HCTRIM</a></td></tr>
<tr class="separator:ga521f056fb48c3f912b46ad702d8a3ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e470c464f1bf6e8fdfac9859929dc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf3e470c464f1bf6e8fdfac9859929dc4">MCG_Type::HTTRIM</a></td></tr>
<tr class="separator:gaf3e470c464f1bf6e8fdfac9859929dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381525f2d17a6611593708aba8a6ba94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga381525f2d17a6611593708aba8a6ba94">MCG_Type::HFTRIM</a></td></tr>
<tr class="separator:ga381525f2d17a6611593708aba8a6ba94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063a53feb35daf6fe012585525ef1945"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga063a53feb35daf6fe012585525ef1945">MCG_Type::MC</a></td></tr>
<tr class="separator:ga063a53feb35daf6fe012585525ef1945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62613b227ce759eb1767bc5edd8c230"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab62613b227ce759eb1767bc5edd8c230">MCG_Type::LTRIMRNG</a></td></tr>
<tr class="separator:gab62613b227ce759eb1767bc5edd8c230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c2578ae290964e25b5fefbaff4843e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga42c2578ae290964e25b5fefbaff4843e">MCG_Type::LFTRIM</a></td></tr>
<tr class="separator:ga42c2578ae290964e25b5fefbaff4843e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4fef43880da9ab3bf07274fa2874f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7a4fef43880da9ab3bf07274fa2874f6">MCG_Type::LSTRIM</a></td></tr>
<tr class="separator:ga7a4fef43880da9ab3bf07274fa2874f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e83a4220c2fc40542aa700b6a98df41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7e83a4220c2fc40542aa700b6a98df41">MCM_Type::PLASC</a></td></tr>
<tr class="separator:ga7e83a4220c2fc40542aa700b6a98df41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b4db9fd3a7335e135c8bf0be800b92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga21b4db9fd3a7335e135c8bf0be800b92">MCM_Type::PLAMC</a></td></tr>
<tr class="separator:ga21b4db9fd3a7335e135c8bf0be800b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3bc7398673a5943ed0b834dae36881"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2c3bc7398673a5943ed0b834dae36881">MCM_Type::PLACR</a></td></tr>
<tr class="separator:ga2c3bc7398673a5943ed0b834dae36881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab348a25b07589bffba2e65b94448a0fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab348a25b07589bffba2e65b94448a0fd">MCM_Type::CPO</a></td></tr>
<tr class="separator:gab348a25b07589bffba2e65b94448a0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7724cb1bd3cd8f4c9c7923592eef2621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7724cb1bd3cd8f4c9c7923592eef2621">MTB_Type::POSITION</a></td></tr>
<tr class="separator:ga7724cb1bd3cd8f4c9c7923592eef2621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2e66f23af5bab0a706c769ae32a296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga0e2e66f23af5bab0a706c769ae32a296">MTB_Type::MASTER</a></td></tr>
<tr class="separator:ga0e2e66f23af5bab0a706c769ae32a296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67af627ea8267fe3b9cc6d3f052f06e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac67af627ea8267fe3b9cc6d3f052f06e">MTB_Type::FLOW</a></td></tr>
<tr class="separator:gac67af627ea8267fe3b9cc6d3f052f06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c78b00a36beca209818b64977139dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga38c78b00a36beca209818b64977139dd">MTB_Type::BASE</a></td></tr>
<tr class="separator:ga38c78b00a36beca209818b64977139dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8154e4b234b2abfc630cc6c141a9b83e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8154e4b234b2abfc630cc6c141a9b83e">MTB_Type::MODECTRL</a></td></tr>
<tr class="separator:ga8154e4b234b2abfc630cc6c141a9b83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aff94600213596777c73f98a5937695"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3aff94600213596777c73f98a5937695">MTB_Type::TAGSET</a></td></tr>
<tr class="separator:ga3aff94600213596777c73f98a5937695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac865168ba21f8b07bc1b89711e31162c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac865168ba21f8b07bc1b89711e31162c">MTB_Type::TAGCLEAR</a></td></tr>
<tr class="separator:gac865168ba21f8b07bc1b89711e31162c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b4bdeea8d376228577c482c7876705"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga23b4bdeea8d376228577c482c7876705">MTB_Type::LOCKACCESS</a></td></tr>
<tr class="separator:ga23b4bdeea8d376228577c482c7876705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebd8e379186d10e7c7afc3fbc5a2586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4ebd8e379186d10e7c7afc3fbc5a2586">MTB_Type::LOCKSTAT</a></td></tr>
<tr class="separator:ga4ebd8e379186d10e7c7afc3fbc5a2586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fdb6887fa68d8210e845e35dd2a3f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga42fdb6887fa68d8210e845e35dd2a3f1">MTB_Type::AUTHSTAT</a></td></tr>
<tr class="separator:ga42fdb6887fa68d8210e845e35dd2a3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4d2cfa69e811091662ca2130eaada8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6b4d2cfa69e811091662ca2130eaada8">MTB_Type::DEVICEARCH</a></td></tr>
<tr class="separator:ga6b4d2cfa69e811091662ca2130eaada8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f7345e54aeacd03e3c5ad6c1530d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac85f7345e54aeacd03e3c5ad6c1530d1">MTB_Type::DEVICECFG</a></td></tr>
<tr class="separator:gac85f7345e54aeacd03e3c5ad6c1530d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a234e91bd3ead336096d430edb11b97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3a234e91bd3ead336096d430edb11b97">MTB_Type::DEVICETYPID</a></td></tr>
<tr class="separator:ga3a234e91bd3ead336096d430edb11b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bedf73d08a3f329b5a37875a72394d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6bedf73d08a3f329b5a37875a72394d3">MTB_Type::PERIPHID4</a></td></tr>
<tr class="separator:ga6bedf73d08a3f329b5a37875a72394d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40c4542d7e846db98a273c5c9820e45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac40c4542d7e846db98a273c5c9820e45">MTB_Type::PERIPHID5</a></td></tr>
<tr class="separator:gac40c4542d7e846db98a273c5c9820e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7813f598c2fb7801e9fd539bf6515f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7813f598c2fb7801e9fd539bf6515f22">MTB_Type::PERIPHID6</a></td></tr>
<tr class="separator:ga7813f598c2fb7801e9fd539bf6515f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452f8d132a23c451c3ae9a152402a697"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga452f8d132a23c451c3ae9a152402a697">MTB_Type::PERIPHID7</a></td></tr>
<tr class="separator:ga452f8d132a23c451c3ae9a152402a697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f497f853bd4702e668e9ec737b0ca97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1f497f853bd4702e668e9ec737b0ca97">MTB_Type::PERIPHID0</a></td></tr>
<tr class="separator:ga1f497f853bd4702e668e9ec737b0ca97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51162c8f54c716dde79b72c375039f6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga51162c8f54c716dde79b72c375039f6f">MTB_Type::PERIPHID1</a></td></tr>
<tr class="separator:ga51162c8f54c716dde79b72c375039f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150feca31e044afffedf035518f3d303"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga150feca31e044afffedf035518f3d303">MTB_Type::PERIPHID2</a></td></tr>
<tr class="separator:ga150feca31e044afffedf035518f3d303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2307c31b44974080792e6f9cec0ac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaeb2307c31b44974080792e6f9cec0ac4">MTB_Type::PERIPHID3</a></td></tr>
<tr class="separator:gaeb2307c31b44974080792e6f9cec0ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e5d12df255a8b88055571b48829b5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf6e5d12df255a8b88055571b48829b5f">MTB_Type::COMPID</a> [4]</td></tr>
<tr class="separator:gaf6e5d12df255a8b88055571b48829b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944b36ca890ba583beaef371a6de59d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga944b36ca890ba583beaef371a6de59d0">MTBDWT_Type::CTRL</a></td></tr>
<tr class="separator:ga944b36ca890ba583beaef371a6de59d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcbe7365503739db0c74a5cfacdc6ee4"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga606a1dfbfff74854ed6d652a221a3fbb">MTBDWT_Type::COMP</a></td></tr>
<tr class="separator:gabcbe7365503739db0c74a5cfacdc6ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05ea7dcbb8a2a8543cc78daad94d57c"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2f83ce3789ccc050807d9591035ca622">MTBDWT_Type::MASK</a></td></tr>
<tr class="separator:gaf05ea7dcbb8a2a8543cc78daad94d57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab745f1f1d9575693b8e4650211c06a05"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga9ded7fd61aa303451e9e9ebbb9b714f8">MTBDWT_Type::FCT</a></td></tr>
<tr class="separator:gab745f1f1d9575693b8e4650211c06a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25ffbac07979e47c70c23e9ef41a0a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac25ffbac07979e47c70c23e9ef41a0a7">MTBDWT_Type::TBCTRL</a></td></tr>
<tr class="separator:gac25ffbac07979e47c70c23e9ef41a0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1fa8c8e1f8e07b41ca20b51f164daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8e1fa8c8e1f8e07b41ca20b51f164daa">MTBDWT_Type::DEVICECFG</a></td></tr>
<tr class="separator:ga8e1fa8c8e1f8e07b41ca20b51f164daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e474c83dfadd1926f68f4fbdb8def3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaa9e474c83dfadd1926f68f4fbdb8def3">MTBDWT_Type::DEVICETYPID</a></td></tr>
<tr class="separator:gaa9e474c83dfadd1926f68f4fbdb8def3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c40d1aaff3ae131dc4eafcea73ebd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga82c40d1aaff3ae131dc4eafcea73ebd3">MTBDWT_Type::PERIPHID4</a></td></tr>
<tr class="separator:ga82c40d1aaff3ae131dc4eafcea73ebd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098f44c9086636a6951afc376a1610fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga098f44c9086636a6951afc376a1610fe">MTBDWT_Type::PERIPHID5</a></td></tr>
<tr class="separator:ga098f44c9086636a6951afc376a1610fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea955760556e9657703eeb6fda1cbac0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaea955760556e9657703eeb6fda1cbac0">MTBDWT_Type::PERIPHID6</a></td></tr>
<tr class="separator:gaea955760556e9657703eeb6fda1cbac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d97d543ce5e8c2a360fee222eb44458"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4d97d543ce5e8c2a360fee222eb44458">MTBDWT_Type::PERIPHID7</a></td></tr>
<tr class="separator:ga4d97d543ce5e8c2a360fee222eb44458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a0f5cf294b6affde1484c477f07b0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga69a0f5cf294b6affde1484c477f07b0c">MTBDWT_Type::PERIPHID0</a></td></tr>
<tr class="separator:ga69a0f5cf294b6affde1484c477f07b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f01573793117d677c67a77c43fab7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab0f01573793117d677c67a77c43fab7e">MTBDWT_Type::PERIPHID1</a></td></tr>
<tr class="separator:gab0f01573793117d677c67a77c43fab7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aae37f5c1b756de8e59e9a75a49ede"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga62aae37f5c1b756de8e59e9a75a49ede">MTBDWT_Type::PERIPHID2</a></td></tr>
<tr class="separator:ga62aae37f5c1b756de8e59e9a75a49ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70158ef9c682443fe3511fe3d6264b60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga70158ef9c682443fe3511fe3d6264b60">MTBDWT_Type::PERIPHID3</a></td></tr>
<tr class="separator:ga70158ef9c682443fe3511fe3d6264b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81223eba8521f8e75c46e7774cc2648f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga81223eba8521f8e75c46e7774cc2648f">MTBDWT_Type::COMPID</a> [4]</td></tr>
<tr class="separator:ga81223eba8521f8e75c46e7774cc2648f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c28a1d24b507ca392b62abd7326c22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga99c28a1d24b507ca392b62abd7326c22">NV_Type::BACKKEY3</a></td></tr>
<tr class="separator:ga99c28a1d24b507ca392b62abd7326c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01f94708b68f34fd5b40a18b21c6d76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab01f94708b68f34fd5b40a18b21c6d76">NV_Type::BACKKEY2</a></td></tr>
<tr class="separator:gab01f94708b68f34fd5b40a18b21c6d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90570e3331407893b892cd722c8566c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad90570e3331407893b892cd722c8566c">NV_Type::BACKKEY1</a></td></tr>
<tr class="separator:gad90570e3331407893b892cd722c8566c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e62b140feac9fcae8b251607c814e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga84e62b140feac9fcae8b251607c814e7">NV_Type::BACKKEY0</a></td></tr>
<tr class="separator:ga84e62b140feac9fcae8b251607c814e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5b560a7ad515e084070fde57ea32d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gade5b560a7ad515e084070fde57ea32d7">NV_Type::BACKKEY7</a></td></tr>
<tr class="separator:gade5b560a7ad515e084070fde57ea32d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39aa00a01f54dd8348854da97790e930"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga39aa00a01f54dd8348854da97790e930">NV_Type::BACKKEY6</a></td></tr>
<tr class="separator:ga39aa00a01f54dd8348854da97790e930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2121000a273d32aeeaf2f4100ea3471"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae2121000a273d32aeeaf2f4100ea3471">NV_Type::BACKKEY5</a></td></tr>
<tr class="separator:gae2121000a273d32aeeaf2f4100ea3471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc51ff64f2fe752028b0cf769f95f66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga0bc51ff64f2fe752028b0cf769f95f66">NV_Type::BACKKEY4</a></td></tr>
<tr class="separator:ga0bc51ff64f2fe752028b0cf769f95f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681eb6e0560291b4c2e83e4e85923347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga681eb6e0560291b4c2e83e4e85923347">NV_Type::FPROT3</a></td></tr>
<tr class="separator:ga681eb6e0560291b4c2e83e4e85923347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8b08ba5cfdb89cf82724db412bc041"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4d8b08ba5cfdb89cf82724db412bc041">NV_Type::FPROT2</a></td></tr>
<tr class="separator:ga4d8b08ba5cfdb89cf82724db412bc041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85ed3eff018d579013a9e26e987f35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4e85ed3eff018d579013a9e26e987f35">NV_Type::FPROT1</a></td></tr>
<tr class="separator:ga4e85ed3eff018d579013a9e26e987f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1513e86bf3647e0179fc0f547a9b1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga0a1513e86bf3647e0179fc0f547a9b1e">NV_Type::FPROT0</a></td></tr>
<tr class="separator:ga0a1513e86bf3647e0179fc0f547a9b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5e12b7f518197a87e81432749ba73d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gafb5e12b7f518197a87e81432749ba73d">NV_Type::FSEC</a></td></tr>
<tr class="separator:gafb5e12b7f518197a87e81432749ba73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabff2875971400e0975d365fd8bdd30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaaabff2875971400e0975d365fd8bdd30">NV_Type::FOPT</a></td></tr>
<tr class="separator:gaaabff2875971400e0975d365fd8bdd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb099b77ea7a74fe342d9bf1335b86a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gafb099b77ea7a74fe342d9bf1335b86a6">OSC_Type::CR</a></td></tr>
<tr class="separator:gafb099b77ea7a74fe342d9bf1335b86a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2befe5f01ae11bccda33a84cff453b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac2befe5f01ae11bccda33a84cff453b0">PIT_Type::MCR</a></td></tr>
<tr class="separator:gac2befe5f01ae11bccda33a84cff453b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ce421fcde49cce87a5aa9982a8515b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae9ce421fcde49cce87a5aa9982a8515b">PIT_Type::LTMR64H</a></td></tr>
<tr class="separator:gae9ce421fcde49cce87a5aa9982a8515b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dee532f44b3946ac4239fe524fdb17a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2dee532f44b3946ac4239fe524fdb17a">PIT_Type::LTMR64L</a></td></tr>
<tr class="separator:ga2dee532f44b3946ac4239fe524fdb17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a450c1a7dad55a69376a89da7255286"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6880c80d3b65e0e5831b72371f607224">PIT_Type::LDVAL</a></td></tr>
<tr class="separator:ga2a450c1a7dad55a69376a89da7255286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52181eaeb29e8577290fb95a098416e3"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf98efdc8f0866cbaa72e83cfa391cac9">PIT_Type::CVAL</a></td></tr>
<tr class="separator:ga52181eaeb29e8577290fb95a098416e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3de5a245da9b8f4f215a0a747b96bdb"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1efb9476e302dfe00faf684173c5b6ea">PIT_Type::TCTRL</a></td></tr>
<tr class="separator:gad3de5a245da9b8f4f215a0a747b96bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22681bda87b772ad9948e9f89ae64f78"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf54765dd193a93cd7bddf1eb6b0c30fa">PIT_Type::TFLG</a></td></tr>
<tr class="separator:ga22681bda87b772ad9948e9f89ae64f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa5e7cebe52d9d7fbe071a4751b2a6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2aa5e7cebe52d9d7fbe071a4751b2a6c">PMC_Type::LVDSC1</a></td></tr>
<tr class="separator:ga2aa5e7cebe52d9d7fbe071a4751b2a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2abe9e83245fcd84da5a78bbea23ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gabc2abe9e83245fcd84da5a78bbea23ea">PMC_Type::LVDSC2</a></td></tr>
<tr class="separator:gabc2abe9e83245fcd84da5a78bbea23ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fa3c271bf9f25b06221b037553f936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga23fa3c271bf9f25b06221b037553f936">PMC_Type::REGSC</a></td></tr>
<tr class="separator:ga23fa3c271bf9f25b06221b037553f936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff5dc350e7bf1f89668d15e100f1dc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1ff5dc350e7bf1f89668d15e100f1dc5">PORT_Type::PCR</a> [32]</td></tr>
<tr class="separator:ga1ff5dc350e7bf1f89668d15e100f1dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4eae4ee06e554db6797dbbcf67f9655"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab4eae4ee06e554db6797dbbcf67f9655">PORT_Type::GPCLR</a></td></tr>
<tr class="separator:gab4eae4ee06e554db6797dbbcf67f9655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb92b388adf5799a5a59817ae6cbf7d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gadb92b388adf5799a5a59817ae6cbf7d1">PORT_Type::GPCHR</a></td></tr>
<tr class="separator:gadb92b388adf5799a5a59817ae6cbf7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20069f4ac88fc12066ba90eea8fcbb58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga20069f4ac88fc12066ba90eea8fcbb58">PORT_Type::ISFR</a></td></tr>
<tr class="separator:ga20069f4ac88fc12066ba90eea8fcbb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4e331c458808ec57a393932bf91e65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga9e4e331c458808ec57a393932bf91e65">RCM_Type::SRS0</a></td></tr>
<tr class="separator:ga9e4e331c458808ec57a393932bf91e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44780e402b18ebbbaec13d5a3694e523"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga44780e402b18ebbbaec13d5a3694e523">RCM_Type::SRS1</a></td></tr>
<tr class="separator:ga44780e402b18ebbbaec13d5a3694e523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0261f1d5010d46de000a3a9714b4c6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad0261f1d5010d46de000a3a9714b4c6d">RCM_Type::RPFC</a></td></tr>
<tr class="separator:gad0261f1d5010d46de000a3a9714b4c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449e78f6ff13d0f186b722a140027d6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga449e78f6ff13d0f186b722a140027d6b">RCM_Type::RPFW</a></td></tr>
<tr class="separator:ga449e78f6ff13d0f186b722a140027d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c632f8a6e441ac4550f8c996df4a8f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4c632f8a6e441ac4550f8c996df4a8f0">RCM_Type::FM</a></td></tr>
<tr class="separator:ga4c632f8a6e441ac4550f8c996df4a8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad870a27e4ba29a24859a9fe858d43b80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad870a27e4ba29a24859a9fe858d43b80">RCM_Type::MR</a></td></tr>
<tr class="separator:gad870a27e4ba29a24859a9fe858d43b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e89e87f2b9b9c76e68477dcf806431c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4e89e87f2b9b9c76e68477dcf806431c">RCM_Type::SSRS0</a></td></tr>
<tr class="separator:ga4e89e87f2b9b9c76e68477dcf806431c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345cf5ac679d82bb932b6793702bed23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga345cf5ac679d82bb932b6793702bed23">RCM_Type::SSRS1</a></td></tr>
<tr class="separator:ga345cf5ac679d82bb932b6793702bed23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719abe510d5195a99b7bab79ef891e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga719abe510d5195a99b7bab79ef891e3e">RFSYS_Type::REG</a> [8]</td></tr>
<tr class="separator:ga719abe510d5195a99b7bab79ef891e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5989ed4bd007dd1cbdc1e2b60b7e4b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5989ed4bd007dd1cbdc1e2b60b7e4b6c">ROM_Type::ENTRY</a> [3]</td></tr>
<tr class="separator:ga5989ed4bd007dd1cbdc1e2b60b7e4b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f154ffd079958033b8aba9bff12d5c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4f154ffd079958033b8aba9bff12d5c9">ROM_Type::TABLEMARK</a></td></tr>
<tr class="separator:ga4f154ffd079958033b8aba9bff12d5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851ad5e20cdeaac40c36ba02bef85a7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga851ad5e20cdeaac40c36ba02bef85a7b">ROM_Type::SYSACCESS</a></td></tr>
<tr class="separator:ga851ad5e20cdeaac40c36ba02bef85a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec55198466664fa61b28364e5c48ffc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaaec55198466664fa61b28364e5c48ffc">ROM_Type::PERIPHID4</a></td></tr>
<tr class="separator:gaaec55198466664fa61b28364e5c48ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aeb5c5840a95f1a33696f2f72786c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga9aeb5c5840a95f1a33696f2f72786c19">ROM_Type::PERIPHID5</a></td></tr>
<tr class="separator:ga9aeb5c5840a95f1a33696f2f72786c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1636c5dcfb4d992339f7b89a4669106a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1636c5dcfb4d992339f7b89a4669106a">ROM_Type::PERIPHID6</a></td></tr>
<tr class="separator:ga1636c5dcfb4d992339f7b89a4669106a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f090571c050a9c39871c4ecd72fa867"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1f090571c050a9c39871c4ecd72fa867">ROM_Type::PERIPHID7</a></td></tr>
<tr class="separator:ga1f090571c050a9c39871c4ecd72fa867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee418d504db9fdd71aa4d1bb05677eeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaee418d504db9fdd71aa4d1bb05677eeb">ROM_Type::PERIPHID0</a></td></tr>
<tr class="separator:gaee418d504db9fdd71aa4d1bb05677eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235e8c943594532e8e0a5bbb97b4e7e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga235e8c943594532e8e0a5bbb97b4e7e5">ROM_Type::PERIPHID1</a></td></tr>
<tr class="separator:ga235e8c943594532e8e0a5bbb97b4e7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f035bc086a6c9959dde3e943d9c71c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga43f035bc086a6c9959dde3e943d9c71c">ROM_Type::PERIPHID2</a></td></tr>
<tr class="separator:ga43f035bc086a6c9959dde3e943d9c71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3bf99f08b8f7b357493c0743cc0ce2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga9b3bf99f08b8f7b357493c0743cc0ce2">ROM_Type::PERIPHID3</a></td></tr>
<tr class="separator:ga9b3bf99f08b8f7b357493c0743cc0ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c79dc5608f079e4e9c92f29ee268ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga29c79dc5608f079e4e9c92f29ee268ea">ROM_Type::COMPID</a> [4]</td></tr>
<tr class="separator:ga29c79dc5608f079e4e9c92f29ee268ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8182569d4fb9aa8403e3f5933058a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5c8182569d4fb9aa8403e3f5933058a6">RTC_Type::TSR</a></td></tr>
<tr class="separator:ga5c8182569d4fb9aa8403e3f5933058a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab718ffaf4897a4eec35a15790bae8806"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab718ffaf4897a4eec35a15790bae8806">RTC_Type::TPR</a></td></tr>
<tr class="separator:gab718ffaf4897a4eec35a15790bae8806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67e5fa23e338883e5efd5b036164f26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac67e5fa23e338883e5efd5b036164f26">RTC_Type::TAR</a></td></tr>
<tr class="separator:gac67e5fa23e338883e5efd5b036164f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576676dbe6140e6ac08dfbf9a54aea17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga576676dbe6140e6ac08dfbf9a54aea17">RTC_Type::TCR</a></td></tr>
<tr class="separator:ga576676dbe6140e6ac08dfbf9a54aea17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ff2c2ef6d58e8826deb51d8604c01e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac5ff2c2ef6d58e8826deb51d8604c01e">RTC_Type::CR</a></td></tr>
<tr class="separator:gac5ff2c2ef6d58e8826deb51d8604c01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae12dc1e198cb7aa7602e59e36bbf43b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae12dc1e198cb7aa7602e59e36bbf43b6">RTC_Type::SR</a></td></tr>
<tr class="separator:gae12dc1e198cb7aa7602e59e36bbf43b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72766ca7476a2a74bd14042bc88aa05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac72766ca7476a2a74bd14042bc88aa05">RTC_Type::LR</a></td></tr>
<tr class="separator:gac72766ca7476a2a74bd14042bc88aa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ed5731d6b625b56c6bbeedd8f9bcb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga80ed5731d6b625b56c6bbeedd8f9bcb8">RTC_Type::IER</a></td></tr>
<tr class="separator:ga80ed5731d6b625b56c6bbeedd8f9bcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71da199104a0c6df7a9b6ef58c5e4edb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga71da199104a0c6df7a9b6ef58c5e4edb">SIM_Type::SOPT1</a></td></tr>
<tr class="separator:ga71da199104a0c6df7a9b6ef58c5e4edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcd927f581c0770092bd59289fe7145"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5dcd927f581c0770092bd59289fe7145">SIM_Type::SOPT1CFG</a></td></tr>
<tr class="separator:ga5dcd927f581c0770092bd59289fe7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42567e1697afc977709f14fe6d9f96a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga42567e1697afc977709f14fe6d9f96a8">SIM_Type::SOPT2</a></td></tr>
<tr class="separator:ga42567e1697afc977709f14fe6d9f96a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b7f87f2a822cb3f8f1275f478e485d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga44b7f87f2a822cb3f8f1275f478e485d">SIM_Type::SOPT4</a></td></tr>
<tr class="separator:ga44b7f87f2a822cb3f8f1275f478e485d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d8c8ea1f1cd3f4f1b34b4a48066b63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga29d8c8ea1f1cd3f4f1b34b4a48066b63">SIM_Type::SOPT5</a></td></tr>
<tr class="separator:ga29d8c8ea1f1cd3f4f1b34b4a48066b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5d10bb5b9bcea4c60a1b30b7499f2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gacf5d10bb5b9bcea4c60a1b30b7499f2e">SIM_Type::SOPT7</a></td></tr>
<tr class="separator:gacf5d10bb5b9bcea4c60a1b30b7499f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1141c7fe188d49a47eeeabc068dfce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gada1141c7fe188d49a47eeeabc068dfce">SIM_Type::SDID</a></td></tr>
<tr class="separator:gada1141c7fe188d49a47eeeabc068dfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35fe0b2593c29a2fd320cf4a667094c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab35fe0b2593c29a2fd320cf4a667094c">SIM_Type::SCGC4</a></td></tr>
<tr class="separator:gab35fe0b2593c29a2fd320cf4a667094c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139bbc6054a970f8ed4bfddaf5a97dd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga139bbc6054a970f8ed4bfddaf5a97dd2">SIM_Type::SCGC5</a></td></tr>
<tr class="separator:ga139bbc6054a970f8ed4bfddaf5a97dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14fa2f76246338c738acd9a19e5e2f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae14fa2f76246338c738acd9a19e5e2f0">SIM_Type::SCGC6</a></td></tr>
<tr class="separator:gae14fa2f76246338c738acd9a19e5e2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e80dc738a9dceaaa230afd667e3fd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga53e80dc738a9dceaaa230afd667e3fd2">SIM_Type::SCGC7</a></td></tr>
<tr class="separator:ga53e80dc738a9dceaaa230afd667e3fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3427fbd07b693e2c8d95a79d481b694d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3427fbd07b693e2c8d95a79d481b694d">SIM_Type::CLKDIV1</a></td></tr>
<tr class="separator:ga3427fbd07b693e2c8d95a79d481b694d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08521bc1b834684ec167d3df1ca795d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad08521bc1b834684ec167d3df1ca795d">SIM_Type::FCFG1</a></td></tr>
<tr class="separator:gad08521bc1b834684ec167d3df1ca795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a16a2d49b11f46bd5874de212f1899e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6a16a2d49b11f46bd5874de212f1899e">SIM_Type::FCFG2</a></td></tr>
<tr class="separator:ga6a16a2d49b11f46bd5874de212f1899e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3673a8cdd4cf80d15491e56214ee3124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3673a8cdd4cf80d15491e56214ee3124">SIM_Type::UIDMH</a></td></tr>
<tr class="separator:ga3673a8cdd4cf80d15491e56214ee3124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1995ae7c6cbcede0825d67e2fc3505ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga1995ae7c6cbcede0825d67e2fc3505ca">SIM_Type::UIDML</a></td></tr>
<tr class="separator:ga1995ae7c6cbcede0825d67e2fc3505ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e55725c1aeddef811d669f56c978529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7e55725c1aeddef811d669f56c978529">SIM_Type::UIDL</a></td></tr>
<tr class="separator:ga7e55725c1aeddef811d669f56c978529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7bedcfac80b29f0b39bbdb79b4d1ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gafe7bedcfac80b29f0b39bbdb79b4d1ef">SIM_Type::COPC</a></td></tr>
<tr class="separator:gafe7bedcfac80b29f0b39bbdb79b4d1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b1c0ff4681995d0d16f98b1008da72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaa0b1c0ff4681995d0d16f98b1008da72">SIM_Type::SRVCOP</a></td></tr>
<tr class="separator:gaa0b1c0ff4681995d0d16f98b1008da72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1160606f3387d12dadc263eec7b749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaeb1160606f3387d12dadc263eec7b749">SMC_Type::PMPROT</a></td></tr>
<tr class="separator:gaeb1160606f3387d12dadc263eec7b749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8623b594bbc8c61e5d223101fc90d97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab8623b594bbc8c61e5d223101fc90d97">SMC_Type::PMCTRL</a></td></tr>
<tr class="separator:gab8623b594bbc8c61e5d223101fc90d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7ce3860f0e8c664e2e345e8936dbdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaae7ce3860f0e8c664e2e345e8936dbdc">SMC_Type::STOPCTRL</a></td></tr>
<tr class="separator:gaae7ce3860f0e8c664e2e345e8936dbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f12c170087f5adb138c07010fc7027"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf4f12c170087f5adb138c07010fc7027">SMC_Type::PMSTAT</a></td></tr>
<tr class="separator:gaf4f12c170087f5adb138c07010fc7027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6fc780cc6e75458018f7439f29bcb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaae6fc780cc6e75458018f7439f29bcb9">SPI_Type::S</a></td></tr>
<tr class="separator:gaae6fc780cc6e75458018f7439f29bcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2adfd805d46b25e2cc5291efbfd03cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaa2adfd805d46b25e2cc5291efbfd03cb">SPI_Type::BR</a></td></tr>
<tr class="separator:gaa2adfd805d46b25e2cc5291efbfd03cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c4f843fc2730530f66b1c6ce835fbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab6c4f843fc2730530f66b1c6ce835fbc">SPI_Type::C2</a></td></tr>
<tr class="separator:gab6c4f843fc2730530f66b1c6ce835fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04efcea84d844fdf789652bd42165da8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga04efcea84d844fdf789652bd42165da8">SPI_Type::C1</a></td></tr>
<tr class="separator:ga04efcea84d844fdf789652bd42165da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e2ba52edc9029e37f3ac7071cf856c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga13e2ba52edc9029e37f3ac7071cf856c">SPI_Type::ML</a></td></tr>
<tr class="separator:ga13e2ba52edc9029e37f3ac7071cf856c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efcc030fde4911065d47ba28d8777e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8efcc030fde4911065d47ba28d8777e3">SPI_Type::MH</a></td></tr>
<tr class="separator:ga8efcc030fde4911065d47ba28d8777e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9265ac45801fabcbd38ca71fa88cbbb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga9265ac45801fabcbd38ca71fa88cbbb8">SPI_Type::DL</a></td></tr>
<tr class="separator:ga9265ac45801fabcbd38ca71fa88cbbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fdf104383d614e4894d7ab0d70b6d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae9fdf104383d614e4894d7ab0d70b6d3">SPI_Type::DH</a></td></tr>
<tr class="separator:gae9fdf104383d614e4894d7ab0d70b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac439fc9fc5835306379df6b326546f1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac439fc9fc5835306379df6b326546f1e">SPI_Type::CI</a></td></tr>
<tr class="separator:gac439fc9fc5835306379df6b326546f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac520176da85a6959b7f2d3cdb7b3d685"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac520176da85a6959b7f2d3cdb7b3d685">SPI_Type::C3</a></td></tr>
<tr class="separator:gac520176da85a6959b7f2d3cdb7b3d685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b39b132b13eaba36b30afc619637992"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6b39b132b13eaba36b30afc619637992">TPM_Type::SC</a></td></tr>
<tr class="separator:ga6b39b132b13eaba36b30afc619637992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896df1de7ef2d6f21b14125801930b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga896df1de7ef2d6f21b14125801930b18">TPM_Type::CNT</a></td></tr>
<tr class="separator:ga896df1de7ef2d6f21b14125801930b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5568adb87a9f1410b3d003f8dc94f36c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5568adb87a9f1410b3d003f8dc94f36c">TPM_Type::MOD</a></td></tr>
<tr class="separator:ga5568adb87a9f1410b3d003f8dc94f36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611d82cc0b9336ad6e7d3ca404642b1e"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3fbf98cd4ed535962519dd5014a37a5b">TPM_Type::CnSC</a></td></tr>
<tr class="separator:ga611d82cc0b9336ad6e7d3ca404642b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e902fefa2b0ad94d95297aa9f5a14c9"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gab8cfe6651f0ed5a39fa66ae9748046f9">TPM_Type::CnV</a></td></tr>
<tr class="separator:ga2e902fefa2b0ad94d95297aa9f5a14c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf139e79fdb6db938e7dee9d61b763755"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf139e79fdb6db938e7dee9d61b763755">TPM_Type::STATUS</a></td></tr>
<tr class="separator:gaf139e79fdb6db938e7dee9d61b763755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86d31b1dd4b1655d434399bf24afbac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac86d31b1dd4b1655d434399bf24afbac">TPM_Type::POL</a></td></tr>
<tr class="separator:gac86d31b1dd4b1655d434399bf24afbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6670b1d4c867e10492d42f2dff4c80b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga6670b1d4c867e10492d42f2dff4c80b9">TPM_Type::CONF</a></td></tr>
<tr class="separator:ga6670b1d4c867e10492d42f2dff4c80b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b68e0c2e2c00962c1f6ff05768a247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga64b68e0c2e2c00962c1f6ff05768a247">UART_Type::BDH</a></td></tr>
<tr class="separator:ga64b68e0c2e2c00962c1f6ff05768a247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d811085ff9f014e2412f0306ca99cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga82d811085ff9f014e2412f0306ca99cc">UART_Type::BDL</a></td></tr>
<tr class="separator:ga82d811085ff9f014e2412f0306ca99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2060193a370f0e9a31ccbcc18324af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7d2060193a370f0e9a31ccbcc18324af">UART_Type::C1</a></td></tr>
<tr class="separator:ga7d2060193a370f0e9a31ccbcc18324af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4050bfe335adcde0e5b87823ea26bc28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4050bfe335adcde0e5b87823ea26bc28">UART_Type::C2</a></td></tr>
<tr class="separator:ga4050bfe335adcde0e5b87823ea26bc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab085fb9bbfccce5ace6b752d9784ee26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gab085fb9bbfccce5ace6b752d9784ee26">UART_Type::S1</a></td></tr>
<tr class="separator:gab085fb9bbfccce5ace6b752d9784ee26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9178df20b457eace88576a7cb26d75d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad9178df20b457eace88576a7cb26d75d">UART_Type::S2</a></td></tr>
<tr class="separator:gad9178df20b457eace88576a7cb26d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23270f53f190afb3fe05203af6bc0059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga23270f53f190afb3fe05203af6bc0059">UART_Type::C3</a></td></tr>
<tr class="separator:ga23270f53f190afb3fe05203af6bc0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e2df4671867807c472469a394c0619"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf5e2df4671867807c472469a394c0619">UART_Type::D</a></td></tr>
<tr class="separator:gaf5e2df4671867807c472469a394c0619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73acabe00975b26ce347736f07c80925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga73acabe00975b26ce347736f07c80925">UART_Type::MA1</a></td></tr>
<tr class="separator:ga73acabe00975b26ce347736f07c80925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e576e5777a71fe5d082448e7a452ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga32e576e5777a71fe5d082448e7a452ed">UART_Type::MA2</a></td></tr>
<tr class="separator:ga32e576e5777a71fe5d082448e7a452ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefdf66d5b1fa972353e74c01dbbfa95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaaefdf66d5b1fa972353e74c01dbbfa95">UART_Type::C4</a></td></tr>
<tr class="separator:gaaefdf66d5b1fa972353e74c01dbbfa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad807dc965307ce5a463d79158802b3a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad807dc965307ce5a463d79158802b3a3">UART_Type::C5</a></td></tr>
<tr class="separator:gad807dc965307ce5a463d79158802b3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289733e31a513073ee9a94532afc2b72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga289733e31a513073ee9a94532afc2b72">UART_Type::C7816</a></td></tr>
<tr class="separator:ga289733e31a513073ee9a94532afc2b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970303bbe82348655affe06e79e8f6e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga970303bbe82348655affe06e79e8f6e3">UART_Type::IE7816</a></td></tr>
<tr class="separator:ga970303bbe82348655affe06e79e8f6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad7c2421ffeffae79c6c92b40d4751c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3ad7c2421ffeffae79c6c92b40d4751c">UART_Type::IS7816</a></td></tr>
<tr class="separator:ga3ad7c2421ffeffae79c6c92b40d4751c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fc6456d2e8feae7c8b42ff2d939254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga38fc6456d2e8feae7c8b42ff2d939254">UART_Type::WP7816</a></td></tr>
<tr class="separator:ga38fc6456d2e8feae7c8b42ff2d939254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5baa7756fc680009fd014c7ffb6a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga3c5baa7756fc680009fd014c7ffb6a0f">UART_Type::WN7816</a></td></tr>
<tr class="separator:ga3c5baa7756fc680009fd014c7ffb6a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc0251bba4980051f8991db62e18c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5fc0251bba4980051f8991db62e18c2a">UART_Type::WF7816</a></td></tr>
<tr class="separator:ga5fc0251bba4980051f8991db62e18c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5e3ab142d426d631595daaf8e5220e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gadb5e3ab142d426d631595daaf8e5220e">UART_Type::ET7816</a></td></tr>
<tr class="separator:gadb5e3ab142d426d631595daaf8e5220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13e6db552f61befb71ea95d93af7dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gac13e6db552f61befb71ea95d93af7dee">UART_Type::TL7816</a></td></tr>
<tr class="separator:gac13e6db552f61befb71ea95d93af7dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7ccad245163900a9899edc04f5c364"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gabb7ccad245163900a9899edc04f5c364">UART_Type::AP7816A_T0</a></td></tr>
<tr class="separator:gabb7ccad245163900a9899edc04f5c364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8dfd03974bbaa55be2262fa545475b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaca8dfd03974bbaa55be2262fa545475b">UART_Type::AP7816B_T0</a></td></tr>
<tr class="separator:gaca8dfd03974bbaa55be2262fa545475b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f0718fa6ef700e500295b82588f257"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga027f822a9c37c54baba90c858fc49c4d">UART_Type::WP7816A_T0</a></td></tr>
<tr class="separator:ga30f0718fa6ef700e500295b82588f257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f7d851a783ec9e970290deea8dd877"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gadb6447b5f07afe6b42b1017f20fdddff">UART_Type::WP7816B_T0</a></td></tr>
<tr class="separator:ga86f7d851a783ec9e970290deea8dd877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1f4dae096ad1d7174dc06de3ba2f16"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga733238bed3b7ba8680a979220e174b8c">UART_Type::WP7816A_T1</a></td></tr>
<tr class="separator:gabe1f4dae096ad1d7174dc06de3ba2f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6915a494d103cf5b8f0afcb9e3da76df"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#ga60a15a3d4273bccb814d617dfeb33b44">UART_Type::WP7816B_T1</a></td></tr>
<tr class="separator:ga6915a494d103cf5b8f0afcb9e3da76df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace68f46afe9ded7a7e1a67bbefd61781"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gace68f46afe9ded7a7e1a67bbefd61781">UART_Type::WGP7816_T1</a></td></tr>
<tr class="separator:gace68f46afe9ded7a7e1a67bbefd61781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d1c8b1c8a8106acd99eefbd6533639"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga54d1c8b1c8a8106acd99eefbd6533639">UART_Type::WP7816C_T1</a></td></tr>
<tr class="separator:ga54d1c8b1c8a8106acd99eefbd6533639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5e3896393e567c46fbcfe1ea92bade"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga2e5e3896393e567c46fbcfe1ea92bade">USB_Type::PERID</a></td></tr>
<tr class="separator:ga2e5e3896393e567c46fbcfe1ea92bade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff047b66a448cfa17baf6acf33fd58a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gafff047b66a448cfa17baf6acf33fd58a">USB_Type::IDCOMP</a></td></tr>
<tr class="separator:gafff047b66a448cfa17baf6acf33fd58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebfcc05a57aa51e7cdeb38d058ccd5f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaebfcc05a57aa51e7cdeb38d058ccd5f1">USB_Type::REV</a></td></tr>
<tr class="separator:gaebfcc05a57aa51e7cdeb38d058ccd5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7271c06f949d448fa10196e2bb10bd93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7271c06f949d448fa10196e2bb10bd93">USB_Type::ADDINFO</a></td></tr>
<tr class="separator:ga7271c06f949d448fa10196e2bb10bd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea8dad14f2d470b66a880384aef09d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaaea8dad14f2d470b66a880384aef09d8">USB_Type::ISTAT</a></td></tr>
<tr class="separator:gaaea8dad14f2d470b66a880384aef09d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe12dd614f13edb2741464672b0d411"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gafbe12dd614f13edb2741464672b0d411">USB_Type::INTEN</a></td></tr>
<tr class="separator:gafbe12dd614f13edb2741464672b0d411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e1c49392d797dfdc81155e0b37a80b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf3e1c49392d797dfdc81155e0b37a80b">USB_Type::ERRSTAT</a></td></tr>
<tr class="separator:gaf3e1c49392d797dfdc81155e0b37a80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f6538d60be550166683242c93649a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga29f6538d60be550166683242c93649a7">USB_Type::ERREN</a></td></tr>
<tr class="separator:ga29f6538d60be550166683242c93649a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54025377f3daec606230cd235bd81916"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga54025377f3daec606230cd235bd81916">USB_Type::STAT</a></td></tr>
<tr class="separator:ga54025377f3daec606230cd235bd81916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66155614624c6dbd95f696e1a9f0f35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gad66155614624c6dbd95f696e1a9f0f35">USB_Type::CTL</a></td></tr>
<tr class="separator:gad66155614624c6dbd95f696e1a9f0f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8705f1ca0cd919f17cdd610a401de206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga8705f1ca0cd919f17cdd610a401de206">USB_Type::ADDR</a></td></tr>
<tr class="separator:ga8705f1ca0cd919f17cdd610a401de206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38659ba2c226f6bbe8618f9a2437ba3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae38659ba2c226f6bbe8618f9a2437ba3">USB_Type::BDTPAGE1</a></td></tr>
<tr class="separator:gae38659ba2c226f6bbe8618f9a2437ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0454bfe2e97064f2b6bd616350ec802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf0454bfe2e97064f2b6bd616350ec802">USB_Type::FRMNUML</a></td></tr>
<tr class="separator:gaf0454bfe2e97064f2b6bd616350ec802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81326ef75b015cfa68f73b9c8434bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga5d81326ef75b015cfa68f73b9c8434bf">USB_Type::FRMNUMH</a></td></tr>
<tr class="separator:ga5d81326ef75b015cfa68f73b9c8434bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c91cae21a7dc71675b828c242ff14a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaf2c91cae21a7dc71675b828c242ff14a">USB_Type::BDTPAGE2</a></td></tr>
<tr class="separator:gaf2c91cae21a7dc71675b828c242ff14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e2eedfdddb0094778c619167cac252"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga37e2eedfdddb0094778c619167cac252">USB_Type::BDTPAGE3</a></td></tr>
<tr class="separator:ga37e2eedfdddb0094778c619167cac252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3cff0ee927a06966bcaf64cd18f4c6"><td class="memItemLeft" ><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="group__USB__Peripheral__Access__Layer.html#gae31e5076afa4cee3a94c6b57b374426a">USB_Type::ENDPT</a></td></tr>
<tr class="separator:gaad3cff0ee927a06966bcaf64cd18f4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0fdec2bab11d450d49677fc0bf729c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga7d0fdec2bab11d450d49677fc0bf729c">USB_Type::USBCTRL</a></td></tr>
<tr class="separator:ga7d0fdec2bab11d450d49677fc0bf729c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cbc53b1ddc255d7be917ba3fc6b1f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaa8cbc53b1ddc255d7be917ba3fc6b1f1">USB_Type::OBSERVE</a></td></tr>
<tr class="separator:gaa8cbc53b1ddc255d7be917ba3fc6b1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093d9b4052a399ff21b6694034333f08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga093d9b4052a399ff21b6694034333f08">USB_Type::CONTROL</a></td></tr>
<tr class="separator:ga093d9b4052a399ff21b6694034333f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0381c5afae0f997f54326c00e494d71c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga0381c5afae0f997f54326c00e494d71c">USB_Type::USBTRC0</a></td></tr>
<tr class="separator:ga0381c5afae0f997f54326c00e494d71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e51e60eb32b6754162c3e4a9a054e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga32e51e60eb32b6754162c3e4a9a054e1">USB_Type::USBFRMADJUST</a></td></tr>
<tr class="separator:ga32e51e60eb32b6754162c3e4a9a054e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fac00c5ed2a5d93d87ab429a2e7f4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gae1fac00c5ed2a5d93d87ab429a2e7f4f">USB_Type::CLK_RECOVER_CTRL</a></td></tr>
<tr class="separator:gae1fac00c5ed2a5d93d87ab429a2e7f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80fb0714f5079cacf75a9b8d1e8bd4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga80fb0714f5079cacf75a9b8d1e8bd4ed">USB_Type::CLK_RECOVER_IRC_EN</a></td></tr>
<tr class="separator:ga80fb0714f5079cacf75a9b8d1e8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57d90389269906aaeea94c828c01e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#gaa57d90389269906aaeea94c828c01e05">USB_Type::CLK_RECOVER_INT_EN</a></td></tr>
<tr class="separator:gaa57d90389269906aaeea94c828c01e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029c33c535571c3fd55577bc1c37cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga4029c33c535571c3fd55577bc1c37cc4">USB_Type::CLK_RECOVER_INT_STATUS</a></td></tr>
<tr class="separator:ga4029c33c535571c3fd55577bc1c37cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374f2e0a8c240329890c6847d8560737"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga374f2e0a8c240329890c6847d8560737">VREF_Type::TRM</a></td></tr>
<tr class="separator:ga374f2e0a8c240329890c6847d8560737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93380066788c4a4c715990e2d34ec5b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USB__Peripheral__Access__Layer.html#ga93380066788c4a4c715990e2d34ec5b1">VREF_Type::SC</a></td></tr>
<tr class="separator:ga93380066788c4a4c715990e2d34ec5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga5f4adcc09ad475b811d37f1462e82c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f4adcc09ad475b811d37f1462e82c74">&#9670;&nbsp;</a></span>A1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Address Register 1, offset: 0x0 </p>

</div>
</div>
<a id="ga25bd966a745df11edd849836e17a2457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25bd966a745df11edd849836e17a2457">&#9670;&nbsp;</a></span>A2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Address Register 2, offset: 0x9 </p>

</div>
</div>
<a id="ga7271c06f949d448fa10196e2bb10bd93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7271c06f949d448fa10196e2bb10bd93">&#9670;&nbsp;</a></span>ADDINFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t USB_Type::ADDINFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Additional Info register, offset: 0xC </p>

</div>
</div>
<a id="ga8705f1ca0cd919f17cdd610a401de206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8705f1ca0cd919f17cdd610a401de206">&#9670;&nbsp;</a></span>ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address register, offset: 0x98 </p>

</div>
</div>
<a id="gabb7ccad245163900a9899edc04f5c364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb7ccad245163900a9899edc04f5c364">&#9670;&nbsp;</a></span>AP7816A_T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::AP7816A_T0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 ATR Duration Timer Register A, offset: 0x3A </p>

</div>
</div>
<a id="gaca8dfd03974bbaa55be2262fa545475b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca8dfd03974bbaa55be2262fa545475b">&#9670;&nbsp;</a></span>AP7816B_T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::AP7816B_T0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 ATR Duration Timer Register B, offset: 0x3B </p>

</div>
</div>
<a id="ga42fdb6887fa68d8210e845e35dd2a3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42fdb6887fa68d8210e845e35dd2a3f1">&#9670;&nbsp;</a></span>AUTHSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::AUTHSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Authentication Status Register, offset: 0xFB8 </p>

</div>
</div>
<a id="ga84e62b140feac9fcae8b251607c814e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84e62b140feac9fcae8b251607c814e7">&#9670;&nbsp;</a></span>BACKKEY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::BACKKEY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 0., offset: 0x3 </p>

</div>
</div>
<a id="gad90570e3331407893b892cd722c8566c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad90570e3331407893b892cd722c8566c">&#9670;&nbsp;</a></span>BACKKEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::BACKKEY1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 1., offset: 0x2 </p>

</div>
</div>
<a id="gab01f94708b68f34fd5b40a18b21c6d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab01f94708b68f34fd5b40a18b21c6d76">&#9670;&nbsp;</a></span>BACKKEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::BACKKEY2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 2., offset: 0x1 </p>

</div>
</div>
<a id="ga99c28a1d24b507ca392b62abd7326c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99c28a1d24b507ca392b62abd7326c22">&#9670;&nbsp;</a></span>BACKKEY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::BACKKEY3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 3., offset: 0x0 </p>

</div>
</div>
<a id="ga0bc51ff64f2fe752028b0cf769f95f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc51ff64f2fe752028b0cf769f95f66">&#9670;&nbsp;</a></span>BACKKEY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::BACKKEY4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 4., offset: 0x7 </p>

</div>
</div>
<a id="gae2121000a273d32aeeaf2f4100ea3471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2121000a273d32aeeaf2f4100ea3471">&#9670;&nbsp;</a></span>BACKKEY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::BACKKEY5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 5., offset: 0x6 </p>

</div>
</div>
<a id="ga39aa00a01f54dd8348854da97790e930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39aa00a01f54dd8348854da97790e930">&#9670;&nbsp;</a></span>BACKKEY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::BACKKEY6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 6., offset: 0x5 </p>

</div>
</div>
<a id="gade5b560a7ad515e084070fde57ea32d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5b560a7ad515e084070fde57ea32d7">&#9670;&nbsp;</a></span>BACKKEY7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::BACKKEY7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backdoor Comparison Key 7., offset: 0x4 </p>

</div>
</div>
<a id="ga38c78b00a36beca209818b64977139dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38c78b00a36beca209818b64977139dd">&#9670;&nbsp;</a></span>BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::BASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB Base Register, offset: 0xC </p>

</div>
</div>
<a id="gadadfa76ec04ec7148ca8ff116d07786b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadadfa76ec04ec7148ca8ff116d07786b">&#9670;&nbsp;</a></span>BAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPUART_Type::BAUD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Baud Rate Register, offset: 0x0 </p>

</div>
</div>
<a id="ga64b68e0c2e2c00962c1f6ff05768a247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64b68e0c2e2c00962c1f6ff05768a247">&#9670;&nbsp;</a></span>BDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::BDH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Baud Rate Registers: High, offset: 0x0 </p>

</div>
</div>
<a id="ga82d811085ff9f014e2412f0306ca99cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d811085ff9f014e2412f0306ca99cc">&#9670;&nbsp;</a></span>BDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::BDL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Baud Rate Registers: Low, offset: 0x1 </p>

</div>
</div>
<a id="gae38659ba2c226f6bbe8618f9a2437ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38659ba2c226f6bbe8618f9a2437ba3">&#9670;&nbsp;</a></span>BDTPAGE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::BDTPAGE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BDT Page register 1, offset: 0x9C </p>

</div>
</div>
<a id="gaf2c91cae21a7dc71675b828c242ff14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c91cae21a7dc71675b828c242ff14a">&#9670;&nbsp;</a></span>BDTPAGE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::BDTPAGE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BDT Page Register 2, offset: 0xB0 </p>

</div>
</div>
<a id="ga37e2eedfdddb0094778c619167cac252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e2eedfdddb0094778c619167cac252">&#9670;&nbsp;</a></span>BDTPAGE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::BDTPAGE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BDT Page Register 3, offset: 0xB4 </p>

</div>
</div>
<a id="gaa2adfd805d46b25e2cc5291efbfd03cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2adfd805d46b25e2cc5291efbfd03cb">&#9670;&nbsp;</a></span>BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::BR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Baud Rate Register, offset: 0x1 </p>

</div>
</div>
<a id="ga49f8406d0fa0efc705eb2c0c43ecf30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f8406d0fa0efc705eb2c0c43ecf30c">&#9670;&nbsp;</a></span>C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DAC_Type::C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Control Register, offset: 0x21 </p>

</div>
</div>
<a id="gafb00f6857479eca5081afacc76b9b621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb00f6857479eca5081afacc76b9b621">&#9670;&nbsp;</a></span>C1 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DAC_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Control Register 1, offset: 0x22 </p>

</div>
</div>
<a id="ga8dc1b42eab0063baa1ddb76888a51bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc1b42eab0063baa1ddb76888a51bd3">&#9670;&nbsp;</a></span>C1 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control Register 1, offset: 0x2 </p>

</div>
</div>
<a id="ga72de946c106d741e2e5f21c35988a7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72de946c106d741e2e5f21c35988a7a1">&#9670;&nbsp;</a></span>C1 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MCG_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control Register 1, offset: 0x0 </p>

</div>
</div>
<a id="ga04efcea84d844fdf789652bd42165da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04efcea84d844fdf789652bd42165da8">&#9670;&nbsp;</a></span>C1 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Control Register 1, offset: 0x3 </p>

</div>
</div>
<a id="ga7d2060193a370f0e9a31ccbcc18324af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2060193a370f0e9a31ccbcc18324af">&#9670;&nbsp;</a></span>C1 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Control Register 1, offset: 0x2 </p>

</div>
</div>
<a id="ga4128157a759ed11a7ac5b3daf56cd7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4128157a759ed11a7ac5b3daf56cd7d2">&#9670;&nbsp;</a></span>C2 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DAC_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Control Register 2, offset: 0x23 </p>

</div>
</div>
<a id="ga1cc523ad84714ff9fe3f28a9b2edccf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc523ad84714ff9fe3f28a9b2edccf7">&#9670;&nbsp;</a></span>C2 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control Register 2, offset: 0x5 </p>

</div>
</div>
<a id="ga2a7672cdea44c417e9eaddd438fb3609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7672cdea44c417e9eaddd438fb3609">&#9670;&nbsp;</a></span>C2 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MCG_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Control Register 2, offset: 0x1 </p>

</div>
</div>
<a id="gab6c4f843fc2730530f66b1c6ce835fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c4f843fc2730530f66b1c6ce835fbc">&#9670;&nbsp;</a></span>C2 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Control Register 2, offset: 0x2 </p>

</div>
</div>
<a id="ga4050bfe335adcde0e5b87823ea26bc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4050bfe335adcde0e5b87823ea26bc28">&#9670;&nbsp;</a></span>C2 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Control Register 2, offset: 0x3 </p>

</div>
</div>
<a id="gac520176da85a6959b7f2d3cdb7b3d685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac520176da85a6959b7f2d3cdb7b3d685">&#9670;&nbsp;</a></span>C3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register 3, offset: 0xB </p>

</div>
</div>
<a id="ga23270f53f190afb3fe05203af6bc0059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23270f53f190afb3fe05203af6bc0059">&#9670;&nbsp;</a></span>C3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Control Register 3, offset: 0x6 </p>

</div>
</div>
<a id="gaaefdf66d5b1fa972353e74c01dbbfa95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefdf66d5b1fa972353e74c01dbbfa95">&#9670;&nbsp;</a></span>C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Control Register 4, offset: 0xA </p>

</div>
</div>
<a id="gad807dc965307ce5a463d79158802b3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad807dc965307ce5a463d79158802b3a3">&#9670;&nbsp;</a></span>C5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Control Register 5, offset: 0xB </p>

</div>
</div>
<a id="ga289733e31a513073ee9a94532afc2b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga289733e31a513073ee9a94532afc2b72">&#9670;&nbsp;</a></span>C7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Control Register, offset: 0x18 </p>

</div>
</div>
<a id="ga440cce9a58e10f21220241a51442b71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga440cce9a58e10f21220241a51442b71c">&#9670;&nbsp;</a></span>CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration Register 1, offset: 0x8 </p>

</div>
</div>
<a id="ga089c1cc67b67d8cc7ac213a28d317bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089c1cc67b67d8cc7ac213a28d317bf8">&#9670;&nbsp;</a></span>CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration Register 2, offset: 0xC </p>

</div>
</div>
<a id="ga0279b54399dafc0d96252883dff6ec33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0279b54399dafc0d96252883dff6ec33">&#9670;&nbsp;</a></span>CHCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMAMUX_Type::CHCFG[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Configuration register, array offset: 0x0, array step: 0x1 </p>

</div>
</div>
<a id="gac439fc9fc5835306379df6b326546f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac439fc9fc5835306379df6b326546f1e">&#9670;&nbsp;</a></span>CI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::CI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clear interrupt register, offset: 0xA </p>

</div>
</div>
<a id="gae1fac00c5ed2a5d93d87ab429a2e7f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1fac00c5ed2a5d93d87ab429a2e7f4f">&#9670;&nbsp;</a></span>CLK_RECOVER_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::CLK_RECOVER_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Clock recovery control, offset: 0x140 </p>

</div>
</div>
<a id="gaa57d90389269906aaeea94c828c01e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa57d90389269906aaeea94c828c01e05">&#9670;&nbsp;</a></span>CLK_RECOVER_INT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::CLK_RECOVER_INT_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock recovery combined interrupt enable, offset: 0x154 </p>

</div>
</div>
<a id="ga4029c33c535571c3fd55577bc1c37cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4029c33c535571c3fd55577bc1c37cc4">&#9670;&nbsp;</a></span>CLK_RECOVER_INT_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::CLK_RECOVER_INT_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock recovery separated interrupt status, offset: 0x15C </p>

</div>
</div>
<a id="ga80fb0714f5079cacf75a9b8d1e8bd4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80fb0714f5079cacf75a9b8d1e8bd4ed">&#9670;&nbsp;</a></span>CLK_RECOVER_IRC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::CLK_RECOVER_IRC_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRC48M oscillator enable register, offset: 0x144 </p>

</div>
</div>
<a id="ga3427fbd07b693e2c8d95a79d481b694d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3427fbd07b693e2c8d95a79d481b694d">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Divider Register 1, offset: 0x1044 </p>

</div>
</div>
<a id="ga8700ba0357efc8ee2066ff4906a196b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8700ba0357efc8ee2066ff4906a196b2">&#9670;&nbsp;</a></span>CLM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x6C </p>

</div>
</div>
<a id="ga87b7c165ef9dc4d4b5db9a15ff39b3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87b7c165ef9dc4d4b5db9a15ff39b3f1">&#9670;&nbsp;</a></span>CLM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x68 </p>

</div>
</div>
<a id="ga2c52931453e9fab0bd1fa24a5e771a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c52931453e9fab0bd1fa24a5e771a8c">&#9670;&nbsp;</a></span>CLM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x64 </p>

</div>
</div>
<a id="ga8c1d865925f38226c6c93f502abfc32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c1d865925f38226c6c93f502abfc32d">&#9670;&nbsp;</a></span>CLM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x60 </p>

</div>
</div>
<a id="gae5a5b0377261f6593f1ad3f51a4681ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a5b0377261f6593f1ad3f51a4681ad">&#9670;&nbsp;</a></span>CLM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x5C </p>

</div>
</div>
<a id="ga7354e8844f8eabbe072fd015e5f321a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7354e8844f8eabbe072fd015e5f321a6">&#9670;&nbsp;</a></span>CLMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x54 </p>

</div>
</div>
<a id="gaaf8e34a694e7cefc2f3f750ec6947658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf8e34a694e7cefc2f3f750ec6947658">&#9670;&nbsp;</a></span>CLMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x58 </p>

</div>
</div>
<a id="ga18689175e64a715367784c7c84c0200d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18689175e64a715367784c7c84c0200d">&#9670;&nbsp;</a></span>CLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x4C </p>

</div>
</div>
<a id="ga4d46f571d82c5c84402ed9df3ebf0f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d46f571d82c5c84402ed9df3ebf0f2d">&#9670;&nbsp;</a></span>CLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x48 </p>

</div>
</div>
<a id="ga57aa0df779b5b476d8b4cd498e11a07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57aa0df779b5b476d8b4cd498e11a07d">&#9670;&nbsp;</a></span>CLP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x44 </p>

</div>
</div>
<a id="ga1452eb8d202a03a390a021a8ed791698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1452eb8d202a03a390a021a8ed791698">&#9670;&nbsp;</a></span>CLP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x40 </p>

</div>
</div>
<a id="ga3b8cdaa5f3bc728ac9ade1e50a536b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8cdaa5f3bc728ac9ade1e50a536b18">&#9670;&nbsp;</a></span>CLP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x3C </p>

</div>
</div>
<a id="gaf713fff7638ff0895a2f3096c292380b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf713fff7638ff0895a2f3096c292380b">&#9670;&nbsp;</a></span>CLPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x34 </p>

</div>
</div>
<a id="ga7bac5a0a1385b76292e97a48d04448bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bac5a0a1385b76292e97a48d04448bb">&#9670;&nbsp;</a></span>CLPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x38 </p>

</div>
</div>
<a id="gaa5b60a4852b1f75b35ac4535ec8fde47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b60a4852b1f75b35ac4535ec8fde47">&#9670;&nbsp;</a></span>CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTMR_Type::CMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Timer Compare Register, offset: 0x8 </p>

</div>
</div>
<a id="ga9d7b37aa4696adb170d1834de319ff68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d7b37aa4696adb170d1834de319ff68">&#9670;&nbsp;</a></span>CNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTMR_Type::CNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Timer Counter Register, offset: 0xC </p>

</div>
</div>
<a id="ga3fbf98cd4ed535962519dd5014a37a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbf98cd4ed535962519dd5014a37a5b">&#9670;&nbsp;</a></span>CnSC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPM_Type::CnSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel (n) Status and Control, array offset: 0xC, array step: 0x8 </p>

</div>
</div>
<a id="ga611d82cc0b9336ad6e7d3ca404642b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga611d82cc0b9336ad6e7d3ca404642b1e">&#9670;&nbsp;</a></span>CnSC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::CnSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel (n) Status and Control, array offset: 0xC, array step: 0x8 </p>

</div>
</div>
<a id="ga896df1de7ef2d6f21b14125801930b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga896df1de7ef2d6f21b14125801930b18">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPM_Type::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Counter, offset: 0x4 </p>

</div>
</div>
<a id="gab8cfe6651f0ed5a39fa66ae9748046f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8cfe6651f0ed5a39fa66ae9748046f9">&#9670;&nbsp;</a></span>CnV <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPM_Type::CnV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel (n) Value, array offset: 0x10, array step: 0x8 </p>

</div>
</div>
<a id="ga2e902fefa2b0ad94d95297aa9f5a14c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e902fefa2b0ad94d95297aa9f5a14c9">&#9670;&nbsp;</a></span>CnV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::CnV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel (n) Value, array offset: 0x10, array step: 0x8 </p>

</div>
</div>
<a id="gabcbe7365503739db0c74a5cfacdc6ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcbe7365503739db0c74a5cfacdc6ee4">&#9670;&nbsp;</a></span>COMP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::COMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 </p>

</div>
</div>
<a id="ga606a1dfbfff74854ed6d652a221a3fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga606a1dfbfff74854ed6d652a221a3fbb">&#9670;&nbsp;</a></span>COMP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTBDWT_Type::COMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 </p>

</div>
</div>
<a id="gaf6e5d12df255a8b88055571b48829b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6e5d12df255a8b88055571b48829b5f">&#9670;&nbsp;</a></span>COMPID <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::COMPID[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Component ID Register, array offset: 0xFF0, array step: 0x4 </p>

</div>
</div>
<a id="ga81223eba8521f8e75c46e7774cc2648f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81223eba8521f8e75c46e7774cc2648f">&#9670;&nbsp;</a></span>COMPID <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::COMPID[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Component ID Register, array offset: 0xFF0, array step: 0x4 </p>

</div>
</div>
<a id="ga29c79dc5608f079e4e9c92f29ee268ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29c79dc5608f079e4e9c92f29ee268ea">&#9670;&nbsp;</a></span>COMPID <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::COMPID[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Component ID Register, array offset: 0xFF0, array step: 0x4 </p>

</div>
</div>
<a id="ga6670b1d4c867e10492d42f2dff4c80b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6670b1d4c867e10492d42f2dff4c80b9">&#9670;&nbsp;</a></span>CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPM_Type::CONF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration, offset: 0x84 </p>

</div>
</div>
<a id="ga093d9b4052a399ff21b6694034333f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga093d9b4052a399ff21b6694034333f08">&#9670;&nbsp;</a></span>CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::CONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB OTG Control register, offset: 0x108 </p>

</div>
</div>
<a id="gafe7bedcfac80b29f0b39bbdb79b4d1ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7bedcfac80b29f0b39bbdb79b4d1ef">&#9670;&nbsp;</a></span>COPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::COPC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COP Control Register, offset: 0x1100 </p>

</div>
</div>
<a id="gab348a25b07589bffba2e65b94448a0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab348a25b07589bffba2e65b94448a0fd">&#9670;&nbsp;</a></span>CPO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCM_Type::CPO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compute Operation Control Register, offset: 0x40 </p>

</div>
</div>
<a id="gafb099b77ea7a74fe342d9bf1335b86a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb099b77ea7a74fe342d9bf1335b86a6">&#9670;&nbsp;</a></span>CR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OSC_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSC Control Register, offset: 0x0 </p>

</div>
</div>
<a id="gac5ff2c2ef6d58e8826deb51d8604c01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ff2c2ef6d58e8826deb51d8604c01e">&#9670;&nbsp;</a></span>CR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Control Register, offset: 0x10 </p>

</div>
</div>
<a id="gad84d485b61d0a301e766a2b58e0c2b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84d485b61d0a301e766a2b58e0c2b39">&#9670;&nbsp;</a></span>CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP Control Register 0, offset: 0x0 </p>

</div>
</div>
<a id="ga47763017202bec732ed0b9fe089f0820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47763017202bec732ed0b9fe089f0820">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP Control Register 1, offset: 0x1 </p>

</div>
</div>
<a id="ga429aba6c7571f26fdc0c6315c0f920a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga429aba6c7571f26fdc0c6315c0f920a7">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTMR_Type::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Timer Control Status Register, offset: 0x0 </p>

</div>
</div>
<a id="gad66155614624c6dbd95f696e1a9f0f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66155614624c6dbd95f696e1a9f0f35">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control register, offset: 0x94 </p>

</div>
</div>
<a id="gaf5e97c02b5e9bc4de1f6d2ec179de2d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5e97c02b5e9bc4de1f6d2ec179de2d7">&#9670;&nbsp;</a></span>CTRL <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FlexIO Control Register, offset: 0x8 </p>

</div>
</div>
<a id="ga22381b26b9e213e96e7b05b74b78c12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22381b26b9e213e96e7b05b74b78c12e">&#9670;&nbsp;</a></span>CTRL <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPUART_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Control Register, offset: 0x8 </p>

</div>
</div>
<a id="ga944b36ca890ba583beaef371a6de59d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga944b36ca890ba583beaef371a6de59d0">&#9670;&nbsp;</a></span>CTRL <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB DWT Control Register, offset: 0x0 </p>

</div>
</div>
<a id="gac8a4d66d82362aab14f46b3a2947a7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a4d66d82362aab14f46b3a2947a7b7">&#9670;&nbsp;</a></span>CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compare Value Registers, offset: 0x18 </p>

</div>
</div>
<a id="gaca49bcd5d7bc64184e106decf4e7f750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca49bcd5d7bc64184e106decf4e7f750">&#9670;&nbsp;</a></span>CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compare Value Registers, offset: 0x1C </p>

</div>
</div>
<a id="gaf98efdc8f0866cbaa72e83cfa391cac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98efdc8f0866cbaa72e83cfa391cac9">&#9670;&nbsp;</a></span>CVAL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PIT_Type::CVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current Timer Value Register, array offset: 0x104, array step: 0x10 </p>

</div>
</div>
<a id="ga52181eaeb29e8577290fb95a098416e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52181eaeb29e8577290fb95a098416e3">&#9670;&nbsp;</a></span>CVAL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I { ... } ::CVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current Timer Value Register, array offset: 0x104, array step: 0x10 </p>

</div>
</div>
<a id="ga545035e76e1c914229d2a60cce227fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga545035e76e1c914229d2a60cce227fa0">&#9670;&nbsp;</a></span>D <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Data I/O register, offset: 0x4 </p>

</div>
</div>
<a id="gaf5e2df4671867807c472469a394c0619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5e2df4671867807c472469a394c0619">&#9670;&nbsp;</a></span>D <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Data Register, offset: 0x7 </p>

</div>
</div>
<a id="ga13eed556a0b4ba771dbe4cf5ff71d156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13eed556a0b4ba771dbe4cf5ff71d156">&#9670;&nbsp;</a></span>DACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::DACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Control Register, offset: 0x4 </p>

</div>
</div>
<a id="gadbc7cbe9425704ce98e9d8485ff2a555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc7cbe9425704ce98e9d8485ff2a555">&#9670;&nbsp;</a></span>DAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Destination Address Register, array offset: 0x104, array step: 0x10 </p>

</div>
</div>
<a id="ga8bfcff0e3763471917f9f864b9a24ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bfcff0e3763471917f9f864b9a24ce7">&#9670;&nbsp;</a></span>DAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::DAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Destination Address Register, array offset: 0x104, array step: 0x10 </p>

</div>
</div>
<a id="ga6885eb33ef67e1ffaa0e725fc1b71f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6885eb33ef67e1ffaa0e725fc1b71f82">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPUART_Type::DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Data Register, offset: 0xC </p>

</div>
</div>
<a id="gad8322a8c7a81901521c43219cb6fbca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8322a8c7a81901521c43219cb6fbca6">&#9670;&nbsp;</a></span>DATH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DAC_Type::DATH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Data High Register, array offset: 0x1, array step: 0x2 </p>

</div>
</div>
<a id="ga9e18762e930935834ce3fd4bcd87a172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e18762e930935834ce3fd4bcd87a172">&#9670;&nbsp;</a></span>DATH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::DATH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Data High Register, array offset: 0x1, array step: 0x2 </p>

</div>
</div>
<a id="ga0f61f3cd5d904066d9050e97aab24734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f61f3cd5d904066d9050e97aab24734">&#9670;&nbsp;</a></span>DATL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DAC_Type::DATL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Data Low Register, array offset: 0x0, array step: 0x2 </p>

</div>
</div>
<a id="ga5c8a636914d6d4acb8c962d2e73ba843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8a636914d6d4acb8c962d2e73ba843">&#9670;&nbsp;</a></span>DATL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::DATL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Data Low Register, array offset: 0x0, array step: 0x2 </p>

</div>
</div>
<a id="gafa67688eee65935f79df815d47c7e400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa67688eee65935f79df815d47c7e400">&#9670;&nbsp;</a></span>DCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Control Register, array offset: 0x10C, array step: 0x10 </p>

</div>
</div>
<a id="ga82a8dd8a3c771f4c3c5a393b51ae432c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a8dd8a3c771f4c3c5a393b51ae432c">&#9670;&nbsp;</a></span>DCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Control Register, array offset: 0x10C, array step: 0x10 </p>

</div>
</div>
<a id="ga6b4d2cfa69e811091662ca2130eaada8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b4d2cfa69e811091662ca2130eaada8">&#9670;&nbsp;</a></span>DEVICEARCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::DEVICEARCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Architecture Register, offset: 0xFBC </p>

</div>
</div>
<a id="gac85f7345e54aeacd03e3c5ad6c1530d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85f7345e54aeacd03e3c5ad6c1530d1">&#9670;&nbsp;</a></span>DEVICECFG <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::DEVICECFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Configuration Register, offset: 0xFC8 </p>

</div>
</div>
<a id="ga8e1fa8c8e1f8e07b41ca20b51f164daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e1fa8c8e1f8e07b41ca20b51f164daa">&#9670;&nbsp;</a></span>DEVICECFG <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::DEVICECFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Configuration Register, offset: 0xFC8 </p>

</div>
</div>
<a id="ga3a234e91bd3ead336096d430edb11b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a234e91bd3ead336096d430edb11b97">&#9670;&nbsp;</a></span>DEVICETYPID <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::DEVICETYPID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Type Identifier Register, offset: 0xFCC </p>

</div>
</div>
<a id="gaa9e474c83dfadd1926f68f4fbdb8def3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e474c83dfadd1926f68f4fbdb8def3">&#9670;&nbsp;</a></span>DEVICETYPID <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::DEVICETYPID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Type Identifier Register, offset: 0xFCC </p>

</div>
</div>
<a id="gae9fdf104383d614e4894d7ab0d70b6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9fdf104383d614e4894d7ab0d70b6d3">&#9670;&nbsp;</a></span>DH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::DH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI data register high, offset: 0x7 </p>

</div>
</div>
<a id="ga9265ac45801fabcbd38ca71fa88cbbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9265ac45801fabcbd38ca71fa88cbbb8">&#9670;&nbsp;</a></span>DL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::DL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Data Register low, offset: 0x6 </p>

</div>
</div>
<a id="ga139fff6dcb73a694f07c63ba0ee340ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga139fff6dcb73a694f07c63ba0ee340ba">&#9670;&nbsp;</a></span>DSR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DMA_Type::DSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 </p>

</div>
</div>
<a id="gae8956df7d54332a23d126266d0fa4ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8956df7d54332a23d126266d0fa4ab6">&#9670;&nbsp;</a></span>DSR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t { ... } ::DSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 </p>

</div>
</div>
<a id="gaf4baee4fdddfd3bea47a776541500832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4baee4fdddfd3bea47a776541500832">&#9670;&nbsp;</a></span>DSR_BCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DSR_BCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Status Register / Byte Count Register, array offset: 0x108, array step: 0x10 </p>

</div>
</div>
<a id="ga832c5a57340e64ff5a0a2efbfd0d7d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga832c5a57340e64ff5a0a2efbfd0d7d1f">&#9670;&nbsp;</a></span>DSR_BCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::DSR_BCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Status Register / Byte Count Register, array offset: 0x108, array step: 0x10 </p>

</div>
</div>
<a id="gaad3cff0ee927a06966bcaf64cd18f4c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad3cff0ee927a06966bcaf64cd18f4c6">&#9670;&nbsp;</a></span>ENDPT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::ENDPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Control register, array offset: 0xC0, array step: 0x4 </p>

</div>
</div>
<a id="gae31e5076afa4cee3a94c6b57b374426a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae31e5076afa4cee3a94c6b57b374426a">&#9670;&nbsp;</a></span>ENDPT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::ENDPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Endpoint Control register, array offset: 0xC0, array step: 0x4 </p>

</div>
</div>
<a id="ga5989ed4bd007dd1cbdc1e2b60b7e4b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5989ed4bd007dd1cbdc1e2b60b7e4b6c">&#9670;&nbsp;</a></span>ENTRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::ENTRY[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Entry, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="ga29f6538d60be550166683242c93649a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29f6538d60be550166683242c93649a7">&#9670;&nbsp;</a></span>ERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::ERREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Enable register, offset: 0x8C </p>

</div>
</div>
<a id="gaf3e1c49392d797dfdc81155e0b37a80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e1c49392d797dfdc81155e0b37a80b">&#9670;&nbsp;</a></span>ERRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::ERRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Interrupt Status register, offset: 0x88 </p>

</div>
</div>
<a id="gadb5e3ab142d426d631595daaf8e5220e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb5e3ab142d426d631595daaf8e5220e">&#9670;&nbsp;</a></span>ET7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::ET7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Error Threshold Register, offset: 0x1E </p>

</div>
</div>
<a id="ga4b1063d3e6b714b02cbcbf2e51a51f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1063d3e6b714b02cbcbf2e51a51f20">&#9670;&nbsp;</a></span>F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Frequency Divider register, offset: 0x1 </p>

</div>
</div>
<a id="ga7a06923d73cbfb32196f92cec9832679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a06923d73cbfb32196f92cec9832679">&#9670;&nbsp;</a></span>F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Flag 1 register, offset: 0x5 </p>

</div>
</div>
<a id="ga2e0cf4aaae8993a69589806facbdb943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e0cf4aaae8993a69589806facbdb943">&#9670;&nbsp;</a></span>F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::F2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Flag 2 register, offset: 0x6 </p>

</div>
</div>
<a id="ga3c0a1985283644dfd4d68600e899b55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0a1985283644dfd4d68600e899b55f">&#9670;&nbsp;</a></span>F3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t LLWU_Type::F3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Flag 3 register, offset: 0x7 </p>

</div>
</div>
<a id="ga068a3cf336bf35add39a93447b9ba980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga068a3cf336bf35add39a93447b9ba980">&#9670;&nbsp;</a></span>FCCOB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x7 </p>

</div>
</div>
<a id="ga4614ee4350368662de4415d1ec90f2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4614ee4350368662de4415d1ec90f2ee">&#9670;&nbsp;</a></span>FCCOB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x6 </p>

</div>
</div>
<a id="ga43869c36c7138f235ddd9613abdbdba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43869c36c7138f235ddd9613abdbdba9">&#9670;&nbsp;</a></span>FCCOB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x5 </p>

</div>
</div>
<a id="gad1270c76643ff1fe21d13af680be7cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1270c76643ff1fe21d13af680be7cb3">&#9670;&nbsp;</a></span>FCCOB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x4 </p>

</div>
</div>
<a id="ga55cdb59f7fc85152196f0dcb1bd67835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55cdb59f7fc85152196f0dcb1bd67835">&#9670;&nbsp;</a></span>FCCOB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xB </p>

</div>
</div>
<a id="ga5f70bda0833af6097b825af5867a35b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f70bda0833af6097b825af5867a35b8">&#9670;&nbsp;</a></span>FCCOB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xA </p>

</div>
</div>
<a id="ga7855fccacbda9c6b44aab9545c080458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7855fccacbda9c6b44aab9545c080458">&#9670;&nbsp;</a></span>FCCOB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x9 </p>

</div>
</div>
<a id="gaf158ac4151cbcc7b9b0747775d44ad6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf158ac4151cbcc7b9b0747775d44ad6d">&#9670;&nbsp;</a></span>FCCOB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0x8 </p>

</div>
</div>
<a id="ga8ffb86dab507f41246546f88dd3b0951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ffb86dab507f41246546f88dd3b0951">&#9670;&nbsp;</a></span>FCCOB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xF </p>

</div>
</div>
<a id="ga6c06d0f41da108444a527e8ce5783559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c06d0f41da108444a527e8ce5783559">&#9670;&nbsp;</a></span>FCCOB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOB9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xE </p>

</div>
</div>
<a id="ga13dfc5d9fbdc00a935502a4bbc74d702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13dfc5d9fbdc00a935502a4bbc74d702">&#9670;&nbsp;</a></span>FCCOBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xD </p>

</div>
</div>
<a id="gaba427ecdff61ac2f17df50b49bbdaaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba427ecdff61ac2f17df50b49bbdaaf7">&#9670;&nbsp;</a></span>FCCOBB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCCOBB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Common Command Object Registers, offset: 0xC </p>

</div>
</div>
<a id="gad08521bc1b834684ec167d3df1ca795d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad08521bc1b834684ec167d3df1ca795d">&#9670;&nbsp;</a></span>FCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::FCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Configuration Register 1, offset: 0x104C </p>

</div>
</div>
<a id="ga6a16a2d49b11f46bd5874de212f1899e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a16a2d49b11f46bd5874de212f1899e">&#9670;&nbsp;</a></span>FCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::FCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Configuration Register 2, offset: 0x1050 </p>

</div>
</div>
<a id="gacf3c819c9e0411d97ea828a9bf8388f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf3c819c9e0411d97ea828a9bf8388f0">&#9670;&nbsp;</a></span>FCNFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FCNFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Configuration Register, offset: 0x1 </p>

</div>
</div>
<a id="ga9ded7fd61aa303451e9e9ebbb9b714f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ded7fd61aa303451e9e9ebbb9b714f8">&#9670;&nbsp;</a></span>FCT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTBDWT_Type::FCT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 </p>

</div>
</div>
<a id="gab745f1f1d9575693b8e4650211c06a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab745f1f1d9575693b8e4650211c06a05">&#9670;&nbsp;</a></span>FCT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::FCT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 </p>

</div>
</div>
<a id="gaa94a3a9f881724ef6ed7658e387aa159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa94a3a9f881724ef6ed7658e387aa159">&#9670;&nbsp;</a></span>FILT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::FILT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Filter 1 register, offset: 0x8 </p>

</div>
</div>
<a id="ga5736205996ff7fc8e4eba49f8f0e44ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5736205996ff7fc8e4eba49f8f0e44ea">&#9670;&nbsp;</a></span>FILT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::FILT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Filter 2 register, offset: 0x9 </p>

</div>
</div>
<a id="gac67af627ea8267fe3b9cc6d3f052f06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67af627ea8267fe3b9cc6d3f052f06e">&#9670;&nbsp;</a></span>FLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTB_Type::FLOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB Flow Register, offset: 0x8 </p>

</div>
</div>
<a id="gad1329971804f2071ee4684b0513b7cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1329971804f2071ee4684b0513b7cfc">&#9670;&nbsp;</a></span>FLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::FLT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Programmable Input Glitch Filter Register, offset: 0x6 </p>

</div>
</div>
<a id="ga4c632f8a6e441ac4550f8c996df4a8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c632f8a6e441ac4550f8c996df4a8f0">&#9670;&nbsp;</a></span>FM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RCM_Type::FM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Force Mode Register, offset: 0x6 </p>

</div>
</div>
<a id="gac379c70ba07274b40a71e94e3ac1e55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac379c70ba07274b40a71e94e3ac1e55e">&#9670;&nbsp;</a></span>FOPT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FTFA_Type::FOPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Register, offset: 0x3 </p>

</div>
</div>
<a id="gaaabff2875971400e0975d365fd8bdd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaabff2875971400e0975d365fd8bdd30">&#9670;&nbsp;</a></span>FOPT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::FOPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile Flash Option Register, offset: 0xD </p>

</div>
</div>
<a id="ga47d6d877c8d3ddc7febc7314cf1a0376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47d6d877c8d3ddc7febc7314cf1a0376">&#9670;&nbsp;</a></span>FPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::FPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP Filter Period Register, offset: 0x2 </p>

</div>
</div>
<a id="ga64796b7af780e1c18ad1e1d3142b46cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64796b7af780e1c18ad1e1d3142b46cf">&#9670;&nbsp;</a></span>FPROT0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program Flash Protection Registers, offset: 0x13 </p>

</div>
</div>
<a id="ga0a1513e86bf3647e0179fc0f547a9b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a1513e86bf3647e0179fc0f547a9b1e">&#9670;&nbsp;</a></span>FPROT0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::FPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile P-Flash Protection 0 - High Register, offset: 0xB </p>

</div>
</div>
<a id="ga8874f5653f83f5f1b0fdbf0b7caf28d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8874f5653f83f5f1b0fdbf0b7caf28d2">&#9670;&nbsp;</a></span>FPROT1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program Flash Protection Registers, offset: 0x12 </p>

</div>
</div>
<a id="ga4e85ed3eff018d579013a9e26e987f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e85ed3eff018d579013a9e26e987f35">&#9670;&nbsp;</a></span>FPROT1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::FPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA </p>

</div>
</div>
<a id="ga458ad3a0f0a3672e6083fd68ded6c357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458ad3a0f0a3672e6083fd68ded6c357">&#9670;&nbsp;</a></span>FPROT2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FPROT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program Flash Protection Registers, offset: 0x11 </p>

</div>
</div>
<a id="ga4d8b08ba5cfdb89cf82724db412bc041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d8b08ba5cfdb89cf82724db412bc041">&#9670;&nbsp;</a></span>FPROT2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::FPROT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 </p>

</div>
</div>
<a id="gad7fc425f1a2a58455a2ad575749d44a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fc425f1a2a58455a2ad575749d44a5">&#9670;&nbsp;</a></span>FPROT3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FPROT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Program Flash Protection Registers, offset: 0x10 </p>

</div>
</div>
<a id="ga681eb6e0560291b4c2e83e4e85923347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga681eb6e0560291b4c2e83e4e85923347">&#9670;&nbsp;</a></span>FPROT3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::FPROT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 </p>

</div>
</div>
<a id="ga5d81326ef75b015cfa68f73b9c8434bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d81326ef75b015cfa68f73b9c8434bf">&#9670;&nbsp;</a></span>FRMNUMH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::FRMNUMH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Number register High, offset: 0xA4 </p>

</div>
</div>
<a id="gaf0454bfe2e97064f2b6bd616350ec802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0454bfe2e97064f2b6bd616350ec802">&#9670;&nbsp;</a></span>FRMNUML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::FRMNUML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Number register Low, offset: 0xA0 </p>

</div>
</div>
<a id="gab8de577023c8314308dd2cf65e1a7e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8de577023c8314308dd2cf65e1a7e9c">&#9670;&nbsp;</a></span>FSEC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t FTFA_Type::FSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Security Register, offset: 0x2 </p>

</div>
</div>
<a id="gafb5e12b7f518197a87e81432749ba73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5e12b7f518197a87e81432749ba73d">&#9670;&nbsp;</a></span>FSEC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t NV_Type::FSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-volatile Flash Security Register, offset: 0xC </p>

</div>
</div>
<a id="ga19703688796e1c98616467f1f90fb1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19703688796e1c98616467f1f90fb1a4">&#9670;&nbsp;</a></span>FSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FTFA_Type::FSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Status Register, offset: 0x0 </p>

</div>
</div>
<a id="gadb92b388adf5799a5a59817ae6cbf7d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb92b388adf5799a5a59817ae6cbf7d1">&#9670;&nbsp;</a></span>GPCHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT_Type::GPCHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Pin Control High Register, offset: 0x84 </p>

</div>
</div>
<a id="gab4eae4ee06e554db6797dbbcf67f9655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4eae4ee06e554db6797dbbcf67f9655">&#9670;&nbsp;</a></span>GPCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT_Type::GPCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global Pin Control Low Register, offset: 0x80 </p>

</div>
</div>
<a id="ga521f056fb48c3f912b46ad702d8a3ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga521f056fb48c3f912b46ad702d8a3ff5">&#9670;&nbsp;</a></span>HCTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t MCG_Type::HCTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG High-frequency IRC Coarse Trim Register, offset: 0x14 </p>

</div>
</div>
<a id="ga381525f2d17a6611593708aba8a6ba94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga381525f2d17a6611593708aba8a6ba94">&#9670;&nbsp;</a></span>HFTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t MCG_Type::HFTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG High-frequency IRC Fine Trim Register, offset: 0x16 </p>

</div>
</div>
<a id="gaf3e470c464f1bf6e8fdfac9859929dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e470c464f1bf6e8fdfac9859929dc4">&#9670;&nbsp;</a></span>HTTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t MCG_Type::HTTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG High-frequency IRC Tempco (Temperature Coefficient) Trim Register, offset: 0x15 </p>

</div>
</div>
<a id="gafff047b66a448cfa17baf6acf33fd58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafff047b66a448cfa17baf6acf33fd58a">&#9670;&nbsp;</a></span>IDCOMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t USB_Type::IDCOMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Complement register, offset: 0x4 </p>

</div>
</div>
<a id="ga970303bbe82348655affe06e79e8f6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970303bbe82348655affe06e79e8f6e3">&#9670;&nbsp;</a></span>IE7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IE7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Interrupt Enable Register, offset: 0x19 </p>

</div>
</div>
<a id="ga80ed5731d6b625b56c6bbeedd8f9bcb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ed5731d6b625b56c6bbeedd8f9bcb8">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Interrupt Enable Register, offset: 0x1C </p>

</div>
</div>
<a id="gafbe12dd614f13edb2741464672b0d411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbe12dd614f13edb2741464672b0d411">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable register, offset: 0x84 </p>

</div>
</div>
<a id="ga3ad7c2421ffeffae79c6c92b40d4751c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad7c2421ffeffae79c6c92b40d4751c">&#9670;&nbsp;</a></span>IS7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IS7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Interrupt Status Register, offset: 0x1A </p>

</div>
</div>
<a id="ga20069f4ac88fc12066ba90eea8fcbb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20069f4ac88fc12066ba90eea8fcbb58">&#9670;&nbsp;</a></span>ISFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_Type::ISFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Status Flag Register, offset: 0xA0 </p>

</div>
</div>
<a id="gaaea8dad14f2d470b66a880384aef09d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea8dad14f2d470b66a880384aef09d8">&#9670;&nbsp;</a></span>ISTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::ISTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Status register, offset: 0x80 </p>

</div>
</div>
<a id="ga6880c80d3b65e0e5831b72371f607224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6880c80d3b65e0e5831b72371f607224">&#9670;&nbsp;</a></span>LDVAL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIT_Type::LDVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Load Value Register, array offset: 0x100, array step: 0x10 </p>

</div>
</div>
<a id="ga2a450c1a7dad55a69376a89da7255286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a450c1a7dad55a69376a89da7255286">&#9670;&nbsp;</a></span>LDVAL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::LDVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Load Value Register, array offset: 0x100, array step: 0x10 </p>

</div>
</div>
<a id="ga42c2578ae290964e25b5fefbaff4843e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42c2578ae290964e25b5fefbaff4843e">&#9670;&nbsp;</a></span>LFTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t MCG_Type::LFTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Low-frequency IRC8M Trim Register, offset: 0x1A </p>

</div>
</div>
<a id="ga23b4bdeea8d376228577c482c7876705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23b4bdeea8d376228577c482c7876705">&#9670;&nbsp;</a></span>LOCKACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::LOCKACCESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lock Access Register, offset: 0xFB0 </p>

</div>
</div>
<a id="ga4ebd8e379186d10e7c7afc3fbc5a2586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ebd8e379186d10e7c7afc3fbc5a2586">&#9670;&nbsp;</a></span>LOCKSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::LOCKSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lock Status Register, offset: 0xFB4 </p>

</div>
</div>
<a id="gac72766ca7476a2a74bd14042bc88aa05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac72766ca7476a2a74bd14042bc88aa05">&#9670;&nbsp;</a></span>LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::LR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Lock Register, offset: 0x18 </p>

</div>
</div>
<a id="ga7a4fef43880da9ab3bf07274fa2874f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a4fef43880da9ab3bf07274fa2874f6">&#9670;&nbsp;</a></span>LSTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t MCG_Type::LSTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Low-frequency IRC2M Trim Register, offset: 0x1B </p>

</div>
</div>
<a id="gae9ce421fcde49cce87a5aa9982a8515b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9ce421fcde49cce87a5aa9982a8515b">&#9670;&nbsp;</a></span>LTMR64H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PIT_Type::LTMR64H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT Upper Lifetime Timer Register, offset: 0xE0 </p>

</div>
</div>
<a id="ga2dee532f44b3946ac4239fe524fdb17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dee532f44b3946ac4239fe524fdb17a">&#9670;&nbsp;</a></span>LTMR64L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PIT_Type::LTMR64L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT Lower Lifetime Timer Register, offset: 0xE4 </p>

</div>
</div>
<a id="gab62613b227ce759eb1767bc5edd8c230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab62613b227ce759eb1767bc5edd8c230">&#9670;&nbsp;</a></span>LTRIMRNG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t MCG_Type::LTRIMRNG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Low-frequency IRC Trim Range Register, offset: 0x19 </p>

</div>
</div>
<a id="ga2aa5e7cebe52d9d7fbe071a4751b2a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa5e7cebe52d9d7fbe071a4751b2a6c">&#9670;&nbsp;</a></span>LVDSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMC_Type::LVDSC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Voltage Detect Status And Control 1 register, offset: 0x0 </p>

</div>
</div>
<a id="gabc2abe9e83245fcd84da5a78bbea23ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2abe9e83245fcd84da5a78bbea23ea">&#9670;&nbsp;</a></span>LVDSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMC_Type::LVDSC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Voltage Detect Status And Control 2 register, offset: 0x1 </p>

</div>
</div>
<a id="ga73acabe00975b26ce347736f07c80925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73acabe00975b26ce347736f07c80925">&#9670;&nbsp;</a></span>MA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::MA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Match Address Registers 1, offset: 0x8 </p>

</div>
</div>
<a id="ga32e576e5777a71fe5d082448e7a452ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32e576e5777a71fe5d082448e7a452ed">&#9670;&nbsp;</a></span>MA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::MA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Match Address Registers 2, offset: 0x9 </p>

</div>
</div>
<a id="gaf05ea7dcbb8a2a8543cc78daad94d57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf05ea7dcbb8a2a8543cc78daad94d57c">&#9670;&nbsp;</a></span>MASK <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 </p>

</div>
</div>
<a id="ga2f83ce3789ccc050807d9591035ca622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f83ce3789ccc050807d9591035ca622">&#9670;&nbsp;</a></span>MASK <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTBDWT_Type::MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 </p>

</div>
</div>
<a id="ga0e2e66f23af5bab0a706c769ae32a296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2e66f23af5bab0a706c769ae32a296">&#9670;&nbsp;</a></span>MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTB_Type::MASTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB Master Register, offset: 0x4 </p>

</div>
</div>
<a id="ga8714422270dccd821dc1240fb23ec530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8714422270dccd821dc1240fb23ec530">&#9670;&nbsp;</a></span>MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPUART_Type::MATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Match Address Register, offset: 0x10 </p>

</div>
</div>
<a id="ga063a53feb35daf6fe012585525ef1945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga063a53feb35daf6fe012585525ef1945">&#9670;&nbsp;</a></span>MC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MCG_Type::MC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Miscellaneous Control Register, offset: 0x18 </p>

</div>
</div>
<a id="ga1120f8317764b1cd8d7b624175c13a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1120f8317764b1cd8d7b624175c13a15">&#9670;&nbsp;</a></span>MCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI MCLK Control Register, offset: 0x100 </p>

</div>
</div>
<a id="gac2befe5f01ae11bccda33a84cff453b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2befe5f01ae11bccda33a84cff453b0">&#9670;&nbsp;</a></span>MCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIT_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT Module Control Register, offset: 0x0 </p>

</div>
</div>
<a id="gaded2b9c734957e9882cefccb5029c51f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded2b9c734957e9882cefccb5029c51f">&#9670;&nbsp;</a></span>ME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::ME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Module Enable register, offset: 0x4 </p>

</div>
</div>
<a id="ga2487601e623b6a7c31149b068d9aefca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2487601e623b6a7c31149b068d9aefca">&#9670;&nbsp;</a></span>MG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::MG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side Gain Register, offset: 0x30 </p>

</div>
</div>
<a id="ga8efcc030fde4911065d47ba28d8777e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8efcc030fde4911065d47ba28d8777e3">&#9670;&nbsp;</a></span>MH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::MH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI match register high, offset: 0x5 </p>

</div>
</div>
<a id="ga13e2ba52edc9029e37f3ac7071cf856c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13e2ba52edc9029e37f3ac7071cf856c">&#9670;&nbsp;</a></span>ML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::ML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Match Register low, offset: 0x4 </p>

</div>
</div>
<a id="ga5568adb87a9f1410b3d003f8dc94f36c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5568adb87a9f1410b3d003f8dc94f36c">&#9670;&nbsp;</a></span>MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPM_Type::MOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modulo, offset: 0x8 </p>

</div>
</div>
<a id="ga8154e4b234b2abfc630cc6c141a9b83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8154e4b234b2abfc630cc6c141a9b83e">&#9670;&nbsp;</a></span>MODECTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::MODECTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Integration Mode Control Register, offset: 0xF00 </p>

</div>
</div>
<a id="gad870a27e4ba29a24859a9fe858d43b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad870a27e4ba29a24859a9fe858d43b80">&#9670;&nbsp;</a></span>MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RCM_Type::MR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode Register, offset: 0x7 </p>

</div>
</div>
<a id="ga6d02ec6f721c03aadaab1c0555cd9fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d02ec6f721c03aadaab1c0555cd9fdd">&#9670;&nbsp;</a></span>MUXCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::MUXCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX Control Register, offset: 0x5 </p>

</div>
</div>
<a id="gaa8cbc53b1ddc255d7be917ba3fc6b1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8cbc53b1ddc255d7be917ba3fc6b1f1">&#9670;&nbsp;</a></span>OBSERVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t USB_Type::OBSERVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB OTG Observe register, offset: 0x104 </p>

</div>
</div>
<a id="ga1081f8facbb93133c09e83ef18b90b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1081f8facbb93133c09e83ef18b90b10">&#9670;&nbsp;</a></span>OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::OFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Offset Correction Register, offset: 0x28 </p>

</div>
</div>
<a id="ga713c55d66b0ccadeabdafaf6e7643144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga713c55d66b0ccadeabdafaf6e7643144">&#9670;&nbsp;</a></span>PARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FLEXIO_Type::PARAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parameter Register, offset: 0x4 </p>

</div>
</div>
<a id="ga34fb9ec4faa6844853bcf05c48cceb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34fb9ec4faa6844853bcf05c48cceb4a">&#9670;&nbsp;</a></span>PCOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t FGPIO_Type::PCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Clear Output Register, offset: 0x8 </p>

</div>
</div>
<a id="ga6c70e08238cd1fda316a11095b493719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c70e08238cd1fda316a11095b493719">&#9670;&nbsp;</a></span>PCOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t GPIO_Type::PCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Clear Output Register, offset: 0x8 </p>

</div>
</div>
<a id="ga1ff5dc350e7bf1f89668d15e100f1dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ff5dc350e7bf1f89668d15e100f1dc5">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_Type::PCR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin Control Register n, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="gad3b41ef02e6bfbe52a8459b45c3e3559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3b41ef02e6bfbe52a8459b45c3e3559">&#9670;&nbsp;</a></span>PDDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGPIO_Type::PDDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Direction Register, offset: 0x14 </p>

</div>
</div>
<a id="ga45c27e8ed0373953904b073c03bd1de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45c27e8ed0373953904b073c03bd1de5">&#9670;&nbsp;</a></span>PDDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_Type::PDDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Direction Register, offset: 0x14 </p>

</div>
</div>
<a id="ga3ee5e535bc4b3d1bd61cd9a853173d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee5e535bc4b3d1bd61cd9a853173d60">&#9670;&nbsp;</a></span>PDIR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FGPIO_Type::PDIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Input Register, offset: 0x10 </p>

</div>
</div>
<a id="ga269fc0ec9450f3e86b2acddef2db7999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269fc0ec9450f3e86b2acddef2db7999">&#9670;&nbsp;</a></span>PDIR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t GPIO_Type::PDIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Input Register, offset: 0x10 </p>

</div>
</div>
<a id="ga7687ed151bb22b61df62c1161a7ea041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7687ed151bb22b61df62c1161a7ea041">&#9670;&nbsp;</a></span>PDOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGPIO_Type::PDOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Output Register, offset: 0x0 </p>

</div>
</div>
<a id="ga361aec1ddf4e89774ea1d4a0fddd6ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361aec1ddf4e89774ea1d4a0fddd6ef4">&#9670;&nbsp;</a></span>PDOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_Type::PDOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Data Output Register, offset: 0x0 </p>

</div>
</div>
<a id="gaf4e20147909cf3d6a8ec04750fc36833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4e20147909cf3d6a8ec04750fc36833">&#9670;&nbsp;</a></span>PE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::PE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Enable 1 register, offset: 0x0 </p>

</div>
</div>
<a id="ga95ff50f29c9dd8bb33ab20a0cbb24a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95ff50f29c9dd8bb33ab20a0cbb24a67">&#9670;&nbsp;</a></span>PE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::PE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Enable 2 register, offset: 0x1 </p>

</div>
</div>
<a id="gaea83255d229cf9f16973c2e2c289d084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea83255d229cf9f16973c2e2c289d084">&#9670;&nbsp;</a></span>PE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::PE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Enable 3 register, offset: 0x2 </p>

</div>
</div>
<a id="ga3e7dd04bfade7dc646336a69827f8d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7dd04bfade7dc646336a69827f8d8f">&#9670;&nbsp;</a></span>PE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LLWU_Type::PE4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LLWU Pin Enable 4 register, offset: 0x3 </p>

</div>
</div>
<a id="ga2e5e3896393e567c46fbcfe1ea92bade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e5e3896393e567c46fbcfe1ea92bade">&#9670;&nbsp;</a></span>PERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t USB_Type::PERID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID register, offset: 0x0 </p>

</div>
</div>
<a id="ga1f497f853bd4702e668e9ec737b0ca97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f497f853bd4702e668e9ec737b0ca97">&#9670;&nbsp;</a></span>PERIPHID0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::PERIPHID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE0 </p>

</div>
</div>
<a id="ga69a0f5cf294b6affde1484c477f07b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a0f5cf294b6affde1484c477f07b0c">&#9670;&nbsp;</a></span>PERIPHID0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::PERIPHID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE0 </p>

</div>
</div>
<a id="gaee418d504db9fdd71aa4d1bb05677eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee418d504db9fdd71aa4d1bb05677eeb">&#9670;&nbsp;</a></span>PERIPHID0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::PERIPHID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE0 </p>

</div>
</div>
<a id="ga51162c8f54c716dde79b72c375039f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51162c8f54c716dde79b72c375039f6f">&#9670;&nbsp;</a></span>PERIPHID1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::PERIPHID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE4 </p>

</div>
</div>
<a id="gab0f01573793117d677c67a77c43fab7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0f01573793117d677c67a77c43fab7e">&#9670;&nbsp;</a></span>PERIPHID1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::PERIPHID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE4 </p>

</div>
</div>
<a id="ga235e8c943594532e8e0a5bbb97b4e7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga235e8c943594532e8e0a5bbb97b4e7e5">&#9670;&nbsp;</a></span>PERIPHID1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::PERIPHID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE4 </p>

</div>
</div>
<a id="ga150feca31e044afffedf035518f3d303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga150feca31e044afffedf035518f3d303">&#9670;&nbsp;</a></span>PERIPHID2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::PERIPHID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE8 </p>

</div>
</div>
<a id="ga62aae37f5c1b756de8e59e9a75a49ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62aae37f5c1b756de8e59e9a75a49ede">&#9670;&nbsp;</a></span>PERIPHID2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::PERIPHID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE8 </p>

</div>
</div>
<a id="ga43f035bc086a6c9959dde3e943d9c71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f035bc086a6c9959dde3e943d9c71c">&#9670;&nbsp;</a></span>PERIPHID2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::PERIPHID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFE8 </p>

</div>
</div>
<a id="gaeb2307c31b44974080792e6f9cec0ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2307c31b44974080792e6f9cec0ac4">&#9670;&nbsp;</a></span>PERIPHID3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::PERIPHID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFEC </p>

</div>
</div>
<a id="ga70158ef9c682443fe3511fe3d6264b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70158ef9c682443fe3511fe3d6264b60">&#9670;&nbsp;</a></span>PERIPHID3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::PERIPHID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFEC </p>

</div>
</div>
<a id="ga9b3bf99f08b8f7b357493c0743cc0ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b3bf99f08b8f7b357493c0743cc0ce2">&#9670;&nbsp;</a></span>PERIPHID3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::PERIPHID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFEC </p>

</div>
</div>
<a id="ga6bedf73d08a3f329b5a37875a72394d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bedf73d08a3f329b5a37875a72394d3">&#9670;&nbsp;</a></span>PERIPHID4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::PERIPHID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD0 </p>

</div>
</div>
<a id="ga82c40d1aaff3ae131dc4eafcea73ebd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c40d1aaff3ae131dc4eafcea73ebd3">&#9670;&nbsp;</a></span>PERIPHID4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::PERIPHID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD0 </p>

</div>
</div>
<a id="gaaec55198466664fa61b28364e5c48ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaec55198466664fa61b28364e5c48ffc">&#9670;&nbsp;</a></span>PERIPHID4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::PERIPHID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD0 </p>

</div>
</div>
<a id="gac40c4542d7e846db98a273c5c9820e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40c4542d7e846db98a273c5c9820e45">&#9670;&nbsp;</a></span>PERIPHID5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::PERIPHID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD4 </p>

</div>
</div>
<a id="ga098f44c9086636a6951afc376a1610fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga098f44c9086636a6951afc376a1610fe">&#9670;&nbsp;</a></span>PERIPHID5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::PERIPHID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD4 </p>

</div>
</div>
<a id="ga9aeb5c5840a95f1a33696f2f72786c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aeb5c5840a95f1a33696f2f72786c19">&#9670;&nbsp;</a></span>PERIPHID5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::PERIPHID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD4 </p>

</div>
</div>
<a id="ga7813f598c2fb7801e9fd539bf6515f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7813f598c2fb7801e9fd539bf6515f22">&#9670;&nbsp;</a></span>PERIPHID6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::PERIPHID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD8 </p>

</div>
</div>
<a id="gaea955760556e9657703eeb6fda1cbac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea955760556e9657703eeb6fda1cbac0">&#9670;&nbsp;</a></span>PERIPHID6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::PERIPHID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD8 </p>

</div>
</div>
<a id="ga1636c5dcfb4d992339f7b89a4669106a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1636c5dcfb4d992339f7b89a4669106a">&#9670;&nbsp;</a></span>PERIPHID6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::PERIPHID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFD8 </p>

</div>
</div>
<a id="ga452f8d132a23c451c3ae9a152402a697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga452f8d132a23c451c3ae9a152402a697">&#9670;&nbsp;</a></span>PERIPHID7 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::PERIPHID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFDC </p>

</div>
</div>
<a id="ga4d97d543ce5e8c2a360fee222eb44458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d97d543ce5e8c2a360fee222eb44458">&#9670;&nbsp;</a></span>PERIPHID7 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTBDWT_Type::PERIPHID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFDC </p>

</div>
</div>
<a id="ga1f090571c050a9c39871c4ecd72fa867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f090571c050a9c39871c4ecd72fa867">&#9670;&nbsp;</a></span>PERIPHID7 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::PERIPHID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ID Register, offset: 0xFDC </p>

</div>
</div>
<a id="ga3c2b3bd7317c8347410247700bff991f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c2b3bd7317c8347410247700bff991f">&#9670;&nbsp;</a></span>PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::PG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side Gain Register, offset: 0x2C </p>

</div>
</div>
<a id="ga2c3bc7398673a5943ed0b834dae36881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c3bc7398673a5943ed0b834dae36881">&#9670;&nbsp;</a></span>PLACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCM_Type::PLACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Platform Control Register, offset: 0xC </p>

</div>
</div>
<a id="ga21b4db9fd3a7335e135c8bf0be800b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21b4db9fd3a7335e135c8bf0be800b92">&#9670;&nbsp;</a></span>PLAMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t MCM_Type::PLAMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Crossbar Switch (AXBS) Master Configuration, offset: 0xA </p>

</div>
</div>
<a id="ga7e83a4220c2fc40542aa700b6a98df41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e83a4220c2fc40542aa700b6a98df41">&#9670;&nbsp;</a></span>PLASC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t MCM_Type::PLASC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 </p>

</div>
</div>
<a id="gab8623b594bbc8c61e5d223101fc90d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8623b594bbc8c61e5d223101fc90d97">&#9670;&nbsp;</a></span>PMCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SMC_Type::PMCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Mode Control register, offset: 0x1 </p>

</div>
</div>
<a id="gaeb1160606f3387d12dadc263eec7b749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb1160606f3387d12dadc263eec7b749">&#9670;&nbsp;</a></span>PMPROT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SMC_Type::PMPROT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Mode Protection register, offset: 0x0 </p>

</div>
</div>
<a id="gaf4f12c170087f5adb138c07010fc7027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f12c170087f5adb138c07010fc7027">&#9670;&nbsp;</a></span>PMSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t SMC_Type::PMSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Mode Status register, offset: 0x3 </p>

</div>
</div>
<a id="gac86d31b1dd4b1655d434399bf24afbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac86d31b1dd4b1655d434399bf24afbac">&#9670;&nbsp;</a></span>POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPM_Type::POL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Polarity, offset: 0x70 </p>

</div>
</div>
<a id="ga7724cb1bd3cd8f4c9c7923592eef2621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7724cb1bd3cd8f4c9c7923592eef2621">&#9670;&nbsp;</a></span>POSITION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTB_Type::POSITION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB Position Register, offset: 0x0 </p>

</div>
</div>
<a id="ga51987694e33ef0a0d79e45f27621767c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51987694e33ef0a0d79e45f27621767c">&#9670;&nbsp;</a></span>PSOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t FGPIO_Type::PSOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Set Output Register, offset: 0x4 </p>

</div>
</div>
<a id="ga669ea2d1371abbcd552de208ea9230bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga669ea2d1371abbcd552de208ea9230bc">&#9670;&nbsp;</a></span>PSOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t GPIO_Type::PSOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Set Output Register, offset: 0x4 </p>

</div>
</div>
<a id="ga762750e61f8a71eae4ee81d9cc02fc51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga762750e61f8a71eae4ee81d9cc02fc51">&#9670;&nbsp;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTMR_Type::PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Timer Prescale Register, offset: 0x4 </p>

</div>
</div>
<a id="gac4d469435865de374da0405520c9f524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d469435865de374da0405520c9f524">&#9670;&nbsp;</a></span>PTOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t FGPIO_Type::PTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Toggle Output Register, offset: 0xC </p>

</div>
</div>
<a id="gaec9404442ba35916e2a747d2d0bf73de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec9404442ba35916e2a747d2d0bf73de">&#9670;&nbsp;</a></span>PTOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t GPIO_Type::PTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Port Toggle Output Register, offset: 0xC </p>

</div>
</div>
<a id="ga790459a24adcd854e7d01d2ff34b57f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790459a24adcd854e7d01d2ff34b57f9">&#9670;&nbsp;</a></span>R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ADC_Type::R[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Data Result Register, array offset: 0x10, array step: 0x4 </p>

</div>
</div>
<a id="ga6e1b24826eb462af336d49e3a1b9f8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1b24826eb462af336d49e3a1b9f8db">&#9670;&nbsp;</a></span>RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::RA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Range Address register, offset: 0x7 </p>

</div>
</div>
<a id="gac0bdbdf0882c75715cd446c6d677ace2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0bdbdf0882c75715cd446c6d677ace2">&#9670;&nbsp;</a></span>RCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 2 Register, offset: 0x88 </p>

</div>
</div>
<a id="ga4d721096f492566c33c2354f7630624f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d721096f492566c33c2354f7630624f">&#9670;&nbsp;</a></span>RCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 3 Register, offset: 0x8C </p>

</div>
</div>
<a id="ga29f97512ded526be9f3672d7db6793ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29f97512ded526be9f3672d7db6793ac">&#9670;&nbsp;</a></span>RCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 4 Register, offset: 0x90 </p>

</div>
</div>
<a id="gaffd777b7e9dafd3fd7185f034aab4b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffd777b7e9dafd3fd7185f034aab4b50">&#9670;&nbsp;</a></span>RCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 5 Register, offset: 0x94 </p>

</div>
</div>
<a id="ga3e9f96292f8fdc9b1b74b67e4f9f2b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9f96292f8fdc9b1b74b67e4f9f2b96">&#9670;&nbsp;</a></span>RCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Control Register, offset: 0x80 </p>

</div>
</div>
<a id="ga383a8dc5709d2e59678f84347ae95a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga383a8dc5709d2e59678f84347ae95a23">&#9670;&nbsp;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RDR[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Data Register, array offset: 0xA0, array step: 0x4 </p>

</div>
</div>
<a id="ga719abe510d5195a99b7bab79ef891e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga719abe510d5195a99b7bab79ef891e3e">&#9670;&nbsp;</a></span>REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RFSYS_Type::REG[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register file register, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="ga23fa3c271bf9f25b06221b037553f936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23fa3c271bf9f25b06221b037553f936">&#9670;&nbsp;</a></span>REGSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMC_Type::REGSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Regulator Status And Control register, offset: 0x2 </p>

</div>
</div>
<a id="gaebfcc05a57aa51e7cdeb38d058ccd5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebfcc05a57aa51e7cdeb38d058ccd5f1">&#9670;&nbsp;</a></span>REV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t USB_Type::REV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Revision register, offset: 0x8 </p>

</div>
</div>
<a id="gab2b55d0a250082bacc98cb3845769560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2b55d0a250082bacc98cb3845769560">&#9670;&nbsp;</a></span>RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Mask Register, offset: 0xE0 </p>

</div>
</div>
<a id="gad0261f1d5010d46de000a3a9714b4c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0261f1d5010d46de000a3a9714b4c6d">&#9670;&nbsp;</a></span>RPFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RCM_Type::RPFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset Pin Filter Control register, offset: 0x4 </p>

</div>
</div>
<a id="ga449e78f6ff13d0f186b722a140027d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga449e78f6ff13d0f186b722a140027d6b">&#9670;&nbsp;</a></span>RPFW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RCM_Type::RPFW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset Pin Filter Width register, offset: 0x5 </p>

</div>
</div>
<a id="ga162318256d0b1b10410f02ffee1faeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga162318256d0b1b10410f02ffee1faeb3">&#9670;&nbsp;</a></span>S <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register, offset: 0x3 </p>

</div>
</div>
<a id="ga663dcf8aee5c9dbe5ae363de6fc8d768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga663dcf8aee5c9dbe5ae363de6fc8d768">&#9670;&nbsp;</a></span>S <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t MCG_Type::S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Status Register, offset: 0x6 </p>

</div>
</div>
<a id="gaae6fc780cc6e75458018f7439f29bcb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae6fc780cc6e75458018f7439f29bcb9">&#9670;&nbsp;</a></span>S <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SPI_Type::S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Status Register, offset: 0x0 </p>

</div>
</div>
<a id="gab085fb9bbfccce5ace6b752d9784ee26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab085fb9bbfccce5ace6b752d9784ee26">&#9670;&nbsp;</a></span>S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::S1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Status Register 1, offset: 0x4 </p>

</div>
</div>
<a id="gae60c2a5f45803a0f5a0b4f32309e098e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae60c2a5f45803a0f5a0b4f32309e098e">&#9670;&nbsp;</a></span>S2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::S2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 2, offset: 0xC </p>

</div>
</div>
<a id="gad9178df20b457eace88576a7cb26d75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9178df20b457eace88576a7cb26d75d">&#9670;&nbsp;</a></span>S2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::S2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Status Register 2, offset: 0x5 </p>

</div>
</div>
<a id="gaa22a817d1b9a3c0ff13a7f76bfec0f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa22a817d1b9a3c0ff13a7f76bfec0f58">&#9670;&nbsp;</a></span>SAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::SAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Source Address Register, array offset: 0x100, array step: 0x10 </p>

</div>
</div>
<a id="gaf772e8c5ccda72b23f6460494c12857a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf772e8c5ccda72b23f6460494c12857a">&#9670;&nbsp;</a></span>SAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::SAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Source Address Register, array offset: 0x100, array step: 0x10 </p>

</div>
</div>
<a id="ga7fd146380faf9dd7da4763f061b26564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fd146380faf9dd7da4763f061b26564">&#9670;&nbsp;</a></span>SC <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MCG_Type::SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCG Status and Control Register, offset: 0x8 </p>

</div>
</div>
<a id="ga6b39b132b13eaba36b30afc619637992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b39b132b13eaba36b30afc619637992">&#9670;&nbsp;</a></span>SC <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPM_Type::SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and Control, offset: 0x0 </p>

</div>
</div>
<a id="ga93380066788c4a4c715990e2d34ec5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93380066788c4a4c715990e2d34ec5b1">&#9670;&nbsp;</a></span>SC <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t VREF_Type::SC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREF Status and Control Register, offset: 0x1 </p>

</div>
</div>
<a id="ga2d8e01822be6de68dbf4718196f1d83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d8e01822be6de68dbf4718196f1d83d">&#9670;&nbsp;</a></span>SC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 </p>

</div>
</div>
<a id="ga7397e1ccace879809b64c8b689a13418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7397e1ccace879809b64c8b689a13418">&#9670;&nbsp;</a></span>SC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and Control Register 2, offset: 0x20 </p>

</div>
</div>
<a id="gaf69704301d23c620abacbbdfa7caa05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf69704301d23c620abacbbdfa7caa05e">&#9670;&nbsp;</a></span>SC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and Control Register 3, offset: 0x24 </p>

</div>
</div>
<a id="gab35fe0b2593c29a2fd320cf4a667094c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35fe0b2593c29a2fd320cf4a667094c">&#9670;&nbsp;</a></span>SCGC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SCGC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Gating Control Register 4, offset: 0x1034 </p>

</div>
</div>
<a id="ga139bbc6054a970f8ed4bfddaf5a97dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga139bbc6054a970f8ed4bfddaf5a97dd2">&#9670;&nbsp;</a></span>SCGC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SCGC5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Gating Control Register 5, offset: 0x1038 </p>

</div>
</div>
<a id="gae14fa2f76246338c738acd9a19e5e2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae14fa2f76246338c738acd9a19e5e2f0">&#9670;&nbsp;</a></span>SCGC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SCGC6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Gating Control Register 6, offset: 0x103C </p>

</div>
</div>
<a id="ga53e80dc738a9dceaaa230afd667e3fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e80dc738a9dceaaa230afd667e3fd2">&#9670;&nbsp;</a></span>SCGC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SCGC7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Gating Control Register 7, offset: 0x1040 </p>

</div>
</div>
<a id="ga5ba1232e4d84912b6f6110d2b3194cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba1232e4d84912b6f6110d2b3194cb8">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP Status and Control Register, offset: 0x3 </p>

</div>
</div>
<a id="gada1141c7fe188d49a47eeeabc068dfce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1141c7fe188d49a47eeeabc068dfce">&#9670;&nbsp;</a></span>SDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::SDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Device Identification Register, offset: 0x1024 </p>

</div>
</div>
<a id="ga5fc54a68511a47d40db7868469b8ffa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc54a68511a47d40db7868469b8ffa2">&#9670;&nbsp;</a></span>SHIFTBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTBUF[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Buffer N Register, array offset: 0x200, array step: 0x4 </p>

</div>
</div>
<a id="ga1d11475766f8ef396d394694472a3d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d11475766f8ef396d394694472a3d1b">&#9670;&nbsp;</a></span>SHIFTBUFBBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTBUFBBS[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Buffer N Bit Byte Swapped Register, array offset: 0x380, array step: 0x4 </p>

</div>
</div>
<a id="ga08a1399930c0ee736277b41c7878bcce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08a1399930c0ee736277b41c7878bcce">&#9670;&nbsp;</a></span>SHIFTBUFBIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTBUFBIS[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Buffer N Bit Swapped Register, array offset: 0x280, array step: 0x4 </p>

</div>
</div>
<a id="gaf083a8f814fa7a409e3e65d180c7c3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf083a8f814fa7a409e3e65d180c7c3d6">&#9670;&nbsp;</a></span>SHIFTBUFBYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTBUFBYS[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Buffer N Byte Swapped Register, array offset: 0x300, array step: 0x4 </p>

</div>
</div>
<a id="gaaaeef6573e8533f14cf3ad0854e58673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaeef6573e8533f14cf3ad0854e58673">&#9670;&nbsp;</a></span>SHIFTCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTCFG[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Configuration N Register, array offset: 0x100, array step: 0x4 </p>

</div>
</div>
<a id="gaf997e383f15159c83f1377f4a3131a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf997e383f15159c83f1377f4a3131a16">&#9670;&nbsp;</a></span>SHIFTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTCTL[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Control N Register, array offset: 0x80, array step: 0x4 </p>

</div>
</div>
<a id="gaea18242e79410e19af38b3e2facf8919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea18242e79410e19af38b3e2facf8919">&#9670;&nbsp;</a></span>SHIFTEIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTEIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Error Interrupt Enable, offset: 0x24 </p>

</div>
</div>
<a id="ga75d92ac0fe00e8feb6d6361e0226277d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75d92ac0fe00e8feb6d6361e0226277d">&#9670;&nbsp;</a></span>SHIFTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Error Register, offset: 0x14 </p>

</div>
</div>
<a id="ga7e78855202392825f6af1c8de57114d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e78855202392825f6af1c8de57114d9">&#9670;&nbsp;</a></span>SHIFTSDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTSDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Status DMA Enable, offset: 0x30 </p>

</div>
</div>
<a id="ga4cf20b99a74f63ec7bddd741c94eb6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf20b99a74f63ec7bddd741c94eb6d3">&#9670;&nbsp;</a></span>SHIFTSIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTSIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Status Interrupt Enable, offset: 0x20 </p>

</div>
</div>
<a id="ga259c03f9dd8df184894522d750e5c458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259c03f9dd8df184894522d750e5c458">&#9670;&nbsp;</a></span>SHIFTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::SHIFTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifter Status Register, offset: 0x10 </p>

</div>
</div>
<a id="ga4296f35ffa40f96e2695a8ab22177be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4296f35ffa40f96e2695a8ab22177be6">&#9670;&nbsp;</a></span>SLTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::SLTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SCL Low Timeout Register High, offset: 0xA </p>

</div>
</div>
<a id="ga7e601051f907649a091973dd0ab2ea27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e601051f907649a091973dd0ab2ea27">&#9670;&nbsp;</a></span>SLTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::SLTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SCL Low Timeout Register Low, offset: 0xB </p>

</div>
</div>
<a id="ga148222c48ca2815cfe85c68a6cff61a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga148222c48ca2815cfe85c68a6cff61a7">&#9670;&nbsp;</a></span>SMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::SMB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C SMBus Control and Status register, offset: 0x8 </p>

</div>
</div>
<a id="ga71da199104a0c6df7a9b6ef58c5e4edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71da199104a0c6df7a9b6ef58c5e4edb">&#9670;&nbsp;</a></span>SOPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 1, offset: 0x0 </p>

</div>
</div>
<a id="ga5dcd927f581c0770092bd59289fe7145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dcd927f581c0770092bd59289fe7145">&#9670;&nbsp;</a></span>SOPT1CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT1CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOPT1 Configuration Register, offset: 0x4 </p>

</div>
</div>
<a id="ga42567e1697afc977709f14fe6d9f96a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42567e1697afc977709f14fe6d9f96a8">&#9670;&nbsp;</a></span>SOPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 2, offset: 0x1004 </p>

</div>
</div>
<a id="ga44b7f87f2a822cb3f8f1275f478e485d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44b7f87f2a822cb3f8f1275f478e485d">&#9670;&nbsp;</a></span>SOPT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 4, offset: 0x100C </p>

</div>
</div>
<a id="ga29d8c8ea1f1cd3f4f1b34b4a48066b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29d8c8ea1f1cd3f4f1b34b4a48066b63">&#9670;&nbsp;</a></span>SOPT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 5, offset: 0x1010 </p>

</div>
</div>
<a id="gacf5d10bb5b9bcea4c60a1b30b7499f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf5d10bb5b9bcea4c60a1b30b7499f2e">&#9670;&nbsp;</a></span>SOPT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Options Register 7, offset: 0x1018 </p>

</div>
</div>
<a id="gacee3e246d2964c0a7165755319ad8d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee3e246d2964c0a7165755319ad8d72">&#9670;&nbsp;</a></span>SR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DAC_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Status Register, offset: 0x20 </p>

</div>
</div>
<a id="gae12dc1e198cb7aa7602e59e36bbf43b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae12dc1e198cb7aa7602e59e36bbf43b6">&#9670;&nbsp;</a></span>SR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Status Register, offset: 0x14 </p>

</div>
</div>
<a id="ga9e4e331c458808ec57a393932bf91e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e4e331c458808ec57a393932bf91e65">&#9670;&nbsp;</a></span>SRS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t RCM_Type::SRS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Reset Status Register 0, offset: 0x0 </p>

</div>
</div>
<a id="ga44780e402b18ebbbaec13d5a3694e523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44780e402b18ebbbaec13d5a3694e523">&#9670;&nbsp;</a></span>SRS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t RCM_Type::SRS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Reset Status Register 1, offset: 0x1 </p>

</div>
</div>
<a id="gaa0b1c0ff4681995d0d16f98b1008da72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b1c0ff4681995d0d16f98b1008da72">&#9670;&nbsp;</a></span>SRVCOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SIM_Type::SRVCOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Service COP, offset: 0x1104 </p>

</div>
</div>
<a id="ga4e89e87f2b9b9c76e68477dcf806431c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e89e87f2b9b9c76e68477dcf806431c">&#9670;&nbsp;</a></span>SSRS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RCM_Type::SSRS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sticky System Reset Status Register 0, offset: 0x8 </p>

</div>
</div>
<a id="ga345cf5ac679d82bb932b6793702bed23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga345cf5ac679d82bb932b6793702bed23">&#9670;&nbsp;</a></span>SSRS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RCM_Type::SSRS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sticky System Reset Status Register 1, offset: 0x9 </p>

</div>
</div>
<a id="gaec34e603a18e36f590ed1c918c222760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec34e603a18e36f590ed1c918c222760">&#9670;&nbsp;</a></span>STAT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPUART_Type::STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART Status Register, offset: 0x4 </p>

</div>
</div>
<a id="ga54025377f3daec606230cd235bd81916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54025377f3daec606230cd235bd81916">&#9670;&nbsp;</a></span>STAT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t USB_Type::STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status register, offset: 0x90 </p>

</div>
</div>
<a id="gaf139e79fdb6db938e7dee9d61b763755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf139e79fdb6db938e7dee9d61b763755">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPM_Type::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture and Compare Status, offset: 0x50 </p>

</div>
</div>
<a id="gaae7ce3860f0e8c664e2e345e8936dbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae7ce3860f0e8c664e2e345e8936dbdc">&#9670;&nbsp;</a></span>STOPCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SMC_Type::STOPCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop Control Register, offset: 0x2 </p>

</div>
</div>
<a id="ga851ad5e20cdeaac40c36ba02bef85a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851ad5e20cdeaac40c36ba02bef85a7b">&#9670;&nbsp;</a></span>SYSACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::SYSACCESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Access Register, offset: 0xFCC </p>

</div>
</div>
<a id="ga4f154ffd079958033b8aba9bff12d5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f154ffd079958033b8aba9bff12d5c9">&#9670;&nbsp;</a></span>TABLEMARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ROM_Type::TABLEMARK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of Table Marker Register, offset: 0xC </p>

</div>
</div>
<a id="gac865168ba21f8b07bc1b89711e31162c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac865168ba21f8b07bc1b89711e31162c">&#9670;&nbsp;</a></span>TAGCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::TAGCLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Claim TAG Clear Register, offset: 0xFA4 </p>

</div>
</div>
<a id="ga3aff94600213596777c73f98a5937695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aff94600213596777c73f98a5937695">&#9670;&nbsp;</a></span>TAGSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_Type::TAGSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Claim TAG Set Register, offset: 0xFA0 </p>

</div>
</div>
<a id="gac67e5fa23e338883e5efd5b036164f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67e5fa23e338883e5efd5b036164f26">&#9670;&nbsp;</a></span>TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::TAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Time Alarm Register, offset: 0x8 </p>

</div>
</div>
<a id="gac25ffbac07979e47c70c23e9ef41a0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25ffbac07979e47c70c23e9ef41a0a7">&#9670;&nbsp;</a></span>TBCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTBDWT_Type::TBCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_DWT Trace Buffer Control Register, offset: 0x200 </p>

</div>
</div>
<a id="ga576676dbe6140e6ac08dfbf9a54aea17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga576676dbe6140e6ac08dfbf9a54aea17">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Time Compensation Register, offset: 0xC </p>

</div>
</div>
<a id="ga4134a86cc4b66d8d7e59fed43bf833ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4134a86cc4b66d8d7e59fed43bf833ca">&#9670;&nbsp;</a></span>TCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 2 Register, offset: 0x8 </p>

</div>
</div>
<a id="ga3a79413b288cefdce2291865b42c6a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a79413b288cefdce2291865b42c6a31">&#9670;&nbsp;</a></span>TCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 3 Register, offset: 0xC </p>

</div>
</div>
<a id="gae01402cc631b47ce8128465aa287e6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae01402cc631b47ce8128465aa287e6df">&#9670;&nbsp;</a></span>TCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 4 Register, offset: 0x10 </p>

</div>
</div>
<a id="ga91337041fca47b36ff4f31f29cb273bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91337041fca47b36ff4f31f29cb273bf">&#9670;&nbsp;</a></span>TCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 5 Register, offset: 0x14 </p>

</div>
</div>
<a id="gac267d105f56a5a51a2f96ca821c3e4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac267d105f56a5a51a2f96ca821c3e4a7">&#9670;&nbsp;</a></span>TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Control Register, offset: 0x0 </p>

</div>
</div>
<a id="ga1efb9476e302dfe00faf684173c5b6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1efb9476e302dfe00faf684173c5b6ea">&#9670;&nbsp;</a></span>TCTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIT_Type::TCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Control Register, array offset: 0x108, array step: 0x10 </p>

</div>
</div>
<a id="gad3de5a245da9b8f4f215a0a747b96bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3de5a245da9b8f4f215a0a747b96bdb">&#9670;&nbsp;</a></span>TCTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::TCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Control Register, array offset: 0x108, array step: 0x10 </p>

</div>
</div>
<a id="ga9eae12b8b4c377a3adf820f320a0a4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eae12b8b4c377a3adf820f320a0a4c0">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2S_Type::TDR[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Data Register, array offset: 0x20, array step: 0x4 </p>

</div>
</div>
<a id="ga22681bda87b772ad9948e9f89ae64f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22681bda87b772ad9948e9f89ae64f78">&#9670;&nbsp;</a></span>TFLG <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::TFLG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Flag Register, array offset: 0x10C, array step: 0x10 </p>

</div>
</div>
<a id="gaf54765dd193a93cd7bddf1eb6b0c30fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf54765dd193a93cd7bddf1eb6b0c30fa">&#9670;&nbsp;</a></span>TFLG <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIT_Type::TFLG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Flag Register, array offset: 0x10C, array step: 0x10 </p>

</div>
</div>
<a id="gac43923ff6ddead68ee067c4a582463cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac43923ff6ddead68ee067c4a582463cd">&#9670;&nbsp;</a></span>TIMCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::TIMCFG[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Configuration N Register, array offset: 0x480, array step: 0x4 </p>

</div>
</div>
<a id="gae8ce094f48da5215be7c5a50118bdc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8ce094f48da5215be7c5a50118bdc8f">&#9670;&nbsp;</a></span>TIMCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::TIMCMP[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Compare N Register, array offset: 0x500, array step: 0x4 </p>

</div>
</div>
<a id="ga1599f228928486cdc311e6959e91394d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1599f228928486cdc311e6959e91394d">&#9670;&nbsp;</a></span>TIMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::TIMCTL[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Control N Register, array offset: 0x400, array step: 0x4 </p>

</div>
</div>
<a id="gad8d402a3897f4eb1ab82c1318fc2465c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8d402a3897f4eb1ab82c1318fc2465c">&#9670;&nbsp;</a></span>TIMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::TIMIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Interrupt Enable Register, offset: 0x28 </p>

</div>
</div>
<a id="gabbb240ca3e880bff399b835be1f57528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbb240ca3e880bff399b835be1f57528">&#9670;&nbsp;</a></span>TIMSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLEXIO_Type::TIMSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Status Register, offset: 0x18 </p>

</div>
</div>
<a id="gac13e6db552f61befb71ea95d93af7dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac13e6db552f61befb71ea95d93af7dee">&#9670;&nbsp;</a></span>TL7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::TL7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Transmit Length Register, offset: 0x1F </p>

</div>
</div>
<a id="ga2ddc0ba302f2eeb23c02a94fabab1af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ddc0ba302f2eeb23c02a94fabab1af1">&#9670;&nbsp;</a></span>TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Mask Register, offset: 0x60 </p>

</div>
</div>
<a id="gab718ffaf4897a4eec35a15790bae8806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab718ffaf4897a4eec35a15790bae8806">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Time Prescaler Register, offset: 0x4 </p>

</div>
</div>
<a id="ga374f2e0a8c240329890c6847d8560737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga374f2e0a8c240329890c6847d8560737">&#9670;&nbsp;</a></span>TRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t VREF_Type::TRM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREF Trim Register, offset: 0x0 </p>

</div>
</div>
<a id="ga5c8182569d4fb9aa8403e3f5933058a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8182569d4fb9aa8403e3f5933058a6">&#9670;&nbsp;</a></span>TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_Type::TSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Time Seconds Register, offset: 0x0 </p>

</div>
</div>
<a id="ga7e55725c1aeddef811d669f56c978529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e55725c1aeddef811d669f56c978529">&#9670;&nbsp;</a></span>UIDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::UIDL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique Identification Register Low, offset: 0x1060 </p>

</div>
</div>
<a id="ga3673a8cdd4cf80d15491e56214ee3124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3673a8cdd4cf80d15491e56214ee3124">&#9670;&nbsp;</a></span>UIDMH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::UIDMH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique Identification Register Mid-High, offset: 0x1058 </p>

</div>
</div>
<a id="ga1995ae7c6cbcede0825d67e2fc3505ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1995ae7c6cbcede0825d67e2fc3505ca">&#9670;&nbsp;</a></span>UIDML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::UIDML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique Identification Register Mid Low, offset: 0x105C </p>

</div>
</div>
<a id="ga7d0fdec2bab11d450d49677fc0bf729c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d0fdec2bab11d450d49677fc0bf729c">&#9670;&nbsp;</a></span>USBCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::USBCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Control register, offset: 0x100 </p>

</div>
</div>
<a id="ga32e51e60eb32b6754162c3e4a9a054e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32e51e60eb32b6754162c3e4a9a054e1">&#9670;&nbsp;</a></span>USBFRMADJUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::USBFRMADJUST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Adjust Register, offset: 0x114 </p>

</div>
</div>
<a id="ga0381c5afae0f997f54326c00e494d71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0381c5afae0f997f54326c00e494d71c">&#9670;&nbsp;</a></span>USBTRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USB_Type::USBTRC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Transceiver Control register 0, offset: 0x10C </p>

</div>
</div>
<a id="gabc4f6d592c66d90fa401ccc1a23f876c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc4f6d592c66d90fa401ccc1a23f876c">&#9670;&nbsp;</a></span>VERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FLEXIO_Type::VERID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Version ID Register, offset: 0x0 </p>

</div>
</div>
<a id="ga5fc0251bba4980051f8991db62e18c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc0251bba4980051f8991db62e18c2a">&#9670;&nbsp;</a></span>WF7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WF7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait FD Register, offset: 0x1D </p>

</div>
</div>
<a id="gace68f46afe9ded7a7e1a67bbefd61781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace68f46afe9ded7a7e1a67bbefd61781">&#9670;&nbsp;</a></span>WGP7816_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WGP7816_T1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait and Guard Parameter Register, offset: 0x3E </p>

</div>
</div>
<a id="ga3c5baa7756fc680009fd014c7ffb6a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5baa7756fc680009fd014c7ffb6a0f">&#9670;&nbsp;</a></span>WN7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WN7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait N Register, offset: 0x1C </p>

</div>
</div>
<a id="ga38fc6456d2e8feae7c8b42ff2d939254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38fc6456d2e8feae7c8b42ff2d939254">&#9670;&nbsp;</a></span>WP7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register, offset: 0x1B </p>

</div>
</div>
<a id="ga30f0718fa6ef700e500295b82588f257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30f0718fa6ef700e500295b82588f257">&#9670;&nbsp;</a></span>WP7816A_T0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::WP7816A_T0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register A, offset: 0x3C </p>

</div>
</div>
<a id="ga027f822a9c37c54baba90c858fc49c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga027f822a9c37c54baba90c858fc49c4d">&#9670;&nbsp;</a></span>WP7816A_T0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816A_T0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register A, offset: 0x3C </p>

</div>
</div>
<a id="ga733238bed3b7ba8680a979220e174b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733238bed3b7ba8680a979220e174b8c">&#9670;&nbsp;</a></span>WP7816A_T1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816A_T1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register A, offset: 0x3C </p>

</div>
</div>
<a id="gabe1f4dae096ad1d7174dc06de3ba2f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1f4dae096ad1d7174dc06de3ba2f16">&#9670;&nbsp;</a></span>WP7816A_T1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::WP7816A_T1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register A, offset: 0x3C </p>

</div>
</div>
<a id="gadb6447b5f07afe6b42b1017f20fdddff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb6447b5f07afe6b42b1017f20fdddff">&#9670;&nbsp;</a></span>WP7816B_T0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816B_T0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register B, offset: 0x3D </p>

</div>
</div>
<a id="ga86f7d851a783ec9e970290deea8dd877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f7d851a783ec9e970290deea8dd877">&#9670;&nbsp;</a></span>WP7816B_T0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::WP7816B_T0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register B, offset: 0x3D </p>

</div>
</div>
<a id="ga60a15a3d4273bccb814d617dfeb33b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a15a3d4273bccb814d617dfeb33b44">&#9670;&nbsp;</a></span>WP7816B_T1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816B_T1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register B, offset: 0x3D </p>

</div>
</div>
<a id="ga6915a494d103cf5b8f0afcb9e3da76df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6915a494d103cf5b8f0afcb9e3da76df">&#9670;&nbsp;</a></span>WP7816B_T1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::WP7816B_T1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register B, offset: 0x3D </p>

</div>
</div>
<a id="ga54d1c8b1c8a8106acd99eefbd6533639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d1c8b1c8a8106acd99eefbd6533639">&#9670;&nbsp;</a></span>WP7816C_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816C_T1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART 7816 Wait Parameter Register C, offset: 0x3F </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
