{
  "module_name": "vsc7326_reg.h",
  "hash_id": "b132e44acba3b9c7bdbd2b9453cb67d61ca68eb92148c44d8acd800cb9063102",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb/vsc7326_reg.h",
  "human_readable_source": " \n \n#ifndef _VSC7321_REG_H_\n#define _VSC7321_REG_H_\n\n \n\n \n\n#define CRA(blk,sub,adr) ((((blk) & 0x7) << 13) | (((sub) & 0xf) << 9) | (((adr) & 0xff) << 1))\n\n \n#define REG_CHIP_ID\t\tCRA(0x7,0xf,0x00)\t \n#define REG_BLADE_ID\t\tCRA(0x7,0xf,0x01)\t \n#define REG_SW_RESET\t\tCRA(0x7,0xf,0x02)\t \n#define REG_MEM_BIST\t\tCRA(0x7,0xf,0x04)\t \n#define REG_IFACE_MODE\t\tCRA(0x7,0xf,0x07)\t \n#define REG_MSCH\t\tCRA(0x7,0x2,0x06)\t \n#define REG_CRC_CNT\t\tCRA(0x7,0x2,0x0a)\t \n#define REG_CRC_CFG\t\tCRA(0x7,0x2,0x0b)\t \n#define REG_SI_TRANSFER_SEL\tCRA(0x7,0xf,0x18)\t \n#define REG_PLL_CLK_SPEED\tCRA(0x7,0xf,0x19)\t \n#define REG_SYS_CLK_SELECT\tCRA(0x7,0xf,0x1c)\t \n#define REG_GPIO_CTRL\t\tCRA(0x7,0xf,0x1d)\t \n#define REG_GPIO_OUT\t\tCRA(0x7,0xf,0x1e)\t \n#define REG_GPIO_IN\t\tCRA(0x7,0xf,0x1f)\t \n#define REG_CPU_TRANSFER_SEL\tCRA(0x7,0xf,0x20)\t \n#define REG_LOCAL_DATA\t\tCRA(0x7,0xf,0xfe)\t \n#define REG_LOCAL_STATUS\tCRA(0x7,0xf,0xff)\t \n\n \n#define REG_AGGR_SETUP\t\tCRA(0x7,0x1,0x00)\t \n#define REG_PMAP_TABLE\t\tCRA(0x7,0x1,0x01)\t \n#define REG_MPLS_BIT0\t\tCRA(0x7,0x1,0x08)\t \n#define REG_MPLS_BIT1\t\tCRA(0x7,0x1,0x09)\t \n#define REG_MPLS_BIT2\t\tCRA(0x7,0x1,0x0a)\t \n#define REG_MPLS_BIT3\t\tCRA(0x7,0x1,0x0b)\t \n#define REG_MPLS_BITMASK\tCRA(0x7,0x1,0x0c)\t \n#define REG_PRE_BIT0POS\t\tCRA(0x7,0x1,0x10)\t \n#define REG_PRE_BIT1POS\t\tCRA(0x7,0x1,0x11)\t \n#define REG_PRE_BIT2POS\t\tCRA(0x7,0x1,0x12)\t \n#define REG_PRE_BIT3POS\t\tCRA(0x7,0x1,0x13)\t \n#define REG_PRE_ERR_CNT\t\tCRA(0x7,0x1,0x14)\t \n\n \n \t \n \t \n#define REG_RAM_BIST_CMD\tCRA(0x7,0x1,0x00)\t \n#define REG_RAM_BIST_RESULT\tCRA(0x7,0x1,0x01)\t \n#define   BIST_PORT_SELECT\t0x00\t\t\t \n#define   BIST_COMMAND\t\t0x01\t\t\t \n#define   BIST_STATUS\t\t0x02\t\t\t \n#define   BIST_ERR_CNT_LSB\t0x03\t\t\t \n#define   BIST_ERR_CNT_MSB\t0x04\t\t\t \n#define   BIST_ERR_SEL_LSB\t0x05\t\t\t \n#define   BIST_ERR_SEL_MSB\t0x06\t\t\t \n#define   BIST_ERROR_STATE\t0x07\t\t\t \n#define   BIST_ERR_ADR0\t\t0x08\t\t\t \n#define   BIST_ERR_ADR1\t\t0x09\t\t\t \n#define   BIST_ERR_ADR2\t\t0x0a\t\t\t \n#define   BIST_ERR_ADR3\t\t0x0b\t\t\t \n\n \n#define REG_TEST(ie,fn)\t\tCRA(0x2,ie&1,0x00+fn)\t \n#define REG_TOP_BOTTOM(ie,fn)\tCRA(0x2,ie&1,0x10+fn)\t \n#define REG_TAIL(ie,fn)\t\tCRA(0x2,ie&1,0x20+fn)\t \n#define REG_HEAD(ie,fn)\t\tCRA(0x2,ie&1,0x30+fn)\t \n#define REG_HIGH_LOW_WM(ie,fn)\tCRA(0x2,ie&1,0x40+fn)\t \n#define REG_CT_THRHLD(ie,fn)\tCRA(0x2,ie&1,0x50+fn)\t \n#define REG_FIFO_DROP_CNT(ie,fn) CRA(0x2,ie&1,0x60+fn)\t \n#define REG_DEBUG_BUF_CNT(ie,fn) CRA(0x2,ie&1,0x70+fn)\t \n#define REG_BUCKI(fn) CRA(0x2,2,0x20+fn)\t \n#define REG_BUCKE(fn) CRA(0x2,3,0x20+fn)\t \n\n \n \n#define REG_TRAFFIC_SHAPER_BUCKET(ie,bn) CRA(0x2,ie&1,0x0a + (bn>7) | ((bn&7)<<4))\n#define REG_TRAFFIC_SHAPER_CONTROL(ie)\tCRA(0x2,ie&1,0x3b)\n\n#define REG_SRAM_ADR(ie)\tCRA(0x2,ie&1,0x0e)\t \n#define REG_SRAM_WR_STRB(ie)\tCRA(0x2,ie&1,0x1e)\t \n#define REG_SRAM_RD_STRB(ie)\tCRA(0x2,ie&1,0x2e)\t \n#define REG_SRAM_DATA_0(ie)\tCRA(0x2,ie&1,0x3e)\t \n#define REG_SRAM_DATA_1(ie)\tCRA(0x2,ie&1,0x4e)\t \n#define REG_SRAM_DATA_2(ie)\tCRA(0x2,ie&1,0x5e)\t \n#define REG_SRAM_DATA_3(ie)\tCRA(0x2,ie&1,0x6e)\t \n#define REG_SRAM_DATA_BLK_TYPE(ie) CRA(0x2,ie&1,0x7e)\t \n \n#define REG_CONTROL(ie)\t\tCRA(0x2,ie&1,0x0f)\t \n#define REG_ING_CONTROL\t\tCRA(0x2,0x0,0x0f)\t \n#define REG_EGR_CONTROL\t\tCRA(0x2,0x1,0x0f)\t \n#define REG_AGE_TIMER(ie)\tCRA(0x2,ie&1,0x1f)\t \n#define REG_AGE_INC(ie)\t\tCRA(0x2,ie&1,0x2f)\t \n#define DEBUG_OUT(ie)\t\tCRA(0x2,ie&1,0x3f)\t \n#define DEBUG_CNT(ie)\t\tCRA(0x2,ie&1,0x4f)\t \n\n \n#define REG_SPI4_MISC\t\tCRA(0x5,0x0,0x00)\t \n#define REG_SPI4_STATUS\t\tCRA(0x5,0x0,0x01)\t \n#define REG_SPI4_ING_SETUP0\tCRA(0x5,0x0,0x02)\t \n#define REG_SPI4_ING_SETUP1\tCRA(0x5,0x0,0x03)\t \n#define REG_SPI4_ING_SETUP2\tCRA(0x5,0x0,0x04)\t \n#define REG_SPI4_EGR_SETUP0\tCRA(0x5,0x0,0x05)\t \n#define REG_SPI4_DBG_CNT(n)\tCRA(0x5,0x0,0x10+n)\t \n#define REG_SPI4_DBG_SETUP\tCRA(0x5,0x0,0x1A)\t \n#define REG_SPI4_TEST\t\tCRA(0x5,0x0,0x20)\t \n#define REG_TPGEN_UP0\t\tCRA(0x5,0x0,0x21)\t \n#define REG_TPGEN_UP1\t\tCRA(0x5,0x0,0x22)\t \n#define REG_TPCHK_UP0\t\tCRA(0x5,0x0,0x23)\t \n#define REG_TPCHK_UP1\t\tCRA(0x5,0x0,0x24)\t \n#define REG_TPSAM_P0\t\tCRA(0x5,0x0,0x25)\t \n#define REG_TPSAM_P1\t\tCRA(0x5,0x0,0x26)\t \n#define REG_TPERR_CNT\t\tCRA(0x5,0x0,0x27)\t \n#define REG_SPI4_STICKY\t\tCRA(0x5,0x0,0x30)\t \n#define REG_SPI4_DBG_INH\tCRA(0x5,0x0,0x31)\t \n#define REG_SPI4_DBG_STATUS\tCRA(0x5,0x0,0x32)\t \n#define REG_SPI4_DBG_GRANT\tCRA(0x5,0x0,0x33)\t \n\n#define REG_SPI4_DESKEW \tCRA(0x5,0x0,0x43)\t \n\n \n \n \n#define REG_MISC_10G\t\tCRA(0x1,0xa,0x00)\t \n#define REG_PAUSE_10G\t\tCRA(0x1,0xa,0x01)\t \n#define REG_NORMALIZER_10G\tCRA(0x1,0xa,0x05)\t \n#define REG_STICKY_RX\t\tCRA(0x1,0xa,0x06)\t \n#define REG_DENORM_10G\t\tCRA(0x1,0xa,0x07)\t \n#define REG_STICKY_TX\t\tCRA(0x1,0xa,0x08)\t \n#define REG_MAX_RXHIGH\t\tCRA(0x1,0xa,0x0a)\t \n#define REG_MAX_RXLOW\t\tCRA(0x1,0xa,0x0b)\t \n#define REG_MAC_TX_STICKY\tCRA(0x1,0xa,0x0c)\t \n#define REG_MAC_TX_RUNNING\tCRA(0x1,0xa,0x0d)\t \n#define REG_TX_ABORT_AGE\tCRA(0x1,0xa,0x14)\t \n#define REG_TX_ABORT_SHORT\tCRA(0x1,0xa,0x15)\t \n#define REG_TX_ABORT_TAXI\tCRA(0x1,0xa,0x16)\t \n#define REG_TX_ABORT_UNDERRUN\tCRA(0x1,0xa,0x17)\t \n#define REG_TX_DENORM_DISCARD\tCRA(0x1,0xa,0x18)\t \n#define REG_XAUI_STAT_A\t\tCRA(0x1,0xa,0x20)\t \n#define REG_XAUI_STAT_B\t\tCRA(0x1,0xa,0x21)\t \n#define REG_XAUI_STAT_C\t\tCRA(0x1,0xa,0x22)\t \n#define REG_XAUI_CONF_A\t\tCRA(0x1,0xa,0x23)\t \n#define REG_XAUI_CONF_B\t\tCRA(0x1,0xa,0x24)\t \n#define REG_XAUI_CODE_GRP_CNT\tCRA(0x1,0xa,0x25)\t \n#define REG_XAUI_CONF_TEST_A\tCRA(0x1,0xa,0x26)\t \n#define REG_PDERRCNT\t\tCRA(0x1,0xa,0x27)\t \n\n \n \n#define REG_MAX_LEN(pn)\t\tCRA(0x1,pn,0x02)\t \n#define REG_MAC_HIGH_ADDR(pn)\tCRA(0x1,pn,0x03)\t \n#define REG_MAC_LOW_ADDR(pn)\tCRA(0x1,pn,0x04)\t \n\n \n#define REG_MODE_CFG(pn)\tCRA(0x1,pn,0x00)\t \n#define REG_PAUSE_CFG(pn)\tCRA(0x1,pn,0x01)\t \n#define REG_NORMALIZER(pn)\tCRA(0x1,pn,0x05)\t \n#define REG_TBI_STATUS(pn)\tCRA(0x1,pn,0x06)\t \n#define REG_PCS_STATUS_DBG(pn)\tCRA(0x1,pn,0x07)\t \n#define REG_PCS_CTRL(pn)\tCRA(0x1,pn,0x08)\t \n#define REG_TBI_CONFIG(pn)\tCRA(0x1,pn,0x09)\t \n#define REG_STICK_BIT(pn)\tCRA(0x1,pn,0x0a)\t \n#define REG_DEV_SETUP(pn)\tCRA(0x1,pn,0x0b)\t \n#define REG_DROP_CNT(pn)\tCRA(0x1,pn,0x0c)\t \n#define REG_PORT_POS(pn)\tCRA(0x1,pn,0x0d)\t \n#define REG_PORT_FAIL(pn)\tCRA(0x1,pn,0x0e)\t \n#define REG_SERDES_CONF(pn)\tCRA(0x1,pn,0x0f)\t \n#define REG_SERDES_TEST(pn)\tCRA(0x1,pn,0x10)\t \n#define REG_SERDES_STAT(pn)\tCRA(0x1,pn,0x11)\t \n#define REG_SERDES_COM_CNT(pn)\tCRA(0x1,pn,0x12)\t \n#define REG_DENORM(pn)\t\tCRA(0x1,pn,0x15)\t \n#define REG_DBG(pn)\t\tCRA(0x1,pn,0x16)\t \n#define REG_TX_IFG(pn)\t\tCRA(0x1,pn,0x18)\t \n#define REG_HDX(pn)\t\tCRA(0x1,pn,0x19)\t \n\n \n \n \n \n\nenum {\n\tRxInBytes\t\t= 0x00,\t\n\tRxSymbolCarrier\t\t= 0x01,\t\n\tRxPause\t\t\t= 0x02,\t\n\tRxUnsupOpcode\t\t= 0x03,\t\n\tRxOkBytes\t\t= 0x04,\t\n\tRxBadBytes\t\t= 0x05,\t\n\tRxUnicast\t\t= 0x06,\t\n\tRxMulticast\t\t= 0x07,\t\n\tRxBroadcast\t\t= 0x08,\t\n\tCrc\t\t\t= 0x09,\t\n\tRxAlignment\t\t= 0x0a,\t\n\tRxUndersize\t\t= 0x0b,\t\n\tRxFragments\t\t= 0x0c,\t\n\tRxInRangeLengthError\t= 0x0d,\t\n\tRxOutOfRangeError\t= 0x0e,\t\n\tRxOversize\t\t= 0x0f,\t\n\tRxJabbers\t\t= 0x10,\t\n\tRxSize64\t\t= 0x11,\t\n\tRxSize65To127\t\t= 0x12,\t\n\tRxSize128To255\t\t= 0x13,\t\n\tRxSize256To511\t\t= 0x14,\t\n\tRxSize512To1023\t\t= 0x15,\t\n\tRxSize1024To1518\t= 0x16,\t\n\tRxSize1519ToMax\t\t= 0x17,\t\n\n\tTxOutBytes\t\t= 0x18,\t\n\tTxPause\t\t\t= 0x19,\t\n\tTxOkBytes\t\t= 0x1a, \n\tTxUnicast\t\t= 0x1b,\t\n\tTxMulticast\t\t= 0x1c,\t\n\tTxBroadcast\t\t= 0x1d,\t\n\tTxMultipleColl\t\t= 0x1e,\t\n\tTxLateColl\t\t= 0x1f,\t\n\tTxXcoll\t\t\t= 0x20,\t\n\tTxDefer\t\t\t= 0x21,\t\n\tTxXdefer\t\t= 0x22,\t\n\tTxCsense\t\t= 0x23,\t\n\tTxSize64\t\t= 0x24,\t\n\tTxSize65To127\t\t= 0x25,\t\n\tTxSize128To255\t\t= 0x26,\t\n\tTxSize256To511\t\t= 0x27,\t\n\tTxSize512To1023\t\t= 0x28,\t\n\tTxSize1024To1518\t= 0x29,\t\n\tTxSize1519ToMax\t\t= 0x2a,\t\n\tTxSingleColl\t\t= 0x2b,\t\n\tTxBackoff2\t\t= 0x2c,\t\n\tTxBackoff3\t\t= 0x2d,\t\n\tTxBackoff4\t\t= 0x2e,\t\n\tTxBackoff5\t\t= 0x2f,\t\n\tTxBackoff6\t\t= 0x30,\t\n\tTxBackoff7\t\t= 0x31,\t\n\tTxBackoff8\t\t= 0x32,\t\n\tTxBackoff9\t\t= 0x33,\t\n\tTxBackoff10\t\t= 0x34,\t\n\tTxBackoff11\t\t= 0x35,\t\n\tTxBackoff12\t\t= 0x36,\t\n\tTxBackoff13\t\t= 0x37,\t\n\tTxBackoff14\t\t= 0x38,\t\n\tTxBackoff15\t\t= 0x39,\t\n\tTxUnderrun\t\t= 0x3a,\t\n\t\n\tRxIpgShrink\t\t= 0x3c,\t\n\t\n\tStatSticky1G\t\t= 0x3e,\t\n\tStatInit\t\t= 0x3f\t\n};\n\n#define REG_RX_XGMII_PROT_ERR\tCRA(0x4,0xa,0x3b)\t\t \n#define REG_STAT_STICKY10G\tCRA(0x4,0xa,StatSticky1G)\t \n\n#define REG_RX_OK_BYTES(pn)\tCRA(0x4,pn,RxOkBytes)\n#define REG_RX_BAD_BYTES(pn)\tCRA(0x4,pn,RxBadBytes)\n#define REG_TX_OK_BYTES(pn)\tCRA(0x4,pn,TxOkBytes)\n\n \n \n\n#define REG_MIIM_STATUS\t\tCRA(0x3,0x0,0x00)\t \n#define REG_MIIM_CMD\t\tCRA(0x3,0x0,0x01)\t \n#define REG_MIIM_DATA\t\tCRA(0x3,0x0,0x02)\t \n#define REG_MIIM_PRESCALE\tCRA(0x3,0x0,0x03)\t \n\n#define REG_ING_FFILT_UM_EN\tCRA(0x2, 0, 0xd)\n#define REG_ING_FFILT_BE_EN\tCRA(0x2, 0, 0x1d)\n#define REG_ING_FFILT_VAL0\tCRA(0x2, 0, 0x2d)\n#define REG_ING_FFILT_VAL1\tCRA(0x2, 0, 0x3d)\n#define REG_ING_FFILT_MASK0\tCRA(0x2, 0, 0x4d)\n#define REG_ING_FFILT_MASK1\tCRA(0x2, 0, 0x5d)\n#define REG_ING_FFILT_MASK2\tCRA(0x2, 0, 0x6d)\n#define REG_ING_FFILT_ETYPE\tCRA(0x2, 0, 0x7d)\n\n\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}