INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Mon May 17 12:22:55 PDT 2021
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command     ap_part_info done; 12.4 sec.
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Command         ap_source done; 0.26 sec.
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.2 sec.
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Command       import_lib done; 0.7 sec.
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.23 sec.
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.23 sec.
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.86 sec.
Command       ap_source done; 0.88 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 1.62 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Command         ap_source done; 0.13 sec.
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command     add_library done; 0.26 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 14.39 sec.
Execute   create_clock -period 3 -name default 
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 29.03 sec.
Command ap_source done; error code: 1; 43.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Mon May 17 13:26:43 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.46 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.75 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 3.97 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.17 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.54 sec.
Command ap_source done; error code: 1; 6.84 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Mon May 17 13:37:49 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.5 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.73 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 3.97 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.15 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.13 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.63 sec.
Command ap_source done; error code: 1; 6.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Tue May 18 15:06:15 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.26 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.54 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 3.8 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.15 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.23 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.16 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.41 sec.
Command ap_source done; error code: 1; 8.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Tue May 18 15:17:12 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 7.29 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 7.57 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 7.82 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.17 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 41.06 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 42.24 sec.
Command ap_source done; error code: 1; 50.84 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Tue May 18 15:21:48 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 5.05 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 5.34 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 5.57 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.15 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vitis/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.24 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 41.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 44.23 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Sun May 30 00:10:28 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.57 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.97 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 4.28 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.22 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.24 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 23.56 sec.
Command ap_source done; error code: 1; 28.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Sun May 30 00:12:42 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.24 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.57 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 3.84 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.21 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.16 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.37 sec.
Command ap_source done; error code: 1; 8.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Sun May 30 00:14:36 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.28 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.65 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 3.95 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.21 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.35 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.22 sec.
Command ap_source done; error code: 1; 8.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Sun May 30 00:15:21 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 2.24 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.6 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 2.85 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.22 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.37 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.17 sec.
Command ap_source done; error code: 1; 7.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Sun May 30 00:20:46 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.39 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.73 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 4.06 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.19 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 14.77 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.96 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/eddie/recut/fpga/UNET_csim_design/solution1 opened at Mon May 31 16:42:01 PDT 2021
Execute     config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.53 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2L-e'
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.88 sec.
Execute     ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Command   open_solution done; 4.4 sec.
Execute   set_part xcvu9p-fsgd2104-2L-e 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -data single -name xcvu9p-fsgd2104-2L-e 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data resources 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.2 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.33 sec.
Execute   create_clock -period 3 -name default 
Execute   config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_xip /curr/eddie/recut/fpga/UNet_tb.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_xip /curr/eddie/recut/fpga/cnn_sw.h 
Execute     is_encrypted /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_xip /curr/eddie/recut/fpga/hw_kernel.cpp 
Execute     is_encrypted /curr/eddie/recut/fpga/util.h 
Execute     is_xip /curr/eddie/recut/fpga/util.h 
Execute     ap_part_info -name xcvu9p-fsgd2104-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 15.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 21.43 sec.
Execute   cleanup_all 
