Analysis & Synthesis report for AESproject
Sat Feb 29 18:31:51 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |AESproject|aes_accelerator:aes_accelerator_0|state_reg
 12. State Machine - |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|state_reg
 13. State Machine - |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for AESproject_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_lsa1:auto_generated
 22. Source assignments for AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram
 23. Source assignments for AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram
 24. Source assignments for AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated
 25. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:cmd_demux
 26. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 27. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 28. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux:rsp_demux
 29. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 30. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 31. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 32. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_004
 33. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_005
 34. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_006
 35. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_007
 36. Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_008
 37. Source assignments for altera_reset_controller:rst_controller
 38. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Parameter Settings for User Entity Instance: AESproject_epcs:epcs
 41. Parameter Settings for User Entity Instance: AESproject_epcs:epcs|altsyncram:the_boot_copier_rom
 42. Parameter Settings for User Entity Instance: AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo
 43. Parameter Settings for User Entity Instance: AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo
 44. Parameter Settings for User Entity Instance: AESproject_onchip_memory:onchip_memory
 45. Parameter Settings for User Entity Instance: AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram
 46. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator
 47. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 48. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 49. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
 50. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator
 51. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator
 52. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator
 53. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 54. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 55. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator
 56. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 57. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator
 58. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent
 59. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
 60. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
 61. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
 62. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent
 65. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent
 68. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent
 71. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 74. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 77. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent
 80. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 83. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent
 86. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router:router|AESproject_mm_interconnect_0_router_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001|AESproject_mm_interconnect_0_router_001_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_003:router_003|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_004|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_005|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_006|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_007|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_008|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_009|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_010|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_011|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter
101. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
106. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
107. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
110. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
111. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
112. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
113. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
114. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
115. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
116. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
117. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
118. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
119. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
120. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
121. Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
122. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
123. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
124. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
125. altsyncram Parameter Settings by Entity Instance
126. scfifo Parameter Settings by Entity Instance
127. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
128. Port Connectivity Checks: "altera_reset_controller:rst_controller"
129. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
130. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
131. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
132. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
133. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_007|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode"
134. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_004|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode"
135. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_003:router_003|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode"
136. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode"
137. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001|AESproject_mm_interconnect_0_router_001_default_decode:the_default_decode"
138. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router:router|AESproject_mm_interconnect_0_router_default_decode:the_default_decode"
139. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo"
140. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent"
141. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
142. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
143. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo"
144. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent"
145. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
146. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
147. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
148. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
149. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo"
150. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent"
151. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo"
152. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent"
153. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo"
154. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent"
155. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
156. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
157. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
158. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
159. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent"
160. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
161. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
162. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator"
163. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
164. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
165. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator"
166. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator"
167. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator"
168. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
169. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
170. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
171. Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator"
172. Port Connectivity Checks: "AESproject_onchip_memory:onchip_memory"
173. Port Connectivity Checks: "AESproject_nios2_qsys_0:nios2_qsys_0"
174. Port Connectivity Checks: "AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic"
175. Port Connectivity Checks: "AESproject_jtag_uart_0:jtag_uart_0"
176. Port Connectivity Checks: "AESproject_epcs:epcs|tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom"
177. Port Connectivity Checks: "AESproject_epcs:epcs"
178. Post-Synthesis Netlist Statistics for Top Partition
179. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
180. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
181. Elapsed Time Per Partition
182. Analysis & Synthesis Messages
183. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Feb 29 18:31:51 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; AESproject                                  ;
; Top-level Entity Name           ; AESproject                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3248                                        ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 857,600                                     ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; AESproject         ; AESproject         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                        ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; AESproject/synthesis/AESproject.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd                                                               ; AESproject  ;
; AESproject/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_controller.v                                         ; AESproject  ;
; AESproject/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_synchronizer.v                                       ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_irq_mapper.sv                                          ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v                                    ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v                  ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv                       ; AESproject  ;
; AESproject/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_001.sv                       ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux.sv                           ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux_001.sv                     ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux.sv                         ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_004.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_004.sv                       ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv                       ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv                           ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_002.sv                     ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_001.sv                     ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux.sv                         ; AESproject  ;
; AESproject/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; AESproject  ;
; AESproject/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv                        ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv                        ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv                        ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv                        ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv                        ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv                            ; AESproject  ;
; AESproject/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; AESproject  ;
; AESproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; AESproject  ;
; AESproject/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_master_agent.sv                                     ; AESproject  ;
; AESproject/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; AESproject  ;
; AESproject/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_master_translator.sv                                ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_timer_0.v                                              ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_sysid_qsys_0.v                                         ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_onchip_memory.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.hex                                      ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_onchip_memory.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v                                        ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v                                         ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v                                     ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_sysclk.v                  ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_tck.v                     ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v                 ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v                           ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_test_bench.v                          ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v                                          ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_epcs.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v                                                 ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_epcs_boot_rom.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs_boot_rom.hex                                      ; AESproject  ;
; AESproject/synthesis/submodules/AESproject_counter_0.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_counter_0.v                                            ; AESproject  ;
; AESproject/synthesis/submodules/aes_accelerator.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd                                               ; AESproject  ;
; AESproject/synthesis/submodules/aes_fsmd.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd                                                      ; AESproject  ;
; AESproject/synthesis/submodules/aes_stage.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage.vhd                                                     ; AESproject  ;
; AESproject/synthesis/submodules/aes_stage_last.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd                                                ; AESproject  ;
; AESproject/synthesis/submodules/key_schedule.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/key_schedule.vhd                                                  ; AESproject  ;
; AESproject/synthesis/submodules/pipe_reg.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/pipe_reg.vhd                                                      ; AESproject  ;
; AESproject/synthesis/submodules/sbox.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/sbox.vhd                                                          ; AESproject  ;
; AESproject/synthesis/submodules/shift_mix.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_mix.vhd                                                     ; AESproject  ;
; AESproject/synthesis/submodules/shift_row.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_row.vhd                                                     ; AESproject  ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; aglobal181.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                               ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_lsa1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altsyncram_lsa1.tdf                                                                            ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;             ;
; db/scfifo_o391.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/scfifo_o391.tdf                                                                                ;             ;
; db/a_dpfifo_q871.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf                                                                              ;             ;
; db/a_fefifo_sdf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/a_fefifo_sdf.tdf                                                                               ;             ;
; db/cntr_1h7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/cntr_1h7.tdf                                                                                   ;             ;
; db/altsyncram_hsu1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altsyncram_hsu1.tdf                                                                            ;             ;
; db/cntr_lgb.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/cntr_lgb.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; db/altsyncram_spj1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altsyncram_spj1.tdf                                                                            ;             ;
; db/altsyncram_pgj1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altsyncram_pgj1.tdf                                                                            ;             ;
; db/altsyncram_pdj1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altsyncram_pdj1.tdf                                                                            ;             ;
; db/altsyncram_voi1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altsyncram_voi1.tdf                                                                            ;             ;
; altera_mult_add.tdf                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                          ;             ;
; db/altera_mult_add_37p2.v                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altera_mult_add_37p2.v                                                                         ;             ;
; altera_mult_add_rtl.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                        ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                    ;             ;
; db/altsyncram_qid1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altsyncram_qid1.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                     ;             ;
; db/altsyncram_ain1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/altsyncram_ain1.tdf                                                                            ;             ;
; db/decode_8la.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/decode_8la.tdf                                                                                 ;             ;
; db/mux_5hb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bilal/Documents/Embedded/db/mux_5hb.tdf                                                                                    ;             ;
; pzdyqx.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                   ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/sldade005bd/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 3115          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 4839          ;
;     -- 7 input functions                    ; 56            ;
;     -- 6 input functions                    ; 1048          ;
;     -- 5 input functions                    ; 1076          ;
;     -- 4 input functions                    ; 871           ;
;     -- <=3 input functions                  ; 1788          ;
;                                             ;               ;
; Dedicated logic registers                   ; 3248          ;
;                                             ;               ;
; I/O pins                                    ; 2             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 857600        ;
;                                             ;               ;
; Total DSP Blocks                            ; 3             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 3319          ;
; Total fan-out                               ; 38101         ;
; Average fan-out                             ; 4.52          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |AESproject                                                                                                                             ; 4839 (1)            ; 3248 (0)                  ; 857600            ; 3          ; 2    ; 0            ; |AESproject                                                                                                                                                                                                                                                                                                                                                                                                                 ; AESproject                                         ; aesproject   ;
;    |AESproject_counter_0:counter_0|                                                                                                     ; 297 (297)           ; 226 (226)                 ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_counter_0:counter_0                                                                                                                                                                                                                                                                                                                                                                                  ; AESproject_counter_0                               ; AESproject   ;
;    |AESproject_epcs:epcs|                                                                                                               ; 77 (1)              ; 115 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |AESproject|AESproject_epcs:epcs                                                                                                                                                                                                                                                                                                                                                                                            ; AESproject_epcs                                    ; AESproject   ;
;       |AESproject_epcs_sub:the_AESproject_epcs_sub|                                                                                     ; 76 (76)             ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub                                                                                                                                                                                                                                                                                                                                                ; AESproject_epcs_sub                                ; AESproject   ;
;       |altsyncram:the_boot_copier_rom|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |AESproject|AESproject_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                         ; work         ;
;          |altsyncram_lsa1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |AESproject|AESproject_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_lsa1:auto_generated                                                                                                                                                                                                                                                                                                                              ; altsyncram_lsa1                                    ; work         ;
;       |tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_epcs:epcs|tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom                                                                                                                                                                                                                                                                                                                              ; tornado_AESproject_epcs_atom                       ; AESproject   ;
;    |AESproject_jtag_uart_0:jtag_uart_0|                                                                                                 ; 134 (39)            ; 125 (13)                  ; 4096              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; AESproject_jtag_uart_0                             ; AESproject   ;
;       |AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|                                                             ; 31 (0)              ; 26 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; AESproject_jtag_uart_0_scfifo_r                    ; AESproject   ;
;          |scfifo:rfifo|                                                                                                                 ; 31 (0)              ; 26 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;             |scfifo_o391:auto_generated|                                                                                                ; 31 (0)              ; 26 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_o391                                        ; work         ;
;                |a_dpfifo_q871:dpfifo|                                                                                                   ; 31 (0)              ; 26 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_q871                                      ; work         ;
;                   |a_fefifo_sdf:fifo_state|                                                                                             ; 15 (7)              ; 10 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|a_fefifo_sdf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_sdf                                       ; work         ;
;                      |cntr_1h7:count_usedw|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|a_fefifo_sdf:fifo_state|cntr_1h7:count_usedw                                                                                                                                                                                                ; cntr_1h7                                           ; work         ;
;                   |altsyncram_hsu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_hsu1                                    ; work         ;
;                   |cntr_lgb:rd_ptr_count|                                                                                               ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|cntr_lgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_lgb                                           ; work         ;
;                   |cntr_lgb:wr_ptr|                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                                                             ; cntr_lgb                                           ; work         ;
;       |AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|                                                             ; 30 (0)              ; 26 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; AESproject_jtag_uart_0_scfifo_w                    ; AESproject   ;
;          |scfifo:wfifo|                                                                                                                 ; 30 (0)              ; 26 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;             |scfifo_o391:auto_generated|                                                                                                ; 30 (0)              ; 26 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_o391                                        ; work         ;
;                |a_dpfifo_q871:dpfifo|                                                                                                   ; 30 (0)              ; 26 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_q871                                      ; work         ;
;                   |a_fefifo_sdf:fifo_state|                                                                                             ; 14 (6)              ; 10 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|a_fefifo_sdf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_sdf                                       ; work         ;
;                      |cntr_1h7:count_usedw|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|a_fefifo_sdf:fifo_state|cntr_1h7:count_usedw                                                                                                                                                                                                ; cntr_1h7                                           ; work         ;
;                   |altsyncram_hsu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_hsu1                                    ; work         ;
;                   |cntr_lgb:rd_ptr_count|                                                                                               ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|cntr_lgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_lgb                                           ; work         ;
;                   |cntr_lgb:wr_ptr|                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                                                             ; cntr_lgb                                           ; work         ;
;       |alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 34 (34)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                  ; work         ;
;    |AESproject_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 547 (0)             ; 253 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; AESproject_mm_interconnect_0                       ; AESproject   ;
;       |AESproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; AESproject_mm_interconnect_0_cmd_demux_001         ; AESproject   ;
;       |AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                         ; AESproject_mm_interconnect_0_cmd_demux_002         ; AESproject   ;
;       |AESproject_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                    ; 100 (94)            ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                     ; AESproject_mm_interconnect_0_cmd_mux               ; AESproject   ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                           ; AESproject   ;
;       |AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                            ; 48 (43)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                             ; AESproject_mm_interconnect_0_cmd_mux_001           ; AESproject   ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; AESproject   ;
;       |AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                            ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                             ; AESproject_mm_interconnect_0_cmd_mux_001           ; AESproject   ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; AESproject   ;
;       |AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                            ; 33 (29)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; AESproject_mm_interconnect_0_cmd_mux_001           ; AESproject   ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; AESproject   ;
;       |AESproject_mm_interconnect_0_router_001:router_001|                                                                              ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; AESproject_mm_interconnect_0_router_001            ; AESproject   ;
;       |AESproject_mm_interconnect_0_router_002:router_002|                                                                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                               ; AESproject_mm_interconnect_0_router_002            ; AESproject   ;
;       |AESproject_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                 ; AESproject_mm_interconnect_0_rsp_demux             ; AESproject   ;
;       |AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                         ; AESproject_mm_interconnect_0_rsp_demux_001         ; AESproject   ;
;       |AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                         ; AESproject_mm_interconnect_0_rsp_demux_001         ; AESproject   ;
;       |AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; AESproject_mm_interconnect_0_rsp_demux_001         ; AESproject   ;
;       |AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; AESproject_mm_interconnect_0_rsp_mux_001           ; AESproject   ;
;       |AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                            ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                             ; AESproject_mm_interconnect_0_rsp_mux_002           ; AESproject   ;
;       |altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|                                                             ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|                                                                     ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                           ; 7 (7)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; AESproject   ;
;       |altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                         ; AESproject   ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; AESproject   ;
;       |altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator|                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; AESproject   ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                             ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; AESproject   ;
;       |altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; AESproject   ;
;       |altera_merlin_slave_agent:epcs_epcs_control_port_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; AESproject   ;
;       |altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; AESproject   ;
;       |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; AESproject   ;
;       |altera_merlin_slave_agent:timer_1_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; AESproject   ;
;       |altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator|                                                        ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_slave_translator:counter_0_control_slave_translator|                                                               ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_slave_translator:epcs_epcs_control_port_translator|                                                                ; 6 (6)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 2 (2)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                            ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_slave_translator:timer_0_s1_translator|                                                                            ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_slave_translator:timer_1_s1_translator|                                                                            ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; AESproject   ;
;       |altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|                                                           ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                      ; AESproject   ;
;    |AESproject_nios2_qsys_0:nios2_qsys_0|                                                                                               ; 1075 (0)            ; 1342 (3)                  ; 45312             ; 3          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                            ; AESproject_nios2_qsys_0                            ; AESproject   ;
;       |AESproject_nios2_qsys_0_cpu:cpu|                                                                                                 ; 1075 (903)          ; 1339 (1003)               ; 45312             ; 3          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; AESproject_nios2_qsys_0_cpu                        ; AESproject   ;
;          |AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht|                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht                                                                                                                                                                                                                                                                     ; AESproject_nios2_qsys_0_cpu_bht_module             ; AESproject   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                         ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                            ; altsyncram_pdj1                                    ; work         ;
;          |AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data|                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data                                                                                                                                                                                                                                                             ; AESproject_nios2_qsys_0_cpu_ic_data_module         ; AESproject   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                    ; altsyncram_spj1                                    ; work         ;
;          |AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag|                                                 ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag                                                                                                                                                                                                                                                               ; AESproject_nios2_qsys_0_cpu_ic_tag_module          ; AESproject   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                         ; work         ;
;                |altsyncram_pgj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                                                      ; altsyncram_pgj1                                    ; work         ;
;          |AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|                                              ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell                                                                                                                                                                                                                                                            ; AESproject_nios2_qsys_0_cpu_mult_cell              ; AESproject   ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                              ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                              ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                              ; work         ;
;          |AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|                                              ; 172 (7)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; AESproject_nios2_qsys_0_cpu_nios2_oci              ; AESproject   ;
;             |AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|                       ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper                                                                                                                                                        ; AESproject_nios2_qsys_0_cpu_debug_slave_wrapper    ; AESproject   ;
;                |AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk|                      ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk                                                      ; AESproject_nios2_qsys_0_cpu_debug_slave_sysclk     ; AESproject   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                |AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|                            ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck                                                            ; AESproject_nios2_qsys_0_cpu_debug_slave_tck        ; AESproject   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                |sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;             |AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|                             ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                                                              ; AESproject_nios2_qsys_0_cpu_nios2_avalon_reg       ; AESproject   ;
;             |AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break|                               ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                                                                ; AESproject_nios2_qsys_0_cpu_nios2_oci_break        ; AESproject   ;
;             |AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug|                               ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                                                                ; AESproject_nios2_qsys_0_cpu_nios2_oci_debug        ; AESproject   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;             |AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|                                     ; 80 (80)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                                                                      ; AESproject_nios2_qsys_0_cpu_nios2_ocimem           ; AESproject   ;
;                |AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram|                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram                                                                           ; AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module   ; AESproject   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                    ; work         ;
;          |AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a|                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; AESproject_nios2_qsys_0_cpu_register_bank_a_module ; AESproject   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                    ; altsyncram_voi1                                    ; work         ;
;          |AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b|                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; AESproject_nios2_qsys_0_cpu_register_bank_b_module ; AESproject   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                    ; altsyncram_voi1                                    ; work         ;
;    |AESproject_onchip_memory:onchip_memory|                                                                                             ; 37 (1)              ; 2 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |AESproject|AESproject_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                                          ; AESproject_onchip_memory                           ; AESproject   ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 36 (0)              ; 2 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |AESproject|AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                         ; work         ;
;          |altsyncram_ain1:auto_generated|                                                                                               ; 36 (0)              ; 2 (2)                     ; 800000            ; 0          ; 0    ; 0            ; |AESproject|AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated                                                                                                                                                                                                                                                                                                                 ; altsyncram_ain1                                    ; work         ;
;             |decode_8la:decode3|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                              ; decode_8la                                         ; work         ;
;             |mux_5hb:mux2|                                                                                                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                                    ; mux_5hb                                            ; work         ;
;    |AESproject_timer_0:timer_0|                                                                                                         ; 110 (110)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                      ; AESproject_timer_0                                 ; AESproject   ;
;    |AESproject_timer_0:timer_1|                                                                                                         ; 101 (101)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |AESproject|AESproject_timer_0:timer_1                                                                                                                                                                                                                                                                                                                                                                                      ; AESproject_timer_0                                 ; AESproject   ;
;    |aes_accelerator:aes_accelerator_0|                                                                                                  ; 2225 (98)           ; 766 (374)                 ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0                                                                                                                                                                                                                                                                                                                                                                               ; aes_accelerator                                    ; aesproject   ;
;       |aes_fsmd:AES|                                                                                                                    ; 2127 (370)          ; 392 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES                                                                                                                                                                                                                                                                                                                                                                  ; aes_fsmd                                           ; aesproject   ;
;          |aes_stage:AES_st|                                                                                                             ; 1263 (96)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st                                                                                                                                                                                                                                                                                                                                                 ; aes_stage                                          ; aesproject   ;
;             |sbox:\sbox_16:0:sbox_map|                                                                                                  ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:0:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:10:sbox_map|                                                                                                 ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:10:sbox_map                                                                                                                                                                                                                                                                                                                       ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:11:sbox_map|                                                                                                 ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:11:sbox_map                                                                                                                                                                                                                                                                                                                       ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:12:sbox_map|                                                                                                 ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:12:sbox_map                                                                                                                                                                                                                                                                                                                       ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:13:sbox_map|                                                                                                 ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:13:sbox_map                                                                                                                                                                                                                                                                                                                       ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:14:sbox_map|                                                                                                 ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:14:sbox_map                                                                                                                                                                                                                                                                                                                       ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:15:sbox_map|                                                                                                 ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:15:sbox_map                                                                                                                                                                                                                                                                                                                       ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:1:sbox_map|                                                                                                  ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:1:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:2:sbox_map|                                                                                                  ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:2:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:3:sbox_map|                                                                                                  ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:3:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:4:sbox_map|                                                                                                  ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:4:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:5:sbox_map|                                                                                                  ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:5:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:6:sbox_map|                                                                                                  ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:6:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:7:sbox_map|                                                                                                  ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:7:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:8:sbox_map|                                                                                                  ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:8:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:9:sbox_map|                                                                                                  ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:9:sbox_map                                                                                                                                                                                                                                                                                                                        ; sbox                                               ; aesproject   ;
;             |shift_mix:shiftrow_s|                                                                                                      ; 148 (148)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|shift_mix:shiftrow_s                                                                                                                                                                                                                                                                                                                            ; shift_mix                                          ; aesproject   ;
;          |aes_stage_last:AES_last|                                                                                                      ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage_last:AES_last                                                                                                                                                                                                                                                                                                                                          ; aes_stage_last                                     ; aesproject   ;
;             |sbox:\sbox_16:11:sbox_map|                                                                                                 ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage_last:AES_last|sbox:\sbox_16:11:sbox_map                                                                                                                                                                                                                                                                                                                ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:15:sbox_map|                                                                                                 ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage_last:AES_last|sbox:\sbox_16:15:sbox_map                                                                                                                                                                                                                                                                                                                ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:3:sbox_map|                                                                                                  ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage_last:AES_last|sbox:\sbox_16:3:sbox_map                                                                                                                                                                                                                                                                                                                 ; sbox                                               ; aesproject   ;
;             |sbox:\sbox_16:7:sbox_map|                                                                                                  ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage_last:AES_last|sbox:\sbox_16:7:sbox_map                                                                                                                                                                                                                                                                                                                 ; sbox                                               ; aesproject   ;
;          |key_schedule:KSI|                                                                                                             ; 421 (175)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI                                                                                                                                                                                                                                                                                                                                                 ; key_schedule                                       ; aesproject   ;
;             |sbox:\SBOX_I:0:sbox_q|                                                                                                     ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI|sbox:\SBOX_I:0:sbox_q                                                                                                                                                                                                                                                                                                                           ; sbox                                               ; aesproject   ;
;             |sbox:\SBOX_I:1:sbox_q|                                                                                                     ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI|sbox:\SBOX_I:1:sbox_q                                                                                                                                                                                                                                                                                                                           ; sbox                                               ; aesproject   ;
;             |sbox:\SBOX_I:2:sbox_q|                                                                                                     ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI|sbox:\SBOX_I:2:sbox_q                                                                                                                                                                                                                                                                                                                           ; sbox                                               ; aesproject   ;
;             |sbox:\SBOX_I:3:sbox_q|                                                                                                     ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI|sbox:\SBOX_I:3:sbox_q                                                                                                                                                                                                                                                                                                                           ; sbox                                               ; aesproject   ;
;          |pipe_reg:REG_DATA|                                                                                                            ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|pipe_reg:REG_DATA                                                                                                                                                                                                                                                                                                                                                ; pipe_reg                                           ; aesproject   ;
;          |pipe_reg:REG_KEY|                                                                                                             ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|pipe_reg:REG_KEY                                                                                                                                                                                                                                                                                                                                                 ; pipe_reg                                           ; aesproject   ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; AESproject   ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; AESproject   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; AESproject   ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                   ; pzdyqx                                             ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx_impl                                        ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                        ; GHVD5181                                           ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                      ; LQYT7093                                           ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                    ; KIFI3548                                           ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                    ; LQYT7093                                           ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |AESproject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                    ; PUDL0439                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                             ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (94)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                        ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                      ; sld_shadow_jsm                                     ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; AESproject_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_lsa1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                             ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; AESproject_epcs_boot_rom.hex ;
; AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                         ;
; AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                         ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                         ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                         ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792   ; None                         ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                         ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; AESproject_onchip_memory.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                        ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+-------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                                ; 18.1    ; N/A          ; N/A           ; |AESproject                                                                                                                                                                                                                                                                                                                                                                          ; AESproject.qsys ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed      ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                      ;                 ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed      ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                  ;                 ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed      ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                        ;                 ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed      ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                      ;                 ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed      ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                        ;                 ;
; Altera ; altera_avalon_performance_counter   ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_counter_0:counter_0                                                                                                                                                                                                                                                                                                                                           ; AESproject.qsys ;
; Altera ; altera_avalon_epcs_flash_controller ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_epcs:epcs                                                                                                                                                                                                                                                                                                                                                     ; AESproject.qsys ;
; Altera ; altera_irq_mapper                   ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                         ; AESproject.qsys ;
; Altera ; altera_avalon_jtag_uart             ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_mm_interconnect              ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                           ; AESproject.qsys ;
; Altera ; altera_merlin_master_agent          ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent                                                                                                                                                                                                                                                          ; AESproject.qsys ;
; Altera ; altera_merlin_master_translator     ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator                                                                                                                                                                                                                                                ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent                                                                                                                                                                                                                                                            ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator                                                                                                                                                                                                                                                  ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                          ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                           ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                          ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                  ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                  ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                              ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_004:cmd_mux_007                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_004:cmd_mux_008                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent                                                                                                                                                                                                                                                                   ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                              ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator                                                                                                                                                                                                                                                         ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent                                                                                                                                                                                                                                                                    ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                               ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                                                                                                          ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                             ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                   ; AESproject.qsys ;
; Altera ; altera_merlin_master_agent          ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                 ; AESproject.qsys ;
; Altera ; altera_merlin_master_translator     ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                       ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                                                                                                                              ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                    ; AESproject.qsys ;
; Altera ; altera_merlin_master_agent          ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                          ; AESproject.qsys ;
; Altera ; altera_merlin_traffic_limiter       ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                                                     ; AESproject.qsys ;
; Altera ; altera_merlin_master_translator     ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                                                                          ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_005                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_008                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_009                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_010                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_011                                                                                                                                                                                                                                                                        ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                          ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                  ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                  ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                  ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_004                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_005                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_006                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_007                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_008                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                              ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                                                                                ; AESproject.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; AESproject.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                                      ; AESproject.qsys ;
; Altera ; altera_nios2_gen2                   ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                     ; AESproject.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht                                                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data                                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag                                                                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace|AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode:AESproject_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo|AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_im:the_AESproject_nios2_qsys_0_cpu_nios2_oci_im                                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_itrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_pib:the_AESproject_nios2_qsys_0_cpu_nios2_oci_pib                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)       ; N/A     ; Apr 2009     ; OpenCore Plus ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_avalon_onchip_memory2        ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                   ; AESproject.qsys ;
; Altera ; altera_reset_controller             ; 18.1    ; N/A          ; N/A           ; |AESproject|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                   ; AESproject.qsys ;
; Altera ; altera_avalon_sysid_qsys            ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                                                                                                     ; AESproject.qsys ;
; Altera ; altera_avalon_timer                 ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                               ; AESproject.qsys ;
; Altera ; altera_avalon_timer                 ; 18.1    ; N/A          ; N/A           ; |AESproject|AESproject_timer_0:timer_1                                                                                                                                                                                                                                                                                                                                               ; AESproject.qsys ;
+--------+-------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AESproject|aes_accelerator:aes_accelerator_0|state_reg                                                                                                       ;
+------------------------+------------------------+--------------------+-------------------+--------------------+-----------------------+-------------------+-------------------+
; Name                   ; state_reg.ST_WRITE_END ; state_reg.ST_WRITE ; state_reg.ST_WAIT ; state_reg.ST_START ; state_reg.ST_READ_END ; state_reg.ST_READ ; state_reg.ST_IDLE ;
+------------------------+------------------------+--------------------+-------------------+--------------------+-----------------------+-------------------+-------------------+
; state_reg.ST_IDLE      ; 0                      ; 0                  ; 0                 ; 0                  ; 0                     ; 0                 ; 0                 ;
; state_reg.ST_READ      ; 0                      ; 0                  ; 0                 ; 0                  ; 0                     ; 1                 ; 1                 ;
; state_reg.ST_READ_END  ; 0                      ; 0                  ; 0                 ; 0                  ; 1                     ; 0                 ; 1                 ;
; state_reg.ST_START     ; 0                      ; 0                  ; 0                 ; 1                  ; 0                     ; 0                 ; 1                 ;
; state_reg.ST_WAIT      ; 0                      ; 0                  ; 1                 ; 0                  ; 0                     ; 0                 ; 1                 ;
; state_reg.ST_WRITE     ; 0                      ; 1                  ; 0                 ; 0                  ; 0                     ; 0                 ; 1                 ;
; state_reg.ST_WRITE_END ; 1                      ; 0                  ; 0                 ; 0                  ; 0                     ; 0                 ; 1                 ;
+------------------------+------------------------+--------------------+-------------------+--------------------+-----------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|state_reg             ;
+-------------------+-------------------+------------------+-------------------+-------------------+
; Name              ; state_reg.ST_DONE ; state_reg.ST_CNT ; state_reg.ST_LOAD ; state_reg.ST_IDLE ;
+-------------------+-------------------+------------------+-------------------+-------------------+
; state_reg.ST_IDLE ; 0                 ; 0                ; 0                 ; 0                 ;
; state_reg.ST_LOAD ; 0                 ; 0                ; 1                 ; 1                 ;
; state_reg.ST_CNT  ; 0                 ; 1                ; 0                 ; 1                 ;
; state_reg.ST_DONE ; 1                 ; 0                ; 0                 ; 1                 ;
+-------------------+-------------------+------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                        ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------------+------------------------+
; aes_accelerator:aes_accelerator_0|inc_addr         ; aes_accelerator:aes_accelerator_0|inc_addr ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                            ;                        ;
+----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..4,6,10,11,16,18,21,23,24,29,31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,25..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[3,4,6..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[18..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_im:the_AESproject_nios2_qsys_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_im:the_AESproject_nios2_qsys_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                          ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                          ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                          ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                          ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                          ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                                ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[5,7..9,12..15,17,19,20,22,25..28]                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                         ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_badaddr_reg_baddr[0..16]                                                                                                                                                                                                                                                                 ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                     ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                      ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                            ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                            ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_channel[3]                                                                                                                                                                                                                            ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                            ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                            ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                 ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                                ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                  ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                          ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                          ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                           ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                           ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                            ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                    ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                    ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                          ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                          ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                       ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                   ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                  ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[6..9,11..17]                                                                                                                                                                                                                                                          ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                        ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                        ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                           ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                           ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                        ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                     ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                            ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ; Merged with AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                  ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator|end_begintransfer                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; aes_accelerator:aes_accelerator_0|counter_reg[2]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|slowcount[1]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize.011 ; Merged with AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; aes_accelerator:aes_accelerator_0|current_dest_address_reg[17..31]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; aes_accelerator:aes_accelerator_0|current_address_reg[17..31]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_counter_0:counter_0|event_counter_0[32..63]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_counter_0:counter_0|event_counter_1[32..63]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; aes_accelerator:aes_accelerator_0|dest_address_reg[17..31]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 561                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AESproject_counter_0:counter_0|event_counter_0[63]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; AESproject_counter_0:counter_0|event_counter_0[62],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[61],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[60],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[59],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[58],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[57],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[56],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[55],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[54],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[53],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[52],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[51],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[50],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[49],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[48],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[47],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[46],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[45],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[44],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[43],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[42],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[41],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[40],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[39],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[38],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[37],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[36],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[35],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[34],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[33],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_0[32]                                                                                                                                                                                                                                                                                                              ;
; AESproject_counter_0:counter_0|event_counter_1[63]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; AESproject_counter_0:counter_0|event_counter_1[62],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[61],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[60],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[59],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[58],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[57],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[56],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[55],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[54],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[53],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[52],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[51],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[50],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[49],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[48],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[47],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[46],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[45],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[44],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[43],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[42],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[41],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[40],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[39],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[38],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[37],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[36],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[35],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[34],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[33],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_counter_0:counter_0|event_counter_1[32]                                                                                                                                                                                                                                                                                                              ;
; aes_accelerator:aes_accelerator_0|current_dest_address_reg[31]                                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[30],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[29],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[28],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[27],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[26],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[25],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[24],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[23],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[22],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[21],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[20],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[19],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[18],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_dest_address_reg[17],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[31],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[30],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[29],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[28],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[27],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[26],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[25],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[24],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[23],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[22],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[21],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[20],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[19],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[18],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|dest_address_reg[17]                                                                                                                                                                                                                                                                                                          ;
; aes_accelerator:aes_accelerator_0|current_address_reg[31]                                                                                                                                                                                                                                                                                                     ; Lost Fanouts              ; aes_accelerator:aes_accelerator_0|current_address_reg[30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[19],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[18],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; aes_accelerator:aes_accelerator_0|current_address_reg[17]                                                                                                                                                                                                                                                                                                       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                               ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                                                                                                                    ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                             ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                             ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                               ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                         ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                   ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                 ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                               ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                           ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                   ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                              ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                          ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                         ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                   ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                   ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                        ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                          ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                        ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                          ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                        ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                          ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                  ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                  ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                  ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                  ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                        ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                          ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                  ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                    ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                              ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                 ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                       ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                    ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                  ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                        ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC              ; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                ; Stuck at GND              ; AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3248  ;
; Number of registers using Synchronous Clear  ; 468   ;
; Number of registers using Synchronous Load   ; 369   ;
; Number of registers using Asynchronous Clear ; 2856  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2414  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                          ; 11      ;
; AESproject_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                        ; 3       ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                              ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; AESproject_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                               ; 10      ;
; AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ; 32      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                            ; 2       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                               ; 8       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 3       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                            ; 2       ;
; AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                            ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                               ; 2       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                               ; 2       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ; 2       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                     ; 1       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                      ; 1       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_pipe_flush_waddr[10]                                                                                                                                                                                                                                     ; 1       ;
; AESproject_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                                 ; 3       ;
; AESproject_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                 ; 3       ;
; AESproject_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[3]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[15]                                                                                                                                                                                                                                                                                 ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[14]                                                                                                                                                                                                                                                                                 ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[9]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[8]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[6]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[2]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[1]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_timer_0:timer_1|internal_counter[0]                                                                                                                                                                                                                                                                                  ; 3       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                             ; 8       ;
; AESproject_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                                ; 2       ;
; AESproject_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                                ; 2       ;
; AESproject_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[15]                                                                                                                                                                                                                                                                                ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[14]                                                                                                                                                                                                                                                                                ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[8]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[6]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; AESproject_timer_0:timer_1|period_l_register[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|epcs_slave_select_reg[0]                                                                                                                                                                                                                                       ; 2       ;
; AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|epcs_slave_select_holding_reg[0]                                                                                                                                                                                                                               ; 1       ;
; AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|stateZero                                                                                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 70                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_slow_inst_result[16]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |AESproject|AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|shift_reg[0]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[29]                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_slow_inst_result[11]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_pipe_flush_waddr[15]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_pipe_flush_waddr[12]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                              ;
; 9:1                ; 15 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                 ;
; 4:1                ; 128 bits  ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|pipe_reg:REG_DATA|reg_int_reg[70]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |AESproject|AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|data_to_cpu[11]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|data_to_cpu[9]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|data_to_cpu[1]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub|data_to_cpu[3]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AESproject|aes_accelerator:aes_accelerator_0|counter_reg[0]                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AESproject|aes_accelerator:aes_accelerator_0|data_counter_reg[2]                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|cnt_reg[1]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 56 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |AESproject|aes_accelerator:aes_accelerator_0|current_dest_address_reg[25]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002|src_channel[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AESproject|AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated|mux_5hb:mux2|l2_w17_n0_mux_dataout                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|M_rot[24]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_rot_step1[13]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:9:sbox_map|NewBase_D[5]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:4:sbox_map|NewBase_D[5]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI|sbox:\SBOX_I:0:sbox_q|NewBase_D[5]                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:3:sbox_map|NewBase_D[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:14:sbox_map|NewBase_D[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI|sbox:\SBOX_I:3:sbox_q|NewBase_D[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:13:sbox_map|NewBase_D[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:8:sbox_map|NewBase_D[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:7:sbox_map|NewBase_D[5]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:2:sbox_map|NewBase_D[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:12:sbox_map|NewBase_D[5]                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:11:sbox_map|NewBase_D[5]                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI|sbox:\SBOX_I:2:sbox_q|NewBase_D[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:1:sbox_map|NewBase_D[5]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:6:sbox_map|NewBase_D[5]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:15:sbox_map|NewBase_D[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:5:sbox_map|NewBase_D[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI|sbox:\SBOX_I:1:sbox_q|NewBase_D[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:0:sbox_map|NewBase_D[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|sbox:\sbox_16:10:sbox_map|NewBase_D[5]                                                                                                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|am_writeData[1]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|E_logic_result[30]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|D_src2_reg[18]                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES|Selector2                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |AESproject|AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |AESproject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                         ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |AESproject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_lsa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_epcs:epcs ;
+----------------+------------------------------+-------------------+
; Parameter Name ; Value                        ; Type              ;
+----------------+------------------------------+-------------------+
; INIT_FILE      ; AESproject_epcs_boot_rom.hex ; String            ;
+----------------+------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_epcs:epcs|altsyncram:the_boot_copier_rom ;
+------------------------------------+------------------------------+------------------------------+
; Parameter Name                     ; Value                        ; Type                         ;
+------------------------------------+------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                      ;
; WIDTH_A                            ; 32                           ; Signed Integer               ;
; WIDTHAD_A                          ; 8                            ; Signed Integer               ;
; NUMWORDS_A                         ; 256                          ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WIDTH_B                            ; 1                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                            ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; INIT_FILE                          ; AESproject_epcs_boot_rom.hex ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_lsa1              ; Untyped                      ;
+------------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_o391 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_o391 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_onchip_memory:onchip_memory ;
+----------------+------------------------------+-------------------------------------+
; Parameter Name ; Value                        ; Type                                ;
+----------------+------------------------------+-------------------------------------+
; INIT_FILE      ; AESproject_onchip_memory.hex ; String                              ;
+----------------+------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+-------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                      ;
+------------------------------------+------------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                   ;
; WIDTH_A                            ; 32                           ; Signed Integer                            ;
; WIDTHAD_A                          ; 15                           ; Signed Integer                            ;
; NUMWORDS_A                         ; 25000                        ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                   ;
; WIDTH_B                            ; 1                            ; Untyped                                   ;
; WIDTHAD_B                          ; 1                            ; Untyped                                   ;
; NUMWORDS_B                         ; 1                            ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                   ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                   ;
; INIT_FILE                          ; AESproject_onchip_memory.hex ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 25000                        ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_ain1              ; Untyped                                   ;
+------------------------------------+------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 2     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router:router|AESproject_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001|AESproject_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_003:router_003|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_004|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_005|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_006|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_007|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_008|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_009|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_010|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_011|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; AESproject_epcs:epcs|altsyncram:the_boot_copier_rom              ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 25000                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_007|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_004|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_003:router_003|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001|AESproject_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router:router|AESproject_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_0_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_accelerator_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aes_accelerator_0_avalon_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_onchip_memory:onchip_memory" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_nios2_qsys_0:nios2_qsys_0"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic"                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_jtag_uart_0:jtag_uart_0"                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_epcs:epcs|tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom" ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; oe   ; Input ; Info     ; Stuck at GND                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AESproject_epcs:epcs"                                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_asmiblock      ; 1                           ;
; arriav_ff             ; 3085                        ;
;     CLR               ; 547                         ;
;     CLR SCLR          ; 34                          ;
;     CLR SCLR SLD      ; 15                          ;
;     CLR SLD           ; 35                          ;
;     ENA               ; 66                          ;
;     ENA CLR           ; 1680                        ;
;     ENA CLR SCLR      ; 246                         ;
;     ENA CLR SCLR SLD  ; 67                          ;
;     ENA CLR SLD       ; 180                         ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 20                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 29                          ;
;     plain             ; 96                          ;
; arriav_lcell_comb     ; 4611                        ;
;     arith             ; 503                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 390                         ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 3                           ;
;     extend            ; 53                          ;
;         7 data inputs ; 53                          ;
;     normal            ; 4055                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 510                         ;
;         3 data inputs ; 605                         ;
;         4 data inputs ; 835                         ;
;         5 data inputs ; 1036                        ;
;         6 data inputs ; 1004                        ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 42                          ;
; stratixv_ram_block    ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.38                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 134                                      ;
;     normal            ; 134                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 30                                       ;
;         3 data inputs ; 28                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 31                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:27     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Feb 29 18:30:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AESproject -c AESproject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/aesproject.vhd
    Info (12022): Found design unit 1: AESproject-rtl File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 16
    Info (12023): Found entity 1: AESproject File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_irq_mapper.sv
    Info (12023): Found entity 1: AESproject_irq_mapper File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0.v
    Info (12023): Found entity 1: AESproject_mm_interconnect_0 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_avalon_st_adapter File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_rsp_mux_002 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_rsp_mux_001 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_rsp_mux File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_rsp_demux_001 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_rsp_demux File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_cmd_mux_004 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_cmd_mux_001 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_cmd_mux File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_cmd_demux_002 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_cmd_demux_001 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_cmd_demux File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_router_007_default_decode File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: AESproject_mm_interconnect_0_router_007 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_router_004_default_decode File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: AESproject_mm_interconnect_0_router_004 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_router_003_default_decode File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: AESproject_mm_interconnect_0_router_003 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_router_002_default_decode File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: AESproject_mm_interconnect_0_router_002 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_router_001_default_decode File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: AESproject_mm_interconnect_0_router_001 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: AESproject_mm_interconnect_0_router_default_decode File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: AESproject_mm_interconnect_0_router File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_timer_0.v
    Info (12023): Found entity 1: AESproject_timer_0 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_sysid_qsys_0.v
    Info (12023): Found entity 1: AESproject_sysid_qsys_0 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_onchip_memory.v
    Info (12023): Found entity 1: AESproject_onchip_memory File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0.v
    Info (12023): Found entity 1: AESproject_nios2_qsys_0 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v Line: 9
Info (12021): Found 24 design units, including 24 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu.v
    Info (12023): Found entity 1: AESproject_nios2_qsys_0_cpu_ic_data_module File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 21
    Info (12023): Found entity 2: AESproject_nios2_qsys_0_cpu_ic_tag_module File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 89
    Info (12023): Found entity 3: AESproject_nios2_qsys_0_cpu_bht_module File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 158
    Info (12023): Found entity 4: AESproject_nios2_qsys_0_cpu_register_bank_a_module File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 227
    Info (12023): Found entity 5: AESproject_nios2_qsys_0_cpu_register_bank_b_module File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 293
    Info (12023): Found entity 6: AESproject_nios2_qsys_0_cpu_nios2_oci_debug File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 359
    Info (12023): Found entity 7: AESproject_nios2_qsys_0_cpu_nios2_oci_break File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 505
    Info (12023): Found entity 8: AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 798
    Info (12023): Found entity 9: AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1059
    Info (12023): Found entity 10: AESproject_nios2_qsys_0_cpu_nios2_oci_itrace File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1248
    Info (12023): Found entity 11: AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1431
    Info (12023): Found entity 12: AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1499
    Info (12023): Found entity 13: AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1581
    Info (12023): Found entity 14: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1653
    Info (12023): Found entity 15: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1696
    Info (12023): Found entity 16: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1743
    Info (12023): Found entity 17: AESproject_nios2_qsys_0_cpu_nios2_oci_pib File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2229
    Info (12023): Found entity 18: AESproject_nios2_qsys_0_cpu_nios2_oci_im File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2252
    Info (12023): Found entity 19: AESproject_nios2_qsys_0_cpu_nios2_performance_monitors File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2322
    Info (12023): Found entity 20: AESproject_nios2_qsys_0_cpu_nios2_avalon_reg File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2339
    Info (12023): Found entity 21: AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2432
    Info (12023): Found entity 22: AESproject_nios2_qsys_0_cpu_nios2_ocimem File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2497
    Info (12023): Found entity 23: AESproject_nios2_qsys_0_cpu_nios2_oci File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2678
    Info (12023): Found entity 24: AESproject_nios2_qsys_0_cpu File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3223
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_sysclk File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_tck File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_wrapper File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_mult_cell.v
    Info (12023): Found entity 1: AESproject_nios2_qsys_0_cpu_mult_cell File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_test_bench.v
    Info (12023): Found entity 1: AESproject_nios2_qsys_0_cpu_test_bench File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file aesproject/synthesis/submodules/aesproject_jtag_uart_0.v
    Info (12023): Found entity 1: AESproject_jtag_uart_0_sim_scfifo_w File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: AESproject_jtag_uart_0_scfifo_w File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: AESproject_jtag_uart_0_sim_scfifo_r File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: AESproject_jtag_uart_0_scfifo_r File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: AESproject_jtag_uart_0 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 331
Info (12021): Found 3 design units, including 3 entities, in source file aesproject/synthesis/submodules/aesproject_epcs.v
    Info (12023): Found entity 1: AESproject_epcs_sub File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 41
    Info (12023): Found entity 2: tornado_AESproject_epcs_atom File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 425
    Info (12023): Found entity 3: AESproject_epcs File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 484
Info (12021): Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_counter_0.v
    Info (12023): Found entity 1: AESproject_counter_0 File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_counter_0.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_accelerator.vhd
    Info (12022): Found design unit 1: aes_accelerator-struct File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 28
    Info (12023): Found entity 1: aes_accelerator File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_block.vhd
    Info (12022): Found design unit 1: aes_block-behav File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_block.vhd Line: 14
    Info (12023): Found entity 1: aes_block File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_block.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_custom.vhd
    Info (12022): Found design unit 1: aes_custom-struct File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_custom.vhd Line: 18
    Info (12023): Found entity 1: aes_custom File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_custom.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_fsmd.vhd
    Info (12022): Found design unit 1: aes_fsmd-fsmd File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd Line: 17
    Info (12023): Found entity 1: aes_fsmd File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_stage.vhd
    Info (12022): Found design unit 1: aes_stage-behav File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage.vhd Line: 13
    Info (12023): Found entity 1: aes_stage File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_stage_last.vhd
    Info (12022): Found design unit 1: aes_stage_last-behav File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd Line: 13
    Info (12023): Found entity 1: aes_stage_last File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/key_schedule.vhd
    Info (12022): Found design unit 1: key_schedule-beh File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/key_schedule.vhd Line: 13
    Info (12023): Found entity 1: key_schedule File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/key_schedule.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/pipe_reg.vhd
    Info (12022): Found design unit 1: pipe_reg-bhv File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/pipe_reg.vhd Line: 12
    Info (12023): Found entity 1: pipe_reg File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/pipe_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/sbox.vhd
    Info (12022): Found design unit 1: sbox-Canright File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/sbox.vhd Line: 58
    Info (12023): Found entity 1: sbox File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/sbox.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/shift_mix.vhd
    Info (12022): Found design unit 1: shift_mix-behav File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_mix.vhd Line: 10
    Info (12023): Found entity 1: shift_mix File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_mix.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/shift_row.vhd
    Info (12022): Found design unit 1: shift_row-behav File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_row.vhd Line: 10
    Info (12023): Found entity 1: shift_row File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_row.vhd Line: 5
Warning (10037): Verilog HDL or VHDL warning at AESproject_epcs.v(402): conditional expression evaluates to a constant File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 402
Info (12127): Elaborating entity "AESproject" for the top level hierarchy
Info (12128): Elaborating entity "aes_accelerator" for hierarchy "aes_accelerator:aes_accelerator_0" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 395
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(104): signal "dest_address_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 104
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(106): signal "keys_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 106
Warning (10631): VHDL Process Statement warning at aes_accelerator.vhd(101): inferring latch(es) for signal or variable "inc_addr", which holds its previous value in one or more paths through the process File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 101
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(131): signal "start_address_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 131
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(132): signal "data_length_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 132
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(133): signal "start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 133
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(134): signal "done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 134
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(178): signal "data_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 178
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(224): signal "result_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 224
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(225): signal "datas_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 225
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(234): signal "dest_address_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 234
Warning (10492): VHDL Process Statement warning at aes_accelerator.vhd(263): signal "inc_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 263
Info (10041): Inferred latch for "inc_addr" at aes_accelerator.vhd(101) File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 101
Info (12128): Elaborating entity "aes_fsmd" for hierarchy "aes_accelerator:aes_accelerator_0|aes_fsmd:AES" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 189
Warning (10492): VHDL Process Statement warning at aes_fsmd.vhd(109): signal "out_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd Line: 109
Info (12128): Elaborating entity "aes_stage_last" for hierarchy "aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage_last:AES_last" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd Line: 139
Info (12128): Elaborating entity "sbox" for hierarchy "aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage_last:AES_last|sbox:\sbox_16:15:sbox_map" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd Line: 40
Info (12128): Elaborating entity "shift_row" for hierarchy "aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage_last:AES_last|shift_row:shiftrow_s" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd Line: 47
Info (12128): Elaborating entity "aes_stage" for hierarchy "aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd Line: 146
Info (12128): Elaborating entity "shift_mix" for hierarchy "aes_accelerator:aes_accelerator_0|aes_fsmd:AES|aes_stage:AES_st|shift_mix:shiftrow_s" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage.vhd Line: 48
Info (12128): Elaborating entity "key_schedule" for hierarchy "aes_accelerator:aes_accelerator_0|aes_fsmd:AES|key_schedule:KSI" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd Line: 153
Info (12128): Elaborating entity "pipe_reg" for hierarchy "aes_accelerator:aes_accelerator_0|aes_fsmd:AES|pipe_reg:REG_DATA" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd Line: 160
Info (12128): Elaborating entity "AESproject_counter_0" for hierarchy "AESproject_counter_0:counter_0" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 414
Info (12128): Elaborating entity "AESproject_epcs" for hierarchy "AESproject_epcs:epcs" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 425
Info (12128): Elaborating entity "AESproject_epcs_sub" for hierarchy "AESproject_epcs:epcs|AESproject_epcs_sub:the_AESproject_epcs_sub" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 555
Info (12128): Elaborating entity "tornado_AESproject_epcs_atom" for hierarchy "AESproject_epcs:epcs|tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 565
Info (12128): Elaborating entity "altsyncram" for hierarchy "AESproject_epcs:epcs|altsyncram:the_boot_copier_rom" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 604
Info (12130): Elaborated megafunction instantiation "AESproject_epcs:epcs|altsyncram:the_boot_copier_rom" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 604
Info (12133): Instantiated megafunction "AESproject_epcs:epcs|altsyncram:the_boot_copier_rom" with the following parameter: File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v Line: 604
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "AESproject_epcs_boot_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsa1.tdf
    Info (12023): Found entity 1: altsyncram_lsa1 File: C:/Users/bilal/Documents/Embedded/db/altsyncram_lsa1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lsa1" for hierarchy "AESproject_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_lsa1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "AESproject_jtag_uart_0" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 439
Info (12128): Elaborating entity "AESproject_jtag_uart_0_scfifo_w" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o391.tdf
    Info (12023): Found entity 1: scfifo_o391 File: C:/Users/bilal/Documents/Embedded/db/scfifo_o391.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o391" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q871.tdf
    Info (12023): Found entity 1: a_dpfifo_q871 File: C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_q871" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo" File: C:/Users/bilal/Documents/Embedded/db/scfifo_o391.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_sdf.tdf
    Info (12023): Found entity 1: a_fefifo_sdf File: C:/Users/bilal/Documents/Embedded/db/a_fefifo_sdf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_sdf" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|a_fefifo_sdf:fifo_state" File: C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf
    Info (12023): Found entity 1: cntr_1h7 File: C:/Users/bilal/Documents/Embedded/db/cntr_1h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_1h7" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|a_fefifo_sdf:fifo_state|cntr_1h7:count_usedw" File: C:/Users/bilal/Documents/Embedded/db/a_fefifo_sdf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hsu1.tdf
    Info (12023): Found entity 1: altsyncram_hsu1 File: C:/Users/bilal/Documents/Embedded/db/altsyncram_hsu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hsu1" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|altsyncram_hsu1:FIFOram" File: C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: C:/Users/bilal/Documents/Embedded/db/cntr_lgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_o391:auto_generated|a_dpfifo_q871:dpfifo|cntr_lgb:rd_ptr_count" File: C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf Line: 44
Info (12128): Elaborating entity "AESproject_jtag_uart_0_scfifo_r" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "8"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "8"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "AESproject_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "AESproject_nios2_qsys_0" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 453
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v Line: 67
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_test_bench" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_test_bench:the_AESproject_nios2_qsys_0_cpu_test_bench" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 5500
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_ic_data_module" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 6502
Info (12128): Elaborating entity "altsyncram" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/bilal/Documents/Embedded/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_ic_tag_module" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 6568
Info (12128): Elaborating entity "altsyncram" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf
    Info (12023): Found entity 1: altsyncram_pgj1 File: C:/Users/bilal/Documents/Embedded/db/altsyncram_pgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgj1" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_bht_module" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 6766
Info (12128): Elaborating entity "altsyncram" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/bilal/Documents/Embedded/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_register_bank_a_module" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 7722
Info (12128): Elaborating entity "altsyncram" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/bilal/Documents/Embedded/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_register_bank_b_module" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 7740
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_mult_cell" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 8325
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/bilal/Documents/Embedded/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/bilal/Documents/Embedded/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 8733
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_debug" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2895
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 429
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_break" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2925
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2948
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2975
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_itrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3013
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3028
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace|AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode:AESproject_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1549
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3043
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo|AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1862
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1871
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 1880
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_pib" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_pib:the_AESproject_nios2_qsys_0_cpu_nios2_oci_pib" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3048
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_oci_im" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_im:the_AESproject_nios2_qsys_0_cpu_nios2_oci_im" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3062
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_avalon_reg" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3081
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_nios2_ocimem" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3101
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2648
Info (12128): Elaborating entity "altsyncram" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 2472
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/bilal/Documents/Embedded/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_debug_slave_wrapper" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3203
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_debug_slave_tck" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "AESproject_nios2_qsys_0_cpu_debug_slave_sysclk" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "AESproject_onchip_memory" for hierarchy "AESproject_onchip_memory:onchip_memory" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 484
Info (12128): Elaborating entity "altsyncram" for hierarchy "AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v Line: 69
Info (12130): Elaborated megafunction instantiation "AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v Line: 69
Info (12133): Instantiated megafunction "AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "AESproject_onchip_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ain1.tdf
    Info (12023): Found entity 1: altsyncram_ain1 File: C:/Users/bilal/Documents/Embedded/db/altsyncram_ain1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ain1" for hierarchy "AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/bilal/Documents/Embedded/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated|decode_8la:decode3" File: C:/Users/bilal/Documents/Embedded/db/altsyncram_ain1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/bilal/Documents/Embedded/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "AESproject_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_ain1:auto_generated|mux_5hb:mux2" File: C:/Users/bilal/Documents/Embedded/db/altsyncram_ain1.tdf Line: 44
Info (12128): Elaborating entity "AESproject_sysid_qsys_0" for hierarchy "AESproject_sysid_qsys_0:sysid_qsys_0" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 499
Info (12128): Elaborating entity "AESproject_timer_0" for hierarchy "AESproject_timer_0:timer_0" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 507
Info (12128): Elaborating entity "AESproject_mm_interconnect_0" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 531
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 813
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 873
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 933
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 997
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1061
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1125
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1189
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1253
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1317
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_0_control_slave_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1381
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1445
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1590
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1671
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1752
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1836
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 1877
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router:router" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 2893
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_default_decode" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router:router|AESproject_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_001" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 2909
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_001_default_decode" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_001:router_001|AESproject_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv Line: 192
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_002" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 2925
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_002_default_decode" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_002:router_002|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv Line: 182
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_003" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_003:router_003" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 2941
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_003_default_decode" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_003:router_003|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_004" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_004" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 2957
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_004_default_decode" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_004:router_004|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_007" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_007" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3005
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_router_007_default_decode" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_router_007:router_007|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3119
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_cmd_demux" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3136
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_cmd_demux_001" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3201
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_cmd_demux_002" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3236
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_cmd_mux" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3265
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_cmd_mux_001" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3288
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_cmd_mux_004" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3351
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_rsp_demux" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3448
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_rsp_demux_001" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3471
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_rsp_mux" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3619
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_rsp_mux_001" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3684
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_001.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_rsp_mux_002" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3719
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_avalon_st_adapter" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v Line: 3748
Info (12128): Elaborating entity "AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "AESproject_irq_mapper" for hierarchy "AESproject_irq_mapper:irq_mapper" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 608
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd Line: 619
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v Line: 3013
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.29.18:30:59 Progress: Loading sldade005bd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch aes_accelerator:aes_accelerator_0|inc_addr has unsafe behavior File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AESproject_mm_interconnect_0:mm_interconnect_0|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0] File: C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv Line: 245
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 201 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/bilal/Documents/Embedded/output_files/AESproject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6827 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 6496 logic cells
    Info (21064): Implemented 320 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 5080 megabytes
    Info: Processing ended: Sat Feb 29 18:31:51 2020
    Info: Elapsed time: 00:01:46
    Info: Total CPU time (on all processors): 00:02:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/bilal/Documents/Embedded/output_files/AESproject.map.smsg.


