<?xml version="1.0" encoding="UTF-8"?>
<module id="EDMA3CC" HW_revision="" XML_version="1" description="Enhanced DMA Channel Controller Module.">
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision ">
<bitfield id="PID" width="32" begin="31" end="0" resetval="1073814272" description="Peripheral identifier uniquely identifies the EDMA3CC and the specific revision of the EDMA3CC" range="" rwaccess="R"></bitfield>
</register>
     <register id="CCCFG" acronym="CCCFG" offset="4" width="32" description="CC Configuration">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MP_EXIST" width="1" begin="25" end="25" resetval="1" description="Memory Protection Existence" range="" rwaccess="R">
<bitenum id="EXCLUDED" value="0" token="EXCLUDED" description="Memory protection logic not included." />
</bitfield>
<bitfield id="CHMAP_EXIST" width="1" begin="24" end="24" resetval="1" description="Channel Mapping Existence" range="" rwaccess="R">
<bitenum id="INCLUDED" value="1" token="INCLUDED" description="Channel mapping logic included" />
</bitfield>
<bitfield id="_RESV_4" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_REGN" width="2" begin="21" end="20" resetval="3" description="Number of MP and Shadow regions" range="" rwaccess="R">
<bitenum id="8" value="3" token="8" description="8 Regions" />
</bitfield>
<bitfield id="_RESV_6" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_EVQUE" width="3" begin="18" end="16" resetval="3" description="Number of Queues/Number of TCs" range="" rwaccess="R">
<bitenum id="4" value="3" token="4" description="4 TC/Event Queue" />
</bitfield>
<bitfield id="_RESV_8" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_PAENTRY" width="3" begin="14" end="12" resetval="4" description="Number of PaRAM entries " range="" rwaccess="R">
<bitenum id="512" value="5" token="512" description="512 Entries" />
</bitfield>
<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_INTCH" width="3" begin="10" end="8" resetval="4" description="Number of Interrupt Channels" range="" rwaccess="R">
<bitenum id="64" value="4" token="64" description="64 Interrupt Channels" />
</bitfield>
<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_QDMACH" width="3" begin="6" end="4" resetval="2" description="Number of QDMA Channels" range="" rwaccess="R">
<bitenum id="8" value="4" token="8" description="8 QDMA Channels" />
</bitfield>
<bitfield id="_RESV_14" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_DMACH" width="3" begin="2" end="0" resetval="5" description="Number of DMA Channels" range="" rwaccess="R">
<bitenum id="64" value="5" token="64" description="64 DMA Channels" />
</bitfield>
</register>
     <register id="DCHMAP[64]" acronym="DCHMAP[64]" offset="0x100" width="32" description="DMA Channel Mapping to PaRAM{DCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the DMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="5" begin="4" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="QCHMAP[8]" acronym="QCHMAP[8]" offset="0x200" width="32" description="QDMA Channel Mapping to PaRAM{QCHMAP}">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0" description="Points to the PaRAM Entry number for the QDMA Channel N" range="" rwaccess="RW"></bitfield>
<bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="DMAQNUM[8]" acronym="DMAQNUM[8]" offset="0x240" width="32" description="DMA Queue Number{DMAQNUM}">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="3" begin="30" end="28" resetval="0" description="Event number = (ArrayIndex * 8) + 7" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E6" width="3" begin="26" end="24" resetval="0" description="Event number = (ArrayIndex * 8) + 6" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E5" width="3" begin="22" end="20" resetval="0" description="Event number = (ArrayIndex * 8) + 5" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E4" width="3" begin="18" end="16" resetval="0" description="Event number = (ArrayIndex * 8) + 4" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number = (ArrayIndex * 8) + 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number = (ArrayIndex * 8) + 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number = (ArrayIndex * 8) + 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number = (ArrayIndex * 8) + 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="QDMAQNUM" acronym="QDMAQNUM" offset="0x260" width="32" description="QDMA Queue Number">
<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="3" begin="14" end="12" resetval="0" description="Event number 3" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E2" width="3" begin="10" end="8" resetval="0" description="Event number 2" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_5" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E1" width="3" begin="6" end="4" resetval="0" description="Event number 1" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_7" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E0" width="3" begin="2" end="0" resetval="0" description="Event number 0" range="" rwaccess="RW"></bitfield>
</register>
     <register id="EMR" acronym="EMR" offset="0x0300" width="32" description="Event Miss Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed number 31" range="" rwaccess="R"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed number 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed number 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed number 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed number 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed number 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed number 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed number 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed number 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed number 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed number 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed number 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed number 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed number 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed number 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed number 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed number 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed number 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed number 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed number 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed number 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed number 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed number 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed number 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed number 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed number 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed number 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed number 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed number 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed number 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed number 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed number 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="EMRH" acronym="EMRH" offset="0x0304" width="32" description="Event Miss Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed number 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed number 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed number 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed number 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed number 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed number 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed number 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed number 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed number 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed number 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed number 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed number 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed number 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed number 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed number 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed number 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed number 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed number 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed number 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed number 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed number 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed number 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed number 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed number 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed number 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed number 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed number 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed number 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed number 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed number 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed number 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed number 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="EMCR" acronym="EMCR" offset="0x0308" width="32" description="Event Miss Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event missed 31 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event missed 30 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event missed 29 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event missed 28 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event missed 27 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event missed 26 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event missed 25 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event missed 24 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event missed 23 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event missed 22 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event missed 21 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event missed 20 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event missed 19 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event missed 18 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event missed 17 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event missed 16 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event missed 15 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event missed 14 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event missed 13 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event missed 12 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event missed 11 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event missed 10 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event missed 9 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event missed 8 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event missed 7 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event missed 6 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event missed 5 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event missed  4 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event missed  3 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event missed  2 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event missed  1 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event missed  0 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="EMCRH" acronym="EMCRH" offset="0x030C" width="32" description="Event Miss Clear Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event missed  63 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event missed  62 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event missed  61 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event missed  60 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event missed  59 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event missed  58 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event missed  57 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event missed  56 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event missed  55 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event missed  54 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event missed  53 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event missed  52 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event missed  51 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event missed  50 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event missed  49 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event missed  48 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event missed  47 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event missed  46 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event missed  45 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event missed  44 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event missed  43 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event missed  42 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event missed  41 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event missed  40 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event missed  39 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event missed  38 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event missed  37 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event missed  36 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event missed  35 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event missed  34 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event missed  33 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event missed  32 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="QEMR" acronym="QEMR" offset="0x0310" width="32" description="QDMA Event Miss Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event miss event 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event miss event 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event miss event 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event miss event 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event miss event 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event miss event 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event miss event 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event miss event 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="QEMCR" acronym="QEMCR" offset="0x0314" width="32" description="QDMA Event Miss Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA miss event 7 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="6" end="6" resetval="0" description="QDMA miss event 6 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="5" end="5" resetval="0" description="QDMA miss event 5 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="4" end="4" resetval="0" description="QDMA miss event 4 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA miss event 3 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA miss event 2 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA miss event 1 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA miss event 0 clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="CCERR" acronym="CCERR" offset="0x0318" width="32" description="CC Error Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_3" width="12" begin="15" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0" description="Queue Threshold Error for Queue 3" range="" rwaccess="R"></bitfield>
<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error for Queue 2" range="" rwaccess="R"></bitfield>
<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error for Queue 1" range="" rwaccess="R"></bitfield>
<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error for Queue 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="CCERRCLR" acronym="CCERRCLR" offset="0x031C" width="32" description="CC Error Clear Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0" description="Transfer completion code error clear" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="_RESV_3" width="12" begin="15" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0" description="Queue Threshold Error Clear for Queue 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0" description="Queue Threshold Error  Clear for Queue 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0" description="Queue Threshold Error  Clear for Queue 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0" description="Queue Threshold Error Clear for Queue 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="EEVAL" acronym="EEVAL" offset="0x0320" width="32" description="Error Evaluation Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Error interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Error Interrupt Evaluate" />
</bitfield>
</register>
     <group id="DRA" name="DRA" instances="8" base="0x0340" instaddr="8" description="DMA Region Access">
	     <register id="DRAE" acronym="DRAE" offset="0" width="32" description="DMA Region Access Enable ">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 31/channel 31 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 30/channel 30 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 29/channel 29 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 28/channel 28 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 27/channel 27 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 26/channel 26 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 25/channel 25 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 24/channel 24 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 23/channel 23 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 22/channel 22 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 21/channel 21 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 20/channel 20 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 19/channel 19 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 18/channel 18 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 17/channel 17 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 16/channel 16 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 15/channel 15 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 14/channel 14 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 13/channel 13 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 12/channel 12 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 11/channel 11 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 10/channel 10 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 9/channel 9 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 8/channel 8 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DRAEH" acronym="DRAEH" offset="4" width="32" description="DMA Region Access Enable High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="DMA region access enable for bit 63/channel 63 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="DMA region access enable for bit 62/channel 62 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="DMA region access enable for bit 61/channel 61 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="DMA region access enable for bit 60/channel 60 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="DMA region access enable for bit 59/channel 59 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="DMA region access enable for bit 58/channel 58 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="DMA region access enable for bit 57/channel 57 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="DMA region access enable for bit 56/channel 56 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="DMA region access enable for bit 55/channel 55 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="DMA region access enable for bit 54/channel 54 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="DMA region access enable for bit 53/channel 53 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="DMA region access enable for bit 52/channel 52 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="DMA region access enable for bit 51/channel 51 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="DMA region access enable for bit 50/channel 50 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="DMA region access enable for bit 49/channel 49 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="DMA region access enable for bit 48/channel 48 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="DMA region access enable for bit 47/channel 47 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="DMA region access enable for bit 46/channel 46 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="DMA region access enable for bit 45/channel 45 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="DMA region access enable for bit 44/channel 44 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="DMA region access enable for bit 43/channel 43 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="DMA region access enable for bit 42/channel 42 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="DMA region access enable for bit 41/channel 41 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="DMA region access enable for bit 40/channel 40 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="DMA region access enable for bit 39/channel 39 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="DMA region access enable for bit 38/channel 38 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="DMA region access enable for bit 37/channel 37 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="DMA region access enable for bit 36/channel 36 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="DMA region access enable for bit 35/channel 35 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="DMA region access enable for bit 34/channel 34 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="DMA region access enable for bit 33/channel 33 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="DMA region access enable for bit 32/channel 32 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     </group>
     <register id="QRAE[8]" acronym="QRAE[8]" offset="0x380" width="32" description="QDMA Region Access Enable{QRAE}">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E3" width="1" begin="7" end="7" resetval="0" description="QDMA region access enable for bit 7/channel 7 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="6" end="6" resetval="0" description="QDMA region access enable for bit 6/channel 6 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="5" end="5" resetval="0" description="QDMA region access enable for bit 5/channel 5 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="4" end="4" resetval="0" description="QDMA region access enable for bit 4/channel 4 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA region access enable for bit 3/channel 3 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA region access enable for bit 2/channel 2 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA region access enable for bit 1/channel 1 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA region access enable for bit 0/channel 0 in region m (m = 0 to 7)" range="" rwaccess="RW"></bitfield>
</register>
     <group id="QUEEVTENTRY" name="QUEEVTENTRY" instances="4" base="0x400" instaddr="64" description="Queue Event Entry matrix">
	     <register id="QUEEVT_ENTRY[16]" acronym="QUEEVT_ENTRY[16]" offset="0" width="32" description="Event Entry{EVT_ENTRY}">
<bitfield id="RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="ETYPE" width="2" begin="7" end="6" resetval="0" description="Event Type" range="0-3" rwaccess="R">
<bitenum id="EVENT" value="0" token="EVENT" description="Event Triggered via ER" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="Manual Triggered via ESR" />
<bitenum id="CHAIN" value="2" token="CHAIN" description="Chain Triggered via CER" />
<bitenum id="AUTO" value="3" token="AUTO" description="Auto Triggered via QER" />
</bitfield>
<bitfield id="ENUM" width="6" begin="5" end="0" resetval="0" description="Event Number (0-63)/(0-3)" range="" rwaccess="R"></bitfield>
</register>
     </group>
     <register id="QSTAT[4]" acronym="QSTAT[4]" offset="0x0600" width="32" description="Queue Status{QSTAT}">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="THRXD" width="1" begin="24" end="24" resetval="0" description="Threshold Exceeded" range="" rwaccess="R">
<bitenum id="NOTEXCEED" value="0" token="NOTEXCEED" description="Not Exceeded" />
<bitenum id="EXCEED" value="1" token="EXCEED" description="Exceeded" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="WM" width="5" begin="20" end="16" resetval="0" description="Watermark for Maximum Queue Usage" range="0x0-0x10" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description="Empty Queue" />
<bitenum id="FULL" value="22" token="FULL" description="Full Queue" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0" description="Number of Valid Entries in Queue" range="0-16" rwaccess="R"></bitfield>
<bitfield id="_RESV_7" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0" description="Start Pointer" range="0-15" rwaccess="R"></bitfield>
</register>
     <register id="QWMTHRA" acronym="QWMTHRA" offset="0x0620" width="32" description="Queue Watermark Threshold A Register">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q3" width="5" begin="28" end="24" resetval="16" description="Queue threshold for queue 3 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q2" width="5" begin="20" end="16" resetval="16" description="Queue threshold for queue 2 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q1" width="5" begin="12" end="8" resetval="16" description="Queue threshold for queue 1 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Q0" width="5" begin="4" end="0" resetval="16" description="Queue threshold for queue 0 value" range="0-17" rwaccess="RW">
<bitenum id="DISABLE" value="23" token="DISABLE" description="Disable threshold errors" />
</bitfield>
</register>
     <register id="CCSTAT" acronym="CCSTAT" offset="0x0640" width="32" description="Channel Controller Status">
<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="QUEACTV3" width="1" begin="19" end="19" resetval="0" description="Queue 3 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0" description="Queue 2 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0" description="Queue 1 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0" description="Queue 0 Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="_RESV_6" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="COMPACTV" width="6" begin="13" end="8" resetval="0" description="Completion Request Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="ACTV" width="1" begin="4" end="4" resetval="0" description="Channel Controller Active" range="" rwaccess="R">
<bitenum id="IDLE" value="0" token="IDLE" description="" />
<bitenum id="BUSY" value="1" token="BUSY" description="" />
</bitfield>
<bitfield id="WSTATACTV" width="1" begin="3" end="3" resetval="0" description="Write Status iterface Active" range="" rwaccess="R">
<bitenum id="IDLE" value="0" token="IDLE" description="" />
<bitenum id="BUSY" value="1" token="BUSY" description="" />
</bitfield>
<bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0" description="Transfer Request Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0" description="QDMA Event Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
<bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0" description="DMA Event Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="" />
</bitfield>
</register>
     <register id="ER" acronym="ER" offset="0x1000" width="32" description="Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="ERH" acronym="ERH" offset="0x1004" width="32" description="Event Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="ECR" acronym="ECR" offset="0x1008" width="32" description="Event Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event clear for event 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event clear for event 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event clear for event 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event clear for event 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event clear for event 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event clear for event 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event clear for event 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event clear for event 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event clear for event 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event clear for event 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event clear for event 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event clear for event 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event clear for event 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event clear for event 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event clear for event 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event clear for event 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event clear for event 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event clear for event 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event clear for event 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event clear for event 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event clear for event 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event clear for event 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event clear for event 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event clear for event 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event clear for event 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event clear for event 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event clear for event 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event clear for event 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event clear for event 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event clear for event 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event clear for event 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event clear for event 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="ECRH" acronym="ECRH" offset="0x100C" width="32" description="Event Clear Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event clear for event 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event clear for event 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event clear for event 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event clear for event 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event clear for event 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event clear for event 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event clear for event 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event clear for event 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event clear for event 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event clear for event 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event clear for event 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event clear for event 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event clear for event 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event clear for event 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event clear for event 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event clear for event 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event clear for event 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event clear for event 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event clear for event 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event clear for event 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event clear for event 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event clear for event 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event clear for event 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event clear for event 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event clear for event 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event clear for event 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event clear for event 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event clear for event 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event clear for event 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event clear for event 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event clear for event 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event clear for event 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="ESR" acronym="ESR" offset="0x1010" width="32" description="Event Set Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event set for event 31" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event set for event 30" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event set for event 29" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event set for event 28" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event set for event 27" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event set for event 26" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event set for event 25" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event set for event 24" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event set for event 23" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event set for event 22" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event set for event 21" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event set for event 20" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event set for event 19" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event set for event 18" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event set for event 17" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event set for event 16" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event set for event 15" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event set for event 14" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event set for event 13" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event set for event 12" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event set for event 11" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event set for event 10" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event set for event 9" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event set for event 8" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event set for event 7" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event set for event 6" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event set for event 5" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event set for event 4" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event set for event 3" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event set for event 2" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event set for event 1" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event set for event 0" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="ESRH" acronym="ESRH" offset="0x1014" width="32" description="Event Set Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event set for event 63" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event set for event 62" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event set for event 61" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event set for event 60" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event set for event 59" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event set for event 58" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event set for event 57" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event set for event 56" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event set for event 55" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event set for event 54" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event set for event 53" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event set for event 52" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event set for event 51" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event set for event 50" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event set for event 49" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event set for event 48" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event set for event 47" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event set for event 46" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event set for event 45" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event set for event 44" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event set for event 43" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event set for event 42" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event set for event 41" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event set for event 40" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event set for event 39" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event set for event 38" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event set for event 37" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event set for event 36" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event set for event 35" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event set for event 34" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event set for event 33" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event set for event 32" range="" rwaccess="RW">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="CER" acronym="CER" offset="0x1018" width="32" description="Chained Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Chained event for event 31" range="" rwaccess="R"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Chained event for event 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Chained event for event 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Chained event for event 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Chained event for event 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Chained event for event 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Chained event for event 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Chained event for event 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Chained event for event 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Chained event for event 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Chained event for event 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Chained event for event 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Chained event for event 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Chained event for event 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Chained event for event 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Chained event for event 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Chained event for event 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Chained event for event 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Chained event for event 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Chained event for event 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Chained event for event 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Chained event for event 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Chained event for event 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Chained event for event 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Chained event for event 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Chained event for event 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Chained event for event 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Chained event for event 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Chained event for event 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Chained event for event 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Chained event for event 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Chained event for event 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="CERH" acronym="CERH" offset="0x101C" width="32" description="Chained Event Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Chained event for event 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Chained event for event 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Chained event for event 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Chained event for event 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Chained event for event 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Chained event for event 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Chained event for event 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Chained event for event 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Chained event for event 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Chained event for event 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Chained event for event 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Chained event for event 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Chained event for event 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Chained event for event 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Chained event for event 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Chained event for event 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Chained event for event 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Chained event for event 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Chained event for event 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Chained event for event 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Chained event for event 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Chained event for event 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Chained event for event 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Chained event for event 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Chained event for event 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Chained event for event 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Chained event for event 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Chained event for event 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Chained event for event 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Chained event for event 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Chained event for event 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Chained event for event 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="EER" acronym="EER" offset="0x1020" width="32" description="Event Enable Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event enable for events 31" range="" rwaccess="R">
<bitenum id="" value="1" token="" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event enable for events 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event enable for events 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event enable for events 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event enable for events 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event enable for events 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event enable for events 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event enable for events 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event enable for events 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event enable for events 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event enable for events 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event enable for events 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event enable for events 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event enable for events 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event enable for events 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event enable for events 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event enable for events 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event enable for events 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event enable for events 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event enable for events 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event enable for events 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event enable for events 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event enable for events 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event enable for events 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event enable for events 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event enable for events 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event enable for events 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event enable for events 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event enable for events 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event enable for events 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event enable for events 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event enable for events 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="EERH" acronym="EERH" offset="0x1024" width="32" description="Event Enable Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event enable for events 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event enable for events 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event enable for events 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event enable for events 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event enable for events 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event enable for events 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event enable for events 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event enable for events 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event enable for events 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event enable for events 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event enable for events 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event enable for events 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event enable for events 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event enable for events 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event enable for events 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event enable for events 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event enable for events 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event enable for events 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event enable for events 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event enable for events 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event enable for events 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event enable for events 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event enable for events 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event enable for events 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event enable for events 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event enable for events 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event enable for events 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event enable for events 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event enable for events 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event enable for events 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event enable for events 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event enable for events 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="EECR" acronym="EECR" offset="0x1028" width="32" description="Event Enable Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event enable clear for events 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event enable clear for events 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event enable clear for events 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event enable clear for events 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event enable clear for events 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event enable clear for events 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event enable clear for events 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event enable clear for events 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event enable clear for events 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event enable clear for events 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event enable clear for events 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event enable clear for events 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event enable clear for events 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event enable clear for events 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event enable clear for events 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event enable clear for events 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event enable clear for events 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event enable clear for events 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event enable clear for events 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event enable clear for events 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event enable clear for events 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event enable clear for events 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event enable clear for events 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event enable clear for events 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event enable clear for events 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event enable clear for events 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event enable clear for events 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event enable clear for events 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event enable clear for events 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event enable clear for events 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event enable clear for events 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event enable clear for events 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="EECRH" acronym="EECRH" offset="0x102C" width="32" description="Event Enable Clear Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event enable clear for events 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event enable clear for events 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event enable clear for events 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event enable clear for events 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event enable clear for events 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event enable clear for events 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event enable clear for events 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event enable clear for events 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event enable clear for events 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event enable clear for events 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event enable clear for events 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event enable clear for events 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event enable clear for events 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event enable clear for events 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event enable clear for events 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event enable clear for events 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event enable clear for events 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event enable clear for events 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event enable clear for events 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event enable clear for events 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event enable clear for events 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event enable clear for events 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event enable clear for events 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event enable clear for events 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event enable clear for events 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event enable clear for events 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event enable clear for events 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event enable clear for events 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event enable clear for events 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event enable clear for events 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event enable clear for events 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event enable clear for events 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="EESR" acronym="EESR" offset="0x1030" width="32" description="Event Enable Set Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event enable set for events 31" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event enable set for events 30" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event enable set for events 29" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event enable set for events 28" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event enable set for events 27" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event enable set for events 26" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event enable set for events 25" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event enable set for events 24" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event enable set for events 23" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event enable set for events 22" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event enable set for events 21" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event enable set for events 20" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event enable set for events 19" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event enable set for events 18" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event enable set for events 17" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event enable set for events 16" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event enable set for events 15" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event enable set for events 14" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event enable set for events 13" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event enable set for events 12" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event enable set for events 11" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event enable set for events 10" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event enable set for events 9" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event enable set for events 8" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event enable set for events 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event enable set for events 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event enable set for events 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event enable set for events 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event enable set for events 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event enable set for events 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event enable set for events 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event enable set for events 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="EESRH" acronym="EESRH" offset="0x1034" width="32" description="Event Enable Set Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event enable set for events 63" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event enable set for events 62" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event enable set for events 61" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event enable set for events 60" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event enable set for events 59" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event enable set for events 58" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event enable set for events 57" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event enable set for events 56" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event enable set for events 55" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event enable set for events 54" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event enable set for events 53" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event enable set for events 52" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event enable set for events 51" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event enable set for events 50" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event enable set for events 49" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event enable set for events 48" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event enable set for events 47" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event enable set for events 46" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event enable set for events 45" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event enable set for events 44" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event enable set for events 43" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event enable set for events 42" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event enable set for events 41" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event enable set for events 40" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event enable set for events 39" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event enable set for events 38" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event enable set for events 37" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event enable set for events 36" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event enable set for events 35" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event enable set for events 34" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event enable set for events 33" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event enable set for events 32" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="SER" acronym="SER" offset="0x1038" width="32" description="Secondary Event Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Event 31" range="" rwaccess="R"></bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Event 30" range="" rwaccess="R"></bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Event 29" range="" rwaccess="R"></bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Event 28" range="" rwaccess="R"></bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Event 27" range="" rwaccess="R"></bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Event 26" range="" rwaccess="R"></bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Event 25" range="" rwaccess="R"></bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Event 24" range="" rwaccess="R"></bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Event 23" range="" rwaccess="R"></bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Event 22" range="" rwaccess="R"></bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Event 21" range="" rwaccess="R"></bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Event 20" range="" rwaccess="R"></bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Event 19" range="" rwaccess="R"></bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Event 18" range="" rwaccess="R"></bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Event 17" range="" rwaccess="R"></bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Event 16" range="" rwaccess="R"></bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Event 15" range="" rwaccess="R"></bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Event 14" range="" rwaccess="R"></bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Event 13" range="" rwaccess="R"></bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Event 12" range="" rwaccess="R"></bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Event 11" range="" rwaccess="R"></bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Event 10" range="" rwaccess="R"></bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Event 9" range="" rwaccess="R"></bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Event 8" range="" rwaccess="R"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Event 7" range="" rwaccess="R"></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Event 6" range="" rwaccess="R"></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Event 5" range="" rwaccess="R"></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Event 4" range="" rwaccess="R"></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Event 3" range="" rwaccess="R"></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Event 2" range="" rwaccess="R"></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Event 1" range="" rwaccess="R"></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Event 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="SERH" acronym="SERH" offset="0x103C" width="32" description="Secondary Event Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Event 63" range="" rwaccess="R"></bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Event 62" range="" rwaccess="R"></bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Event 61" range="" rwaccess="R"></bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Event 60" range="" rwaccess="R"></bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Event 59" range="" rwaccess="R"></bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Event 58" range="" rwaccess="R"></bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Event 57" range="" rwaccess="R"></bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Event 56" range="" rwaccess="R"></bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Event 55" range="" rwaccess="R"></bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Event 54" range="" rwaccess="R"></bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Event 53" range="" rwaccess="R"></bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Event 52" range="" rwaccess="R"></bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Event 51" range="" rwaccess="R"></bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Event 50" range="" rwaccess="R"></bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Event 49" range="" rwaccess="R"></bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Event 48" range="" rwaccess="R"></bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Event 47" range="" rwaccess="R"></bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Event 46" range="" rwaccess="R"></bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Event 45" range="" rwaccess="R"></bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Event 44" range="" rwaccess="R"></bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Event 43" range="" rwaccess="R"></bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Event 42" range="" rwaccess="R"></bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Event 41" range="" rwaccess="R"></bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Event 40" range="" rwaccess="R"></bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Event 39" range="" rwaccess="R"></bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Event 38" range="" rwaccess="R"></bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Event 37" range="" rwaccess="R"></bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Event 36" range="" rwaccess="R"></bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Event 35" range="" rwaccess="R"></bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Event 34" range="" rwaccess="R"></bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Event 33" range="" rwaccess="R"></bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Event 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="SECR" acronym="SECR" offset="0x1040" width="32" description="Secondary Event Clear Register">
<bitfield id="E31" width="1" begin="31" end="31" resetval="0" description="Secondary event clear for event 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E30" width="1" begin="30" end="30" resetval="0" description="Secondary event clear for event 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E29" width="1" begin="29" end="29" resetval="0" description="Secondary event clear for event 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E28" width="1" begin="28" end="28" resetval="0" description="Secondary event clear for event 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E27" width="1" begin="27" end="27" resetval="0" description="Secondary event clear for event 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E26" width="1" begin="26" end="26" resetval="0" description="Secondary event clear for event 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E25" width="1" begin="25" end="25" resetval="0" description="Secondary event clear for event 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E24" width="1" begin="24" end="24" resetval="0" description="Secondary event clear for event 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E23" width="1" begin="23" end="23" resetval="0" description="Secondary event clear for event 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E22" width="1" begin="22" end="22" resetval="0" description="Secondary event clear for event 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E21" width="1" begin="21" end="21" resetval="0" description="Secondary event clear for event 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E20" width="1" begin="20" end="20" resetval="0" description="Secondary event clear for event 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E19" width="1" begin="19" end="19" resetval="0" description="Secondary event clear for event 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E18" width="1" begin="18" end="18" resetval="0" description="Secondary event clear for event 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E17" width="1" begin="17" end="17" resetval="0" description="Secondary event clear for event 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E16" width="1" begin="16" end="16" resetval="0" description="Secondary event clear for event 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E15" width="1" begin="15" end="15" resetval="0" description="Secondary event clear for event 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E14" width="1" begin="14" end="14" resetval="0" description="Secondary event clear for event 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E13" width="1" begin="13" end="13" resetval="0" description="Secondary event clear for event 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E12" width="1" begin="12" end="12" resetval="0" description="Secondary event clear for event 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E11" width="1" begin="11" end="11" resetval="0" description="Secondary event clear for event 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E10" width="1" begin="10" end="10" resetval="0" description="Secondary event clear for event 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E9" width="1" begin="9" end="9" resetval="0" description="Secondary event clear for event 9" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E8" width="1" begin="8" end="8" resetval="0" description="Secondary event clear for event 8" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="Secondary event clear for event 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="Secondary event clear for event 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="Secondary event clear for event 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="Secondary event clear for event 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="Secondary event clear for event 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="Secondary event clear for event 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="Secondary event clear for event 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="Secondary event clear for event 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="SECRH" acronym="SECRH" offset="0x1044" width="32" description="Secondary Event Clear Register High">
<bitfield id="E63" width="1" begin="31" end="31" resetval="0" description="Secondary event clear for event 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E62" width="1" begin="30" end="30" resetval="0" description="Secondary event clear for event 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E61" width="1" begin="29" end="29" resetval="0" description="Secondary event clear for event 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E60" width="1" begin="28" end="28" resetval="0" description="Secondary event clear for event 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E59" width="1" begin="27" end="27" resetval="0" description="Secondary event clear for event 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E58" width="1" begin="26" end="26" resetval="0" description="Secondary event clear for event 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E57" width="1" begin="25" end="25" resetval="0" description="Secondary event clear for event 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E56" width="1" begin="24" end="24" resetval="0" description="Secondary event clear for event 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E55" width="1" begin="23" end="23" resetval="0" description="Secondary event clear for event 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E54" width="1" begin="22" end="22" resetval="0" description="Secondary event clear for event 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E53" width="1" begin="21" end="21" resetval="0" description="Secondary event clear for event 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E52" width="1" begin="20" end="20" resetval="0" description="Secondary event clear for event 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E51" width="1" begin="19" end="19" resetval="0" description="Secondary event clear for event 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E50" width="1" begin="18" end="18" resetval="0" description="Secondary event clear for event 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E49" width="1" begin="17" end="17" resetval="0" description="Secondary event clear for event 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E48" width="1" begin="16" end="16" resetval="0" description="Secondary event clear for event 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E47" width="1" begin="15" end="15" resetval="0" description="Secondary event clear for event 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E46" width="1" begin="14" end="14" resetval="0" description="Secondary event clear for event 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E45" width="1" begin="13" end="13" resetval="0" description="Secondary event clear for event 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E44" width="1" begin="12" end="12" resetval="0" description="Secondary event clear for event 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E43" width="1" begin="11" end="11" resetval="0" description="Secondary event clear for event 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E42" width="1" begin="10" end="10" resetval="0" description="Secondary event clear for event 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E41" width="1" begin="9" end="9" resetval="0" description="Secondary event clear for event 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E40" width="1" begin="8" end="8" resetval="0" description="Secondary event clear for event 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E39" width="1" begin="7" end="7" resetval="0" description="Secondary event clear for event 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E38" width="1" begin="6" end="6" resetval="0" description="Secondary event clear for event 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E37" width="1" begin="5" end="5" resetval="0" description="Secondary event clear for event 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E36" width="1" begin="4" end="4" resetval="0" description="Secondary event clear for event 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E35" width="1" begin="3" end="3" resetval="0" description="Secondary event clear for event 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E34" width="1" begin="2" end="2" resetval="0" description="Secondary event clear for event 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E33" width="1" begin="1" end="1" resetval="0" description="Secondary event clear for event 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E32" width="1" begin="0" end="0" resetval="0" description="Secondary event clear for event 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="IER" acronym="IER" offset="0x1050" width="32" description="Interrupt Enable Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt enable for channels 31" range="" rwaccess="R"></bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt enable for channels 30" range="" rwaccess="R"></bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt enable for channels 29" range="" rwaccess="R"></bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt enable for channels 28" range="" rwaccess="R"></bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt enable for channels 27" range="" rwaccess="R"></bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt enable for channels 26" range="" rwaccess="R"></bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt enable for channels 25" range="" rwaccess="R"></bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt enable for channels 24" range="" rwaccess="R"></bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt enable for channels 23" range="" rwaccess="R"></bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt enable for channels 22" range="" rwaccess="R"></bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt enable for channels 21" range="" rwaccess="R"></bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt enable for channels 20" range="" rwaccess="R"></bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt enable for channels 19" range="" rwaccess="R"></bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt enable for channels 18" range="" rwaccess="R"></bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt enable for channels 17" range="" rwaccess="R"></bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt enable for channels 16" range="" rwaccess="R"></bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt enable for channels 15" range="" rwaccess="R"></bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt enable for channels 14" range="" rwaccess="R"></bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt enable for channels 13" range="" rwaccess="R"></bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt enable for channels 12" range="" rwaccess="R"></bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt enable for channels 11" range="" rwaccess="R"></bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt enable for channels 10" range="" rwaccess="R"></bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt enable for channels 9" range="" rwaccess="R"></bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt enable for channels 8" range="" rwaccess="R"></bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt enable for channels 7" range="" rwaccess="R"></bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt enable for channels 6" range="" rwaccess="R"></bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt enable for channels 5" range="" rwaccess="R"></bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt enable for channels 4" range="" rwaccess="R"></bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt enable for channels 3" range="" rwaccess="R"></bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt enable for channels 2" range="" rwaccess="R"></bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt enable for channels 1" range="" rwaccess="R"></bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt enable for channels 0" range="" rwaccess="R"></bitfield>
</register>
     <register id="IERH" acronym="IERH" offset="0x1054" width="32" description="Interrupt Enable Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt enable for channels 63" range="" rwaccess="R"></bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt enable for channels 62" range="" rwaccess="R"></bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt enable for channels 61" range="" rwaccess="R"></bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt enable for channels 60" range="" rwaccess="R"></bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt enable for channels 59" range="" rwaccess="R"></bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt enable for channels 58" range="" rwaccess="R"></bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt enable for channels 57" range="" rwaccess="R"></bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt enable for channels 56" range="" rwaccess="R"></bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt enable for channels 55" range="" rwaccess="R"></bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt enable for channels 54" range="" rwaccess="R"></bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt enable for channels 53" range="" rwaccess="R"></bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt enable for channels 52" range="" rwaccess="R"></bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt enable for channels 51" range="" rwaccess="R"></bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt enable for channels 50" range="" rwaccess="R"></bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt enable for channels 49" range="" rwaccess="R"></bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt enable for channels 48" range="" rwaccess="R"></bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt enable for channels 47" range="" rwaccess="R"></bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt enable for channels 46" range="" rwaccess="R"></bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt enable for channels 45" range="" rwaccess="R"></bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt enable for channels 44" range="" rwaccess="R"></bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt enable for channels 43" range="" rwaccess="R"></bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt enable for channels 42" range="" rwaccess="R"></bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt enable for channels 41" range="" rwaccess="R"></bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt enable for channels 40" range="" rwaccess="R"></bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt enable for channels 39" range="" rwaccess="R"></bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt enable for channels 38" range="" rwaccess="R"></bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt enable for channels 37" range="" rwaccess="R"></bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt enable for channels 36" range="" rwaccess="R"></bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt enable for channels 35" range="" rwaccess="R"></bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt enable for channels 34" range="" rwaccess="R"></bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt enable for channels 33" range="" rwaccess="R"></bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt enable for channels 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="IECR" acronym="IECR" offset="0x1058" width="32" description="Interrupt Enable Clear Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt enable clear for channels 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt enable clear for channels 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt enable clear for channels 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt enable clear for channels 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt enable clear for channels 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt enable clear for channels 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt enable clear for channels 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt enable clear for channels 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt enable clear for channels 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt enable clear for channels 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt enable clear for channels 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt enable clear for channels 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt enable clear for channels 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt enable clear for channels 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt enable clear for channels 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt enable clear for channels 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt enable clear for channels 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt enable clear for channels 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt enable clear for channels 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt enable clear for channels 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt enable clear for channels 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt enable clear for channels 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt enable clear for channels 9 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt enable clear for channels 8 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt enable clear for channels 7 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt enable clear for channels 6 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt enable clear for channels 5 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt enable clear for channels 4 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt enable clear for channels 3 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt enable clear for channels 2 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt enable clear for channels 1 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt enable clear for channels 0 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="IECRH" acronym="IECRH" offset="0x105C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt enable clear for channels 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt enable clear for channels 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt enable clear for channels 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt enable clear for channels 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt enable clear for channels 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt enable clear for channels 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt enable clear for channels 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt enable clear for channels 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt enable clear for channels 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt enable clear for channels 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt enable clear for channels 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt enable clear for channels 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt enable clear for channels 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt enable clear for channels 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt enable clear for channels 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt enable clear for channels 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt enable clear for channels 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt enable clear for channels 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt enable clear for channels 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt enable clear for channels 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt enable clear for channels 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt enable clear for channels 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt enable clear for channels 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt enable clear for channels 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt enable clear for channels 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt enable clear for channels 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt enable clear for channels 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt enable clear for channels 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt enable clear for channels 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt enable clear for channels 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt enable clear for channels 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt enable clear for channels 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="IESR" acronym="IESR" offset="0x1060" width="32" description="Interrupt Enable Set Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt enable set for channels 31" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt enable set for channels 30" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt enable set for channels 29" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt enable set for channels 28" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt enable set for channels 27" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt enable set for channels 26" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt enable set for channels 25" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt enable set for channels 24" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt enable set for channels 23" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt enable set for channels 22" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt enable set for channels 21" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt enable set for channels 20" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt enable set for channels 19" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt enable set for channels 18" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt enable set for channels 17" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt enable set for channels 16" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt enable set for channels 15" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt enable set for channels 14" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt enable set for channels 13" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt enable set for channels 12" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt enable set for channels 11" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt enable set for channels 10" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt enable set for channels 9" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt enable set for channels 8" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt enable set for channels 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt enable set for channels 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt enable set for channels 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt enable set for channels 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt enable set for channels 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt enable set for channels 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt enable set for channels 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt enable set for channels 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="IESRH" acronym="IESRH" offset="0x1064" width="32" description="Interrupt Enable Set Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt enable set for channels 63" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt enable set for channels 62" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt enable set for channels 61" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt enable set for channels 60" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt enable set for channels 59" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt enable set for channels 58" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt enable set for channels 57" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt enable set for channels 56" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt enable set for channels 55" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt enable set for channels 54" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt enable set for channels 53" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt enable set for channels 52" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt enable set for channels 51" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt enable set for channels 50" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt enable set for channels 49" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt enable set for channels 48" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt enable set for channels 47" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt enable set for channels 46" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt enable set for channels 45" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt enable set for channels 44" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt enable set for channels 43" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt enable set for channels 42" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt enable set for channels 41" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt enable set for channels 40" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt enable set for channels 39" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt enable set for channels 38" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt enable set for channels 37" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt enable set for channels 36" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt enable set for channels 35" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt enable set for channels 34" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt enable set for channels 33" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt enable set for channels 32" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="IPR" acronym="IPR" offset="0x1068" width="32" description="Interrupt Pending Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt pending for TCC = 31" range="" rwaccess="R"></bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt pending for TCC = 30" range="" rwaccess="R"></bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt pending for TCC = 29" range="" rwaccess="R"></bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt pending for TCC = 28" range="" rwaccess="R"></bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt pending for TCC = 27" range="" rwaccess="R"></bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt pending for TCC = 26" range="" rwaccess="R"></bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt pending for TCC = 25" range="" rwaccess="R"></bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt pending for TCC = 24" range="" rwaccess="R"></bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt pending for TCC = 23" range="" rwaccess="R"></bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt pending for TCC = 22" range="" rwaccess="R"></bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt pending for TCC = 21" range="" rwaccess="R"></bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt pending for TCC = 20" range="" rwaccess="R"></bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt pending for TCC = 19" range="" rwaccess="R"></bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt pending for TCC = 18" range="" rwaccess="R"></bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt pending for TCC = 17" range="" rwaccess="R"></bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt pending for TCC = 16" range="" rwaccess="R"></bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt pending for TCC = 15" range="" rwaccess="R"></bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt pending for TCC = 14" range="" rwaccess="R"></bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt pending for TCC = 13" range="" rwaccess="R"></bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt pending for TCC = 12" range="" rwaccess="R"></bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt pending for TCC = 11" range="" rwaccess="R"></bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt pending for TCC = 10" range="" rwaccess="R"></bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt pending for TCC = 9 " range="" rwaccess="R"></bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt pending for TCC = 8 " range="" rwaccess="R"></bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt pending for TCC = 7 " range="" rwaccess="R"></bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt pending for TCC = 6 " range="" rwaccess="R"></bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt pending for TCC = 5 " range="" rwaccess="R"></bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt pending for TCC = 4 " range="" rwaccess="R"></bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt pending for TCC = 3 " range="" rwaccess="R"></bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt pending for TCC = 2 " range="" rwaccess="R"></bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt pending for TCC = 1 " range="" rwaccess="R"></bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt pending for TCC = 0 " range="" rwaccess="R"></bitfield>
</register>
     <register id="IPRH" acronym="IPRH" offset="0x106C" width="32" description="Interrupt Pending Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt pending for TCC = 63" range="" rwaccess="R"></bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt pending for TCC = 62" range="" rwaccess="R"></bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt pending for TCC = 61" range="" rwaccess="R"></bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt pending for TCC = 60" range="" rwaccess="R"></bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt pending for TCC = 59" range="" rwaccess="R"></bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt pending for TCC = 58" range="" rwaccess="R"></bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt pending for TCC = 57" range="" rwaccess="R"></bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt pending for TCC = 56" range="" rwaccess="R"></bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt pending for TCC = 55" range="" rwaccess="R"></bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt pending for TCC = 54" range="" rwaccess="R"></bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt pending for TCC = 53" range="" rwaccess="R"></bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt pending for TCC = 52" range="" rwaccess="R"></bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt pending for TCC = 51" range="" rwaccess="R"></bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt pending for TCC = 50" range="" rwaccess="R"></bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt pending for TCC = 49" range="" rwaccess="R"></bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt pending for TCC = 48" range="" rwaccess="R"></bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt pending for TCC = 47" range="" rwaccess="R"></bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt pending for TCC = 46" range="" rwaccess="R"></bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt pending for TCC = 45" range="" rwaccess="R"></bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt pending for TCC = 44" range="" rwaccess="R"></bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt pending for TCC = 43" range="" rwaccess="R"></bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt pending for TCC = 42" range="" rwaccess="R"></bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt pending for TCC = 41" range="" rwaccess="R"></bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt pending for TCC = 40" range="" rwaccess="R"></bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt pending for TCC = 39" range="" rwaccess="R"></bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt pending for TCC = 38" range="" rwaccess="R"></bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt pending for TCC = 37" range="" rwaccess="R"></bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt pending for TCC = 36" range="" rwaccess="R"></bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt pending for TCC = 35" range="" rwaccess="R"></bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt pending for TCC = 34" range="" rwaccess="R"></bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt pending for TCC = 33" range="" rwaccess="R"></bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt pending for TCC = 32" range="" rwaccess="R"></bitfield>
</register>
     <register id="ICR" acronym="ICR" offset="0x1070" width="32" description="Interrupt Clear Register">
<bitfield id="I31" width="1" begin="31" end="31" resetval="0" description="Interrupt clear for TCC = 31" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I30" width="1" begin="30" end="30" resetval="0" description="Interrupt clear for TCC = 30" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I29" width="1" begin="29" end="29" resetval="0" description="Interrupt clear for TCC = 29" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I28" width="1" begin="28" end="28" resetval="0" description="Interrupt clear for TCC = 28" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I27" width="1" begin="27" end="27" resetval="0" description="Interrupt clear for TCC = 27" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I26" width="1" begin="26" end="26" resetval="0" description="Interrupt clear for TCC = 26" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I25" width="1" begin="25" end="25" resetval="0" description="Interrupt clear for TCC = 25" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I24" width="1" begin="24" end="24" resetval="0" description="Interrupt clear for TCC = 24" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I23" width="1" begin="23" end="23" resetval="0" description="Interrupt clear for TCC = 23" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I22" width="1" begin="22" end="22" resetval="0" description="Interrupt clear for TCC = 22" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I21" width="1" begin="21" end="21" resetval="0" description="Interrupt clear for TCC = 21" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I20" width="1" begin="20" end="20" resetval="0" description="Interrupt clear for TCC = 20" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I19" width="1" begin="19" end="19" resetval="0" description="Interrupt clear for TCC = 19" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I18" width="1" begin="18" end="18" resetval="0" description="Interrupt clear for TCC = 18" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I17" width="1" begin="17" end="17" resetval="0" description="Interrupt clear for TCC = 17" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I16" width="1" begin="16" end="16" resetval="0" description="Interrupt clear for TCC = 16" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I15" width="1" begin="15" end="15" resetval="0" description="Interrupt clear for TCC = 15" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I14" width="1" begin="14" end="14" resetval="0" description="Interrupt clear for TCC = 14" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I13" width="1" begin="13" end="13" resetval="0" description="Interrupt clear for TCC = 13" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I12" width="1" begin="12" end="12" resetval="0" description="Interrupt clear for TCC = 12" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I11" width="1" begin="11" end="11" resetval="0" description="Interrupt clear for TCC = 11" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I10" width="1" begin="10" end="10" resetval="0" description="Interrupt clear for TCC = 10" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I9" width="1" begin="9" end="9" resetval="0" description="Interrupt clear for TCC = 9 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I8" width="1" begin="8" end="8" resetval="0" description="Interrupt clear for TCC = 8 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I7" width="1" begin="7" end="7" resetval="0" description="Interrupt clear for TCC = 7 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I6" width="1" begin="6" end="6" resetval="0" description="Interrupt clear for TCC = 6 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I5" width="1" begin="5" end="5" resetval="0" description="Interrupt clear for TCC = 5 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I4" width="1" begin="4" end="4" resetval="0" description="Interrupt clear for TCC = 4 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I3" width="1" begin="3" end="3" resetval="0" description="Interrupt clear for TCC = 3 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I2" width="1" begin="2" end="2" resetval="0" description="Interrupt clear for TCC = 2 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I1" width="1" begin="1" end="1" resetval="0" description="Interrupt clear for TCC = 1 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I0" width="1" begin="0" end="0" resetval="0" description="Interrupt clear for TCC = 0 " range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="ICRH" acronym="ICRH" offset="0x1074" width="32" description="Interrupt Clear Register High">
<bitfield id="I63" width="1" begin="31" end="31" resetval="0" description="Interrupt clear for TCC = 63" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I62" width="1" begin="30" end="30" resetval="0" description="Interrupt clear for TCC = 62" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I61" width="1" begin="29" end="29" resetval="0" description="Interrupt clear for TCC = 61" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I60" width="1" begin="28" end="28" resetval="0" description="Interrupt clear for TCC = 60" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I59" width="1" begin="27" end="27" resetval="0" description="Interrupt clear for TCC = 59" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I58" width="1" begin="26" end="26" resetval="0" description="Interrupt clear for TCC = 58" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I57" width="1" begin="25" end="25" resetval="0" description="Interrupt clear for TCC = 57" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I56" width="1" begin="24" end="24" resetval="0" description="Interrupt clear for TCC = 56" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I55" width="1" begin="23" end="23" resetval="0" description="Interrupt clear for TCC = 55" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I54" width="1" begin="22" end="22" resetval="0" description="Interrupt clear for TCC = 54" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I53" width="1" begin="21" end="21" resetval="0" description="Interrupt clear for TCC = 53" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I52" width="1" begin="20" end="20" resetval="0" description="Interrupt clear for TCC = 52" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I51" width="1" begin="19" end="19" resetval="0" description="Interrupt clear for TCC = 51" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I50" width="1" begin="18" end="18" resetval="0" description="Interrupt clear for TCC = 50" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I49" width="1" begin="17" end="17" resetval="0" description="Interrupt clear for TCC = 49" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I48" width="1" begin="16" end="16" resetval="0" description="Interrupt clear for TCC = 48" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I47" width="1" begin="15" end="15" resetval="0" description="Interrupt clear for TCC = 47" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I46" width="1" begin="14" end="14" resetval="0" description="Interrupt clear for TCC = 46" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I45" width="1" begin="13" end="13" resetval="0" description="Interrupt clear for TCC = 45" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I44" width="1" begin="12" end="12" resetval="0" description="Interrupt clear for TCC = 44" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I43" width="1" begin="11" end="11" resetval="0" description="Interrupt clear for TCC = 43" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I42" width="1" begin="10" end="10" resetval="0" description="Interrupt clear for TCC = 42" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I41" width="1" begin="9" end="9" resetval="0" description="Interrupt clear for TCC = 41" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I40" width="1" begin="8" end="8" resetval="0" description="Interrupt clear for TCC = 40" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I39" width="1" begin="7" end="7" resetval="0" description="Interrupt clear for TCC = 39" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I38" width="1" begin="6" end="6" resetval="0" description="Interrupt clear for TCC = 38" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I37" width="1" begin="5" end="5" resetval="0" description="Interrupt clear for TCC = 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I36" width="1" begin="4" end="4" resetval="0" description="Interrupt clear for TCC = 36" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I35" width="1" begin="3" end="3" resetval="0" description="Interrupt clear for TCC = 35" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I34" width="1" begin="2" end="2" resetval="0" description="Interrupt clear for TCC = 34" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I33" width="1" begin="1" end="1" resetval="0" description="Interrupt clear for TCC = 33" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="I32" width="1" begin="0" end="0" resetval="0" description="Interrupt clear for TCC = 32" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="IEVAL" acronym="IEVAL" offset="0x1078" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Completion interrupt output to be pulsed is any enabled IERn and IPRn pending" />
</bitfield>
</register>
     <register id="QER" acronym="QER" offset="0x1080" width="32" description="QDMA Event Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA event for channels 7" range="" rwaccess="R "></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA event for channels 6" range="" rwaccess="R "></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA event for channels 5" range="" rwaccess="R "></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA event for channels 4" range="" rwaccess="R "></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA event for channels 3" range="" rwaccess="R "></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA event for channels 2" range="" rwaccess="R "></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA event for channels 1" range="" rwaccess="R "></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA event for channels 0" range="" rwaccess="R "></bitfield>
</register>
     <register id="QEER" acronym="QEER" offset="0x1084" width="32" description="QDMA Event Enable Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA event enable for channels 7" range="" rwaccess="R "></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA event enable for channels 6" range="" rwaccess="R "></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA event enable for channels 5" range="" rwaccess="R "></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA event enable for channels 4" range="" rwaccess="R "></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA event enable for channels 3" range="" rwaccess="R "></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA event enable for channels 2" range="" rwaccess="R "></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA event enable for channels 1" range="" rwaccess="R "></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA event enable for channels 0" range="" rwaccess="R "></bitfield>
</register>
     <register id="QEECR" acronym="QEECR" offset="0x1088" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA event enable clear for channels 7" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA event enable clear for channels 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA event enable clear for channels 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA event enable clear for channels 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA event enable clear for channels 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA event enable clear for channels 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA event enable clear for channels 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA event enable clear for channels 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <register id="QEESR" acronym="QEESR" offset="0x108C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA event enable set for channels 7" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA event enable set for channels 6" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA event enable set for channels 5" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA event enable set for channels 4" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA event enable set for channels 3" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA event enable set for channels 2" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA event enable set for channels 1" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA event enable set for channels 0" range="" rwaccess="W">
<bitenum id="SET" value="1" token="SET" description="" />
</bitfield>
</register>
     <register id="QSER" acronym="QSER" offset="0x1090" width="32" description="QDMA Secondary Event Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA secondary event for channels 7" range="" rwaccess="R "></bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA secondary event for channels 6" range="" rwaccess="R "></bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA secondary event for channels 5" range="" rwaccess="R "></bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA secondary event for channels 4" range="" rwaccess="R "></bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA secondary event for channels 3" range="" rwaccess="R "></bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA secondary event for channels 2" range="" rwaccess="R "></bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA secondary event for channels 1" range="" rwaccess="R "></bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA secondary event for channels 0" range="" rwaccess="R "></bitfield>
</register>
     <register id="QSECR" acronym="QSECR" offset="0x1094" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="E7" width="1" begin="7" end="7" resetval="0" description="QDMA secondary event clear for channels 37" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E6" width="1" begin="6" end="6" resetval="0" description="QDMA secondary event clear for channels 6" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E5" width="1" begin="5" end="5" resetval="0" description="QDMA secondary event clear for channels 5" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E4" width="1" begin="4" end="4" resetval="0" description="QDMA secondary event clear for channels 4" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E3" width="1" begin="3" end="3" resetval="0" description="QDMA secondary event clear for channels 3" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E2" width="1" begin="2" end="2" resetval="0" description="QDMA secondary event clear for channels 2" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E1" width="1" begin="1" end="1" resetval="0" description="QDMA secondary event clear for channels 1" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
<bitfield id="E0" width="1" begin="0" end="0" resetval="0" description="QDMA secondary event clear for channels 0" range="" rwaccess="W">
<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
</bitfield>
</register>
     <group id="PARAMSET" name="PARAMSET" instances="512" base="0x4000" instaddr="32" description="Param Set ">
	     <register id="OPT" acronym="OPT" offset="0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="FIFO" value="1" token="FIFO" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="FIFO" value="1" token="FIFO" description="" />
</bitfield>
</register>
	     <register id="SRC" acronym="SRC" offset="4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT" acronym="A_B_CNT" offset="8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST" acronym="DST" offset="12" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX" acronym="SRC_DST_BIDX" offset="16" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD" acronym="LINK_BCNTRLD" offset="20" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX" acronym="SRC_DST_CIDX" offset="24" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT" acronym="CCNT" offset="28" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
     </group>
     <group id="SHADOW" name="SHADOW" instances="8" base="0x2000" instaddr="0x200" description="SHADOWREG">
	     <register id="ER" acronym="ER" offset="0x0" width="32" description="Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ERH" acronym="ERH" offset="0x4" width="32" description="Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ECR" acronym="ECR" offset="0x8" width="32" description="Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ECRH" acronym="ECRH" offset="0xC" width="32" description="Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESR" acronym="ESR" offset="0x10" width="32" description="Event Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ESRH" acronym="ESRH" offset="0x14" width="32" description="Event Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="CER" acronym="CER" offset="0x18" width="32" description="Chained Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="CERH" acronym="CERH" offset="0x1C" width="32" description="Chained Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EER" acronym="EER" offset="0x20" width="32" description="Event Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EERH" acronym="EERH" offset="0x24" width="32" description="Event Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="EECR" acronym="EECR" offset="0x28" width="32" description="Event Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EECRH" acronym="EECRH" offset="0x2C" width="32" description="Event Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESR" acronym="EESR" offset="0x30" width="32" description="Event Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="EESRH" acronym="EESRH" offset="0x34" width="32" description="Event Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SER" acronym="SER" offset="0x38" width="32" description="Secondary Event Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SERH" acronym="SERH" offset="0x3C" width="32" description="Secondary Event Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="SECR" acronym="SECR" offset="0x40" width="32" description="Secondary Event Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="SECRH" acronym="SECRH" offset="0x44" width="32" description="Secondary Event Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IER" acronym="IER" offset="0x50" width="32" description="Interrupt Enable Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IERH" acronym="IERH" offset="0x54" width="32" description="Interrupt Enable Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IECR" acronym="IECR" offset="0x58" width="32" description="Interrupt Enable Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IECRH" acronym="IECRH" offset="0x5C" width="32" description="Interrupt Enable Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESR" acronym="IESR" offset="0x60" width="32" description="Interrupt Enable Set Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IESRH" acronym="IESRH" offset="0x64" width="32" description="Interrupt Enable Set Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IPR" acronym="IPR" offset="0x68" width="32" description="Interrupt Pending Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="IPRH" acronym="IPRH" offset="0x6C" width="32" description="Interrupt Pending Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="ICR" acronym="ICR" offset="0x70" width="32" description="Interrupt Clear Register">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="ICRH" acronym="ICRH" offset="0x74" width="32" description="Interrupt Clear Register High">
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="IEVAL" acronym="IEVAL" offset="0x78" width="32" description="Interrupt Eval Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Interrupt Evaluate" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Causes Region interrupt output to be pulsed is any enabled IERn and IPRn pending also masked by DRAEn" />
</bitfield>
</register>
	     <register id="QER" acronym="QER" offset="0x80" width="32" description="QDMA Event Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REG" width="8" begin="7" end="0" resetval="0" description="Control for each of the eight QDMA channels." range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEER" acronym="QEER" offset="0x84" width="32" description="QDMA Event Enable Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REG" width="8" begin="7" end="0" resetval="0" description="Control for each of the eight QDMA channels." range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEECR" acronym="QEECR" offset="0x88" width="32" description="QDMA Event Enable Clear Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REG" width="8" begin="7" end="0" resetval="0" description="Control for each of the eight QDMA channels." range="" rwaccess="R"></bitfield>
</register>
	     <register id="QEESR" acronym="QEESR" offset="0x8C" width="32" description="QDMA Event Enable Set Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
	     <register id="QSER" acronym="QSER" offset="0x90" width="32" description="QDMA Secondary Event Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R"></bitfield>
</register>
	     <register id="QSECR" acronym="QSECR" offset="0x94" width="32" description="QDMA Secondary Event Clear Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="W"></bitfield>
</register>
     </group>
</module>
