m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
Z2 !s12c _opt2
R1
R0
R1
Z3 !s12c _opt
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R2
R1
R0
R1
R3
R1
R2
R1
R2
R1
R2
R1
R0
R1
R0
R1
R3
R1
R3
R1
R3
R1
R3
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z4 dC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim
T_opt
!s110 1757494828
V86<m6[SjPce40R:O]XAGA3
Z5 04 11 4 work lab_2_ll_tb fast 0
=11-00be43eaeac0-68c13e2c-22-76b4
R1
Z6 !s12f OEM25U6 
Z7 !s12b OEM100
Z8 !s124 OEM100
Z9 !s135 nogc
Z10 o-quiet -auto_acc_if_foreign -work work +acc -L iCE40UP
Z11 tCvgOpt 0
n@_opt
Z12 OL;O;2024.2;79
R4
T_opt1
!s110 1757539655
VO:S<^FWLJ1JGzCf8Inm=`2
R5
=1-089df44dd27b-68c1ed46-3ba-1080
R1
R6
R7
R8
R9
R10
R11
n@_opt1
R12
R4
T_opt2
!s110 1757525055
VU4@7^H[I?<J3MZTJ<bIIL3
04 20 4 work lab2_ll_two_displays fast 0
R5
=1-089df44dd27b-68c1b43e-36f-af4
R1
!s12f OEM25U11 
R7
R8
R9
R10
R11
n@_opt2
R12
R4
vadder4
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/adder4.sv
Z13 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z14 !s110 1757539933
!i10b 1
!s100 RUUz1CT6h]Xd63i3lam`I2
I?KNjMH7i;Gl:f>feigFj;3
S1
R4
w1757376628
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/adder4.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/adder4.sv
!i122 141
L0 4 7
Z15 VDg1SIo80bB@j0V0VzS_@n1
Z16 OL;L;2024.2;79
r1
!s85 0
31
Z17 !s108 1757539933.000000
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/adder4.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/adder4.sv|
!i113 0
Z18 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R11
vadder4_tb
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/adder4_tb.sv
R13
!s110 1757487524
!i10b 1
!s100 >3Kz=bzgR1<h<jBk65@?_0
InD59LS]]9kVbJo]J`;MV02
S1
R4
w1757487434
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/adder4_tb.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/adder4_tb.sv
!i122 35
L0 4 27
R15
R16
r1
!s85 0
31
!s108 1757487524.000000
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/adder4_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/adder4_tb.sv|
!i113 0
R18
R11
vclk_divider
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv
R13
Z19 !s110 1757539934
!i10b 1
!s100 h>?W=GV4Xa=:NTYeMZl>_2
IZBeWK>9h@oe25c6fZl:zA3
S1
R4
Z20 w1757523324
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv
!i122 142
L0 4 22
R15
R16
r1
!s85 0
31
R17
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv|
!i113 0
R18
R11
vclk_divider_testbench
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv
R13
!s110 1757523468
!i10b 1
!s100 <FXRS2Yn:VC92:1^BYnYW1
Ik^5e7zVM22nG>zSm4@AA70
S1
R4
R20
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv
!i122 96
L0 5 69
R15
R16
r1
!s85 0
31
!s108 1757523468.000000
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv|
!i113 0
R18
R11
vlab2_ll_two_displays
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/lab2_ll_two_displays.sv
R13
R19
!i10b 1
!s100 fYG932b<2PCK_d:`:oDC50
Io6@8_P`SbM9951IP4<3<:1
S1
R4
w1757539611
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/lab2_ll_two_displays.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/lab2_ll_two_displays.sv
!i122 143
L0 5 56
R15
R16
r1
!s85 0
31
Z21 !s108 1757539934.000000
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/lab2_ll_two_displays.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/lab2_ll_two_displays.sv|
!i113 0
R18
R11
vlab_2_ll_tb
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/lab_2_ll_tb.sv
R13
R14
!i10b 1
!s100 `gXi]n[OdCUNz=W`4W<7c3
IS:6d>?3g?L<oHn57k`km^2
S1
R4
w1757539496
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/lab_2_ll_tb.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/lab_2_ll_tb.sv
!i122 140
L0 9 85
R15
R16
r1
!s85 0
31
R17
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/lab_2_ll_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/lab_2_ll_tb.sv|
!i113 0
R18
R11
vmux2
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/mux2.sv
R13
R19
!i10b 1
!s100 Xz:HXcW4mS^02oO97F;l^3
I?M4T?U9<TVDf@fUY@FTzH2
S1
R4
w1757376561
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/mux2.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/mux2.sv
!i122 144
L0 6 8
R15
R16
r1
!s85 0
31
R21
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/mux2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/mux2.sv|
!i113 0
R18
R11
vmux2_tb
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/mux2_tb.sv
R13
!s110 1757486674
!i10b 1
!s100 g2zO6010j_W17]D>[l=>z2
IzfMV?SAI8d[L^hhGzXGnA1
S1
R4
w1757486656
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/mux2_tb.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/mux2_tb.sv
!i122 33
L0 4 29
R15
R16
r1
!s85 0
31
!s108 1757486674.000000
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/mux2_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/mux2_tb.sv|
!i113 0
R18
R11
vseven_seg_display
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv
R13
R19
!i10b 1
!s100 1cjNdcVlj<jAgU<@eEjPL2
Ib1>6hAk;jLET6]??RYHhd3
S1
R4
R20
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv
!i122 145
L0 5 25
R15
R16
r1
!s85 0
31
R21
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv|
!i113 0
R18
R11
vseven_seg_tb
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv
R13
!s110 1757481243
!i10b 1
!s100 Wc?BDP3`[Lo?B<3k3O]zB3
ICRhZIZ76VBl<JaOUDezS81
S1
R4
w1757481238
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv
!i122 28
L0 4 57
R15
R16
r1
!s85 0
31
!s108 1757481243.000000
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv|
!i113 0
R18
R11
