#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 25 16:56:13 2019
# Process ID: 3260
# Current directory: E:/FPGA_projects/TOF_4Ports
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4004 E:\FPGA_projects\TOF_4Ports\TOF_4Ports.xpr
# Log file: E:/FPGA_projects/TOF_4Ports/vivado.log
# Journal file: E:/FPGA_projects/TOF_4Ports\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_projects/TOF_4Ports/TOF_4Ports.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/FPGA_projects/TOF_4Ports/TOF_4Ports.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files E:/FPGA_projects/TOF_4Ports/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj] -no_script -reset -force -quiet
remove_files  E:/FPGA_projects/TOF_4Ports/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
file copy -force E:/FPGA_projects/TOF_4Ports/TOF_4Ports.runs/impl_1/design_1_wrapper.sysdef E:/FPGA_projects/TOF_4Ports/TOF_4Ports.sdk/design_1_wrapper.hdf

