// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config13_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_23_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23
);


output   ap_ready;
input  [14:0] data_0_val;
input  [14:0] data_1_val;
input  [14:0] data_2_val;
input  [14:0] data_3_val;
input  [14:0] data_4_val;
input  [14:0] data_5_val;
input  [14:0] data_6_val;
input  [14:0] data_7_val;
input  [14:0] data_8_val;
input  [14:0] data_9_val;
input  [14:0] data_10_val;
input  [14:0] data_11_val;
input  [14:0] data_12_val;
input  [14:0] data_13_val;
input  [14:0] data_14_val;
input  [14:0] data_15_val;
input  [14:0] data_16_val;
input  [14:0] data_17_val;
input  [14:0] data_18_val;
input  [14:0] data_19_val;
input  [14:0] data_20_val;
input  [14:0] data_21_val;
input  [14:0] data_22_val;
input  [14:0] data_23_val;
output  [14:0] ap_return_0;
output  [14:0] ap_return_1;
output  [14:0] ap_return_2;
output  [14:0] ap_return_3;
output  [14:0] ap_return_4;
output  [14:0] ap_return_5;
output  [14:0] ap_return_6;
output  [14:0] ap_return_7;
output  [14:0] ap_return_8;
output  [14:0] ap_return_9;
output  [14:0] ap_return_10;
output  [14:0] ap_return_11;
output  [14:0] ap_return_12;
output  [14:0] ap_return_13;
output  [14:0] ap_return_14;
output  [14:0] ap_return_15;
output  [14:0] ap_return_16;
output  [14:0] ap_return_17;
output  [14:0] ap_return_18;
output  [14:0] ap_return_19;
output  [14:0] ap_return_20;
output  [14:0] ap_return_21;
output  [14:0] ap_return_22;
output  [14:0] ap_return_23;

wire   [22:0] y_fu_248_p3;
wire   [22:0] add_ln54_fu_256_p2;
wire   [22:0] y_32_fu_272_p3;
wire   [22:0] add_ln54_48_fu_280_p2;
wire   [22:0] y_11_fu_296_p3;
wire   [22:0] add_ln54_49_fu_304_p2;
wire   [22:0] y_12_fu_320_p3;
wire   [22:0] add_ln54_50_fu_328_p2;
wire   [22:0] y_13_fu_344_p3;
wire   [22:0] add_ln54_51_fu_352_p2;
wire   [22:0] y_14_fu_368_p3;
wire   [22:0] add_ln54_52_fu_376_p2;
wire   [22:0] y_15_fu_392_p3;
wire   [22:0] add_ln54_53_fu_400_p2;
wire   [22:0] y_16_fu_416_p3;
wire   [22:0] add_ln54_54_fu_424_p2;
wire   [22:0] y_17_fu_440_p3;
wire   [22:0] add_ln54_55_fu_448_p2;
wire   [22:0] y_18_fu_464_p3;
wire   [22:0] add_ln54_56_fu_472_p2;
wire   [22:0] y_19_fu_488_p3;
wire   [22:0] add_ln54_57_fu_496_p2;
wire   [22:0] y_20_fu_512_p3;
wire   [22:0] add_ln54_58_fu_520_p2;
wire   [22:0] y_21_fu_536_p3;
wire   [22:0] add_ln54_59_fu_544_p2;
wire   [22:0] y_22_fu_560_p3;
wire   [22:0] add_ln54_60_fu_568_p2;
wire   [22:0] y_23_fu_584_p3;
wire   [22:0] add_ln54_61_fu_592_p2;
wire   [22:0] y_24_fu_608_p3;
wire   [22:0] add_ln54_62_fu_616_p2;
wire   [22:0] y_25_fu_632_p3;
wire   [22:0] add_ln54_63_fu_640_p2;
wire   [22:0] y_26_fu_656_p3;
wire   [22:0] add_ln54_64_fu_664_p2;
wire   [22:0] y_27_fu_680_p3;
wire   [22:0] add_ln54_65_fu_688_p2;
wire   [22:0] y_28_fu_704_p3;
wire   [22:0] add_ln54_66_fu_712_p2;
wire   [22:0] y_29_fu_728_p3;
wire   [22:0] add_ln54_67_fu_736_p2;
wire   [22:0] y_30_fu_752_p3;
wire   [22:0] add_ln54_68_fu_760_p2;

assign add_ln54_48_fu_280_p2 = ($signed(y_32_fu_272_p3) + $signed(23'd8387072));

assign add_ln54_49_fu_304_p2 = ($signed(y_11_fu_296_p3) + $signed(23'd8388096));

assign add_ln54_50_fu_328_p2 = ($signed(y_12_fu_320_p3) + $signed(23'd8384512));

assign add_ln54_51_fu_352_p2 = (y_13_fu_344_p3 + 23'd512);

assign add_ln54_52_fu_376_p2 = (y_14_fu_368_p3 + 23'd1024);

assign add_ln54_53_fu_400_p2 = ($signed(y_15_fu_392_p3) + $signed(23'd8385024));

assign add_ln54_54_fu_424_p2 = ($signed(y_16_fu_416_p3) + $signed(23'd8386048));

assign add_ln54_55_fu_448_p2 = ($signed(y_17_fu_440_p3) + $signed(23'd8386048));

assign add_ln54_56_fu_472_p2 = (y_18_fu_464_p3 + 23'd6144);

assign add_ln54_57_fu_496_p2 = (y_19_fu_488_p3 + 23'd1024);

assign add_ln54_58_fu_520_p2 = (y_20_fu_512_p3 + 23'd3584);

assign add_ln54_59_fu_544_p2 = ($signed(y_21_fu_536_p3) + $signed(23'd8387072));

assign add_ln54_60_fu_568_p2 = (y_22_fu_560_p3 + 23'd3584);

assign add_ln54_61_fu_592_p2 = ($signed(y_23_fu_584_p3) + $signed(23'd8387584));

assign add_ln54_62_fu_616_p2 = (y_24_fu_608_p3 + 23'd3072);

assign add_ln54_63_fu_640_p2 = (y_25_fu_632_p3 + 23'd5632);

assign add_ln54_64_fu_664_p2 = ($signed(y_26_fu_656_p3) + $signed(23'd8386560));

assign add_ln54_65_fu_688_p2 = (y_27_fu_680_p3 + 23'd512);

assign add_ln54_66_fu_712_p2 = (y_28_fu_704_p3 + 23'd5632);

assign add_ln54_67_fu_736_p2 = ($signed(y_29_fu_728_p3) + $signed(23'd8388096));

assign add_ln54_68_fu_760_p2 = (y_30_fu_752_p3 + 23'd2048);

assign add_ln54_fu_256_p2 = ($signed(y_fu_248_p3) + $signed(23'd8387584));

assign ap_ready = 1'b1;

assign y_11_fu_296_p3 = {{data_2_val}, {8'd0}};

assign y_12_fu_320_p3 = {{data_3_val}, {8'd0}};

assign y_13_fu_344_p3 = {{data_4_val}, {8'd0}};

assign y_14_fu_368_p3 = {{data_5_val}, {8'd0}};

assign y_15_fu_392_p3 = {{data_6_val}, {8'd0}};

assign y_16_fu_416_p3 = {{data_7_val}, {8'd0}};

assign y_17_fu_440_p3 = {{data_8_val}, {8'd0}};

assign y_18_fu_464_p3 = {{data_9_val}, {8'd0}};

assign y_19_fu_488_p3 = {{data_10_val}, {8'd0}};

assign y_20_fu_512_p3 = {{data_11_val}, {8'd0}};

assign y_21_fu_536_p3 = {{data_12_val}, {8'd0}};

assign y_22_fu_560_p3 = {{data_13_val}, {8'd0}};

assign y_23_fu_584_p3 = {{data_14_val}, {8'd0}};

assign y_24_fu_608_p3 = {{data_15_val}, {8'd0}};

assign y_25_fu_632_p3 = {{data_17_val}, {8'd0}};

assign y_26_fu_656_p3 = {{data_18_val}, {8'd0}};

assign y_27_fu_680_p3 = {{data_19_val}, {8'd0}};

assign y_28_fu_704_p3 = {{data_20_val}, {8'd0}};

assign y_29_fu_728_p3 = {{data_22_val}, {8'd0}};

assign y_30_fu_752_p3 = {{data_23_val}, {8'd0}};

assign y_32_fu_272_p3 = {{data_1_val}, {8'd0}};

assign y_fu_248_p3 = {{data_0_val}, {8'd0}};

assign ap_return_0 = {{add_ln54_fu_256_p2[22:8]}};

assign ap_return_1 = {{add_ln54_48_fu_280_p2[22:8]}};

assign ap_return_10 = {{add_ln54_57_fu_496_p2[22:8]}};

assign ap_return_11 = {{add_ln54_58_fu_520_p2[22:8]}};

assign ap_return_12 = {{add_ln54_59_fu_544_p2[22:8]}};

assign ap_return_13 = {{add_ln54_60_fu_568_p2[22:8]}};

assign ap_return_14 = {{add_ln54_61_fu_592_p2[22:8]}};

assign ap_return_15 = {{add_ln54_62_fu_616_p2[22:8]}};

assign ap_return_16 = data_16_val;

assign ap_return_17 = {{add_ln54_63_fu_640_p2[22:8]}};

assign ap_return_18 = {{add_ln54_64_fu_664_p2[22:8]}};

assign ap_return_19 = {{add_ln54_65_fu_688_p2[22:8]}};

assign ap_return_2 = {{add_ln54_49_fu_304_p2[22:8]}};

assign ap_return_20 = {{add_ln54_66_fu_712_p2[22:8]}};

assign ap_return_21 = data_21_val;

assign ap_return_22 = {{add_ln54_67_fu_736_p2[22:8]}};

assign ap_return_23 = {{add_ln54_68_fu_760_p2[22:8]}};

assign ap_return_3 = {{add_ln54_50_fu_328_p2[22:8]}};

assign ap_return_4 = {{add_ln54_51_fu_352_p2[22:8]}};

assign ap_return_5 = {{add_ln54_52_fu_376_p2[22:8]}};

assign ap_return_6 = {{add_ln54_53_fu_400_p2[22:8]}};

assign ap_return_7 = {{add_ln54_54_fu_424_p2[22:8]}};

assign ap_return_8 = {{add_ln54_55_fu_448_p2[22:8]}};

assign ap_return_9 = {{add_ln54_56_fu_472_p2[22:8]}};

endmodule //myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config13_s
