==============================================================
File generated on Tue Aug 25 17:49:27 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMFinterrupt2.cpp' ... 
WARNING: [HLS 200-40] In file included from CMFinterrupt2.cpp:1:
In file included from ./CMFinterrupt2.h:5:
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
WARNING: [HLS 200-40] In file included from CMFinterrupt2.cpp:1:
CMFinterrupt2.cpp:19:9: warning: expression result unused [-Wunused-value]
        *Saida2++;
        ^~~~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 101.191 ; gain = 16.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 101.191 ; gain = 16.426
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'CMFinterrupt2' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Aug 25 17:53:37 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMFinterrupt2.cpp' ... 
WARNING: [HLS 200-40] In file included from CMFinterrupt2.cpp:1:
In file included from ./CMFinterrupt2.h:5:
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 101.117 ; gain = 16.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.117 ; gain = 16.406
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'CMFinterrupt2' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Aug 25 17:59:59 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMFinterrupt2.cpp' ... 
WARNING: [HLS 200-40] In file included from CMFinterrupt2.cpp:1:
In file included from ./CMFinterrupt2.h:5:
C:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.289 ; gain = 16.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.289 ; gain = 16.406
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'CMFinterrupt2' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Aug 25 18:01:31 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMFinterrupt2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 100.949 ; gain = 16.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 100.949 ; gain = 16.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 102.188 ; gain = 17.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 102.441 ; gain = 17.957
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 123.305 ; gain = 38.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.305 ; gain = 38.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMFinterrupt2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMFinterrupt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.017 seconds; current allocated memory: 74.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 74.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMFinterrupt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFinterrupt2/sinc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFinterrupt2/Saida1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFinterrupt2/Saida2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CMFinterrupt2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'aux_sinc' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'aux_saida2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMFinterrupt2'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 74.419 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 123.305 ; gain = 38.820
INFO: [SYSC 207-301] Generating SystemC RTL for CMFinterrupt2.
INFO: [VHDL 208-304] Generating VHDL RTL for CMFinterrupt2.
INFO: [VLOG 209-307] Generating Verilog RTL for CMFinterrupt2.
INFO: [HLS 200-112] Total elapsed time: 22.15 seconds; peak allocated memory: 74.419 MB.
