$date
	Wed Feb  9 07:27:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module inst_fetch_tb $end
$var wire 32 ! inst [31:0] $end
$var reg 1 " CLOCK $end
$var reg 1 # rstn $end
$scope module inst_fetch0 $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var wire 1 $ rom_ce $end
$var wire 6 % pc [5:0] $end
$var wire 32 & inst_o [31:0] $end
$scope module pc_reg0 $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var reg 1 $ ce $end
$var reg 6 ' pc [5:0] $end
$upscope $end
$scope module rom_0 $end
$var wire 6 ( addr [5:0] $end
$var wire 1 $ ce $end
$var reg 32 ) inst [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
x$
1#
0"
bx !
$end
#10
b0 !
b0 &
b0 )
0$
1"
#20
0"
#30
b0 %
b0 '
b0 (
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#195
0#
#200
0"
#210
bx !
bx &
bx )
1$
1"
#220
0"
#230
b1 %
b1 '
b1 (
1"
#240
0"
#250
b10 %
b10 '
b10 (
1"
#260
0"
#270
b11 %
b11 '
b11 (
1"
#280
0"
#290
b100 %
b100 '
b100 (
1"
#300
0"
#310
b101 %
b101 '
b101 (
1"
#320
0"
#330
b110 %
b110 '
b110 (
1"
#340
0"
#350
b111 %
b111 '
b111 (
1"
#360
0"
#370
b1000 %
b1000 '
b1000 (
1"
#380
0"
#390
b1001 %
b1001 '
b1001 (
1"
#400
0"
#410
b1010 %
b1010 '
b1010 (
1"
#420
0"
#430
b1011 %
b1011 '
b1011 (
1"
#440
0"
#450
b1100 %
b1100 '
b1100 (
1"
#460
0"
#470
b1101 %
b1101 '
b1101 (
1"
#480
0"
#490
b1110 %
b1110 '
b1110 (
1"
#500
0"
#510
b1111 %
b1111 '
b1111 (
1"
#520
0"
#530
b10000 %
b10000 '
b10000 (
1"
#540
0"
#550
b10001 %
b10001 '
b10001 (
1"
#560
0"
#570
b10010 %
b10010 '
b10010 (
1"
#580
0"
#590
b10011 %
b10011 '
b10011 (
1"
#600
0"
#610
b10100 %
b10100 '
b10100 (
1"
#620
0"
#630
b10101 %
b10101 '
b10101 (
1"
#640
0"
#650
b10110 %
b10110 '
b10110 (
1"
#660
0"
#670
b10111 %
b10111 '
b10111 (
1"
#680
0"
#690
b11000 %
b11000 '
b11000 (
1"
#700
0"
#710
b11001 %
b11001 '
b11001 (
1"
#720
0"
#730
b11010 %
b11010 '
b11010 (
1"
#740
0"
#750
b11011 %
b11011 '
b11011 (
1"
#760
0"
#770
b11100 %
b11100 '
b11100 (
1"
#780
0"
#790
b11101 %
b11101 '
b11101 (
1"
#800
0"
#810
b11110 %
b11110 '
b11110 (
1"
#820
0"
#830
b11111 %
b11111 '
b11111 (
1"
#840
0"
#850
b100000 %
b100000 '
b100000 (
1"
#860
0"
#870
b100001 %
b100001 '
b100001 (
1"
#880
0"
#890
b100010 %
b100010 '
b100010 (
1"
#900
0"
#910
b100011 %
b100011 '
b100011 (
1"
#920
0"
#930
b100100 %
b100100 '
b100100 (
1"
#940
0"
#950
b100101 %
b100101 '
b100101 (
1"
#960
0"
#970
b100110 %
b100110 '
b100110 (
1"
#980
0"
#990
b100111 %
b100111 '
b100111 (
1"
#1000
0"
#1010
b101000 %
b101000 '
b101000 (
1"
#1020
0"
#1030
b101001 %
b101001 '
b101001 (
1"
#1040
0"
#1050
b101010 %
b101010 '
b101010 (
1"
#1060
0"
#1070
b101011 %
b101011 '
b101011 (
1"
#1080
0"
#1090
b101100 %
b101100 '
b101100 (
1"
#1100
0"
#1110
b101101 %
b101101 '
b101101 (
1"
#1120
0"
#1130
b101110 %
b101110 '
b101110 (
1"
#1140
0"
#1150
b101111 %
b101111 '
b101111 (
1"
#1160
0"
#1170
b110000 %
b110000 '
b110000 (
1"
#1180
0"
#1190
b110001 %
b110001 '
b110001 (
1"
#1195
