// Seed: 11425651
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd93,
    parameter id_6  = 32'd56,
    parameter id_7  = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  output wor id_10;
  output wire id_9;
  output wire id_8;
  output wire _id_7;
  input wire _id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  and primCall (id_1, id_14, id_5, id_13, id_4, id_3);
  output logic [7:0] id_2;
  output wire id_1;
  assign id_10 = 1;
  wire id_11;
  wand _id_12 = -1;
  logic [id_6 : ~  1] id_13;
  ;
  logic [1 : id_7] id_14;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13,
      id_13,
      id_9,
      id_13,
      id_11,
      id_4,
      id_14,
      id_11,
      id_11,
      id_3,
      id_4,
      id_14,
      id_4,
      id_14,
      id_11,
      id_14,
      id_3,
      id_14,
      id_11
  );
  assign id_1 = id_13;
  assign id_10 = id_5[id_12];
  assign id_2[-1] = id_6;
endmodule
