
HC595.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001174  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001280  08001280  00011280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012a4  080012a4  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  080012a4  080012a4  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  080012a4  080012a4  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012a4  080012a4  000112a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080012a8  080012a8  000112a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  080012ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000018  080012c4  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  080012c4  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002eb3  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000d9b  00000000  00000000  00022ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003e0  00000000  00000000  00023c90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000358  00000000  00000000  00024070  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00011fcf  00000000  00000000  000243c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003a4a  00000000  00000000  00036397  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00061802  00000000  00000000  00039de1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0009b5e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d84  00000000  00000000  0009b660  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08001268 	.word	0x08001268

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08001268 	.word	0x08001268

0800014c <HC595_Write>:

void SystemClock_Config(void);
static void MX_GPIO_Init(void);

void HC595_Write(uint8_t data)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 8000156:	2300      	movs	r3, #0
 8000158:	73fb      	strb	r3, [r7, #15]
 800015a:	e01f      	b.n	800019c <HC595_Write+0x50>
	{
		if(((data<<i)&0x80)==0x80)
 800015c:	79fa      	ldrb	r2, [r7, #7]
 800015e:	7bfb      	ldrb	r3, [r7, #15]
 8000160:	fa02 f303 	lsl.w	r3, r2, r3
 8000164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000168:	2b00      	cmp	r3, #0
 800016a:	d005      	beq.n	8000178 <HC595_Write+0x2c>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800016c:	2201      	movs	r2, #1
 800016e:	2104      	movs	r1, #4
 8000170:	480e      	ldr	r0, [pc, #56]	; (80001ac <HC595_Write+0x60>)
 8000172:	f000 fc4b 	bl	8000a0c <HAL_GPIO_WritePin>
 8000176:	e004      	b.n	8000182 <HC595_Write+0x36>
		}
		else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2,GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	2104      	movs	r1, #4
 800017c:	480b      	ldr	r0, [pc, #44]	; (80001ac <HC595_Write+0x60>)
 800017e:	f000 fc45 	bl	8000a0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1,GPIO_PIN_SET);
 8000182:	2201      	movs	r2, #1
 8000184:	2102      	movs	r1, #2
 8000186:	4809      	ldr	r0, [pc, #36]	; (80001ac <HC595_Write+0x60>)
 8000188:	f000 fc40 	bl	8000a0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1,GPIO_PIN_RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	2102      	movs	r1, #2
 8000190:	4806      	ldr	r0, [pc, #24]	; (80001ac <HC595_Write+0x60>)
 8000192:	f000 fc3b 	bl	8000a0c <HAL_GPIO_WritePin>
	for(i = 0; i < 8; i++)
 8000196:	7bfb      	ldrb	r3, [r7, #15]
 8000198:	3301      	adds	r3, #1
 800019a:	73fb      	strb	r3, [r7, #15]
 800019c:	7bfb      	ldrb	r3, [r7, #15]
 800019e:	2b07      	cmp	r3, #7
 80001a0:	d9dc      	bls.n	800015c <HC595_Write+0x10>

	}
}
 80001a2:	bf00      	nop
 80001a4:	3710      	adds	r7, #16
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	40010800 	.word	0x40010800

080001b0 <out_data>:

void out_data(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3,GPIO_PIN_SET);
 80001b4:	2201      	movs	r2, #1
 80001b6:	2108      	movs	r1, #8
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <out_data+0x1c>)
 80001ba:	f000 fc27 	bl	8000a0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3,GPIO_PIN_RESET);
 80001be:	2200      	movs	r2, #0
 80001c0:	2108      	movs	r1, #8
 80001c2:	4802      	ldr	r0, [pc, #8]	; (80001cc <out_data+0x1c>)
 80001c4:	f000 fc22 	bl	8000a0c <HAL_GPIO_WritePin>
}
 80001c8:	bf00      	nop
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	40010800 	.word	0x40010800

080001d0 <main>:

int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b082      	sub	sp, #8
 80001d4:	af00      	add	r7, sp, #0

  HAL_Init();
 80001d6:	f000 f95f 	bl	8000498 <HAL_Init>


  SystemClock_Config();
 80001da:	f000 f833 	bl	8000244 <SystemClock_Config>


  MX_GPIO_Init();
 80001de:	f000 f86d 	bl	80002bc <MX_GPIO_Init>

  uint8_t count;
  while (1)
  {

	  for(count = 0; count <= 100; count++)
 80001e2:	2300      	movs	r3, #0
 80001e4:	71fb      	strb	r3, [r7, #7]
 80001e6:	e024      	b.n	8000232 <main+0x62>
	  {
		  HC595_Write(LED[count%10]);
 80001e8:	79fa      	ldrb	r2, [r7, #7]
 80001ea:	4b14      	ldr	r3, [pc, #80]	; (800023c <main+0x6c>)
 80001ec:	fba3 1302 	umull	r1, r3, r3, r2
 80001f0:	08d9      	lsrs	r1, r3, #3
 80001f2:	460b      	mov	r3, r1
 80001f4:	009b      	lsls	r3, r3, #2
 80001f6:	440b      	add	r3, r1
 80001f8:	005b      	lsls	r3, r3, #1
 80001fa:	1ad3      	subs	r3, r2, r3
 80001fc:	b2db      	uxtb	r3, r3
 80001fe:	461a      	mov	r2, r3
 8000200:	4b0f      	ldr	r3, [pc, #60]	; (8000240 <main+0x70>)
 8000202:	5c9b      	ldrb	r3, [r3, r2]
 8000204:	4618      	mov	r0, r3
 8000206:	f7ff ffa1 	bl	800014c <HC595_Write>
		  HC595_Write(LED[count/10]);
 800020a:	79fb      	ldrb	r3, [r7, #7]
 800020c:	4a0b      	ldr	r2, [pc, #44]	; (800023c <main+0x6c>)
 800020e:	fba2 2303 	umull	r2, r3, r2, r3
 8000212:	08db      	lsrs	r3, r3, #3
 8000214:	b2db      	uxtb	r3, r3
 8000216:	461a      	mov	r2, r3
 8000218:	4b09      	ldr	r3, [pc, #36]	; (8000240 <main+0x70>)
 800021a:	5c9b      	ldrb	r3, [r3, r2]
 800021c:	4618      	mov	r0, r3
 800021e:	f7ff ff95 	bl	800014c <HC595_Write>
		  out_data();
 8000222:	f7ff ffc5 	bl	80001b0 <out_data>
		  HAL_Delay(200);
 8000226:	20c8      	movs	r0, #200	; 0xc8
 8000228:	f000 f998 	bl	800055c <HAL_Delay>
	  for(count = 0; count <= 100; count++)
 800022c:	79fb      	ldrb	r3, [r7, #7]
 800022e:	3301      	adds	r3, #1
 8000230:	71fb      	strb	r3, [r7, #7]
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	2b64      	cmp	r3, #100	; 0x64
 8000236:	d9d7      	bls.n	80001e8 <main+0x18>
 8000238:	e7d3      	b.n	80001e2 <main+0x12>
 800023a:	bf00      	nop
 800023c:	cccccccd 	.word	0xcccccccd
 8000240:	20000000 	.word	0x20000000

08000244 <SystemClock_Config>:

}


void SystemClock_Config(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b090      	sub	sp, #64	; 0x40
 8000248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800024a:	f107 0318 	add.w	r3, r7, #24
 800024e:	2228      	movs	r2, #40	; 0x28
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f001 f800 	bl	8001258 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000258:	1d3b      	adds	r3, r7, #4
 800025a:	2200      	movs	r2, #0
 800025c:	601a      	str	r2, [r3, #0]
 800025e:	605a      	str	r2, [r3, #4]
 8000260:	609a      	str	r2, [r3, #8]
 8000262:	60da      	str	r2, [r3, #12]
 8000264:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000266:	2302      	movs	r3, #2
 8000268:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800026a:	2301      	movs	r3, #1
 800026c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800026e:	2310      	movs	r3, #16
 8000270:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000272:	2300      	movs	r3, #0
 8000274:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000276:	f107 0318 	add.w	r3, r7, #24
 800027a:	4618      	mov	r0, r3
 800027c:	f000 fbde 	bl	8000a3c <HAL_RCC_OscConfig>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	d001      	beq.n	800028a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000286:	f000 f84b 	bl	8000320 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028a:	230f      	movs	r3, #15
 800028c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800028e:	2300      	movs	r3, #0
 8000290:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000292:	2300      	movs	r3, #0
 8000294:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800029a:	2300      	movs	r3, #0
 800029c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	2100      	movs	r1, #0
 80002a2:	4618      	mov	r0, r3
 80002a4:	f000 fe4a 	bl	8000f3c <HAL_RCC_ClockConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ae:	f000 f837 	bl	8000320 <Error_Handler>
  }
}
 80002b2:	bf00      	nop
 80002b4:	3740      	adds	r7, #64	; 0x40
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
	...

080002bc <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b086      	sub	sp, #24
 80002c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c2:	f107 0308 	add.w	r3, r7, #8
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002d0:	4b11      	ldr	r3, [pc, #68]	; (8000318 <MX_GPIO_Init+0x5c>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	4a10      	ldr	r2, [pc, #64]	; (8000318 <MX_GPIO_Init+0x5c>)
 80002d6:	f043 0304 	orr.w	r3, r3, #4
 80002da:	6193      	str	r3, [r2, #24]
 80002dc:	4b0e      	ldr	r3, [pc, #56]	; (8000318 <MX_GPIO_Init+0x5c>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	f003 0304 	and.w	r3, r3, #4
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80002e8:	2200      	movs	r2, #0
 80002ea:	210e      	movs	r1, #14
 80002ec:	480b      	ldr	r0, [pc, #44]	; (800031c <MX_GPIO_Init+0x60>)
 80002ee:	f000 fb8d 	bl	8000a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80002f2:	230e      	movs	r3, #14
 80002f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f6:	2301      	movs	r3, #1
 80002f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fa:	2300      	movs	r3, #0
 80002fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002fe:	2302      	movs	r3, #2
 8000300:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000302:	f107 0308 	add.w	r3, r7, #8
 8000306:	4619      	mov	r1, r3
 8000308:	4804      	ldr	r0, [pc, #16]	; (800031c <MX_GPIO_Init+0x60>)
 800030a:	f000 fa2d 	bl	8000768 <HAL_GPIO_Init>

}
 800030e:	bf00      	nop
 8000310:	3718      	adds	r7, #24
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	40021000 	.word	0x40021000
 800031c:	40010800 	.word	0x40010800

08000320 <Error_Handler>:


void Error_Handler(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0

}
 8000324:	bf00      	nop
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr

0800032c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000332:	4b15      	ldr	r3, [pc, #84]	; (8000388 <HAL_MspInit+0x5c>)
 8000334:	699b      	ldr	r3, [r3, #24]
 8000336:	4a14      	ldr	r2, [pc, #80]	; (8000388 <HAL_MspInit+0x5c>)
 8000338:	f043 0301 	orr.w	r3, r3, #1
 800033c:	6193      	str	r3, [r2, #24]
 800033e:	4b12      	ldr	r3, [pc, #72]	; (8000388 <HAL_MspInit+0x5c>)
 8000340:	699b      	ldr	r3, [r3, #24]
 8000342:	f003 0301 	and.w	r3, r3, #1
 8000346:	60bb      	str	r3, [r7, #8]
 8000348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800034a:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <HAL_MspInit+0x5c>)
 800034c:	69db      	ldr	r3, [r3, #28]
 800034e:	4a0e      	ldr	r2, [pc, #56]	; (8000388 <HAL_MspInit+0x5c>)
 8000350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000354:	61d3      	str	r3, [r2, #28]
 8000356:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <HAL_MspInit+0x5c>)
 8000358:	69db      	ldr	r3, [r3, #28]
 800035a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800035e:	607b      	str	r3, [r7, #4]
 8000360:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000362:	4b0a      	ldr	r3, [pc, #40]	; (800038c <HAL_MspInit+0x60>)
 8000364:	685b      	ldr	r3, [r3, #4]
 8000366:	60fb      	str	r3, [r7, #12]
 8000368:	68fb      	ldr	r3, [r7, #12]
 800036a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800036e:	60fb      	str	r3, [r7, #12]
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000376:	60fb      	str	r3, [r7, #12]
 8000378:	4a04      	ldr	r2, [pc, #16]	; (800038c <HAL_MspInit+0x60>)
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800037e:	bf00      	nop
 8000380:	3714      	adds	r7, #20
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr
 8000388:	40021000 	.word	0x40021000
 800038c:	40010000 	.word	0x40010000

08000390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000394:	bf00      	nop
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr

0800039c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003a0:	e7fe      	b.n	80003a0 <HardFault_Handler+0x4>

080003a2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003a6:	e7fe      	b.n	80003a6 <MemManage_Handler+0x4>

080003a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003ac:	e7fe      	b.n	80003ac <BusFault_Handler+0x4>

080003ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003ae:	b480      	push	{r7}
 80003b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003b2:	e7fe      	b.n	80003b2 <UsageFault_Handler+0x4>

080003b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003b8:	bf00      	nop
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bc80      	pop	{r7}
 80003be:	4770      	bx	lr

080003c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bc80      	pop	{r7}
 80003ca:	4770      	bx	lr

080003cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bc80      	pop	{r7}
 80003d6:	4770      	bx	lr

080003d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003dc:	f000 f8a2 	bl	8000524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003e0:	bf00      	nop
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80003e8:	4b15      	ldr	r3, [pc, #84]	; (8000440 <SystemInit+0x5c>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a14      	ldr	r2, [pc, #80]	; (8000440 <SystemInit+0x5c>)
 80003ee:	f043 0301 	orr.w	r3, r3, #1
 80003f2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <SystemInit+0x5c>)
 80003f6:	685a      	ldr	r2, [r3, #4]
 80003f8:	4911      	ldr	r1, [pc, #68]	; (8000440 <SystemInit+0x5c>)
 80003fa:	4b12      	ldr	r3, [pc, #72]	; (8000444 <SystemInit+0x60>)
 80003fc:	4013      	ands	r3, r2
 80003fe:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000400:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <SystemInit+0x5c>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a0e      	ldr	r2, [pc, #56]	; (8000440 <SystemInit+0x5c>)
 8000406:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800040a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800040e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000410:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <SystemInit+0x5c>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a0a      	ldr	r2, [pc, #40]	; (8000440 <SystemInit+0x5c>)
 8000416:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800041a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800041c:	4b08      	ldr	r3, [pc, #32]	; (8000440 <SystemInit+0x5c>)
 800041e:	685b      	ldr	r3, [r3, #4]
 8000420:	4a07      	ldr	r2, [pc, #28]	; (8000440 <SystemInit+0x5c>)
 8000422:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000426:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <SystemInit+0x5c>)
 800042a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800042e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000430:	4b05      	ldr	r3, [pc, #20]	; (8000448 <SystemInit+0x64>)
 8000432:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000436:	609a      	str	r2, [r3, #8]
#endif 
}
 8000438:	bf00      	nop
 800043a:	46bd      	mov	sp, r7
 800043c:	bc80      	pop	{r7}
 800043e:	4770      	bx	lr
 8000440:	40021000 	.word	0x40021000
 8000444:	f8ff0000 	.word	0xf8ff0000
 8000448:	e000ed00 	.word	0xe000ed00

0800044c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800044c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800044e:	e003      	b.n	8000458 <LoopCopyDataInit>

08000450 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000450:	4b0b      	ldr	r3, [pc, #44]	; (8000480 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000452:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000454:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000456:	3104      	adds	r1, #4

08000458 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000458:	480a      	ldr	r0, [pc, #40]	; (8000484 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800045a:	4b0b      	ldr	r3, [pc, #44]	; (8000488 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800045c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800045e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000460:	d3f6      	bcc.n	8000450 <CopyDataInit>
  ldr r2, =_sbss
 8000462:	4a0a      	ldr	r2, [pc, #40]	; (800048c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000464:	e002      	b.n	800046c <LoopFillZerobss>

08000466 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000466:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000468:	f842 3b04 	str.w	r3, [r2], #4

0800046c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800046c:	4b08      	ldr	r3, [pc, #32]	; (8000490 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800046e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000470:	d3f9      	bcc.n	8000466 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000472:	f7ff ffb7 	bl	80003e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000476:	f000 fecb 	bl	8001210 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800047a:	f7ff fea9 	bl	80001d0 <main>
  bx lr
 800047e:	4770      	bx	lr
  ldr r3, =_sidata
 8000480:	080012ac 	.word	0x080012ac
  ldr r0, =_sdata
 8000484:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000488:	20000018 	.word	0x20000018
  ldr r2, =_sbss
 800048c:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 8000490:	20000038 	.word	0x20000038

08000494 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000494:	e7fe      	b.n	8000494 <ADC1_2_IRQHandler>
	...

08000498 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800049c:	4b08      	ldr	r3, [pc, #32]	; (80004c0 <HAL_Init+0x28>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a07      	ldr	r2, [pc, #28]	; (80004c0 <HAL_Init+0x28>)
 80004a2:	f043 0310 	orr.w	r3, r3, #16
 80004a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a8:	2003      	movs	r0, #3
 80004aa:	f000 f929 	bl	8000700 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004ae:	2000      	movs	r0, #0
 80004b0:	f000 f808 	bl	80004c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004b4:	f7ff ff3a 	bl	800032c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004b8:	2300      	movs	r3, #0
}
 80004ba:	4618      	mov	r0, r3
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	40022000 	.word	0x40022000

080004c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004cc:	4b12      	ldr	r3, [pc, #72]	; (8000518 <HAL_InitTick+0x54>)
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	4b12      	ldr	r3, [pc, #72]	; (800051c <HAL_InitTick+0x58>)
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	4619      	mov	r1, r3
 80004d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004da:	fbb3 f3f1 	udiv	r3, r3, r1
 80004de:	fbb2 f3f3 	udiv	r3, r2, r3
 80004e2:	4618      	mov	r0, r3
 80004e4:	f000 f933 	bl	800074e <HAL_SYSTICK_Config>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004ee:	2301      	movs	r3, #1
 80004f0:	e00e      	b.n	8000510 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	2b0f      	cmp	r3, #15
 80004f6:	d80a      	bhi.n	800050e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004f8:	2200      	movs	r2, #0
 80004fa:	6879      	ldr	r1, [r7, #4]
 80004fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000500:	f000 f909 	bl	8000716 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000504:	4a06      	ldr	r2, [pc, #24]	; (8000520 <HAL_InitTick+0x5c>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800050a:	2300      	movs	r3, #0
 800050c:	e000      	b.n	8000510 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800050e:	2301      	movs	r3, #1
}
 8000510:	4618      	mov	r0, r3
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	2000000c 	.word	0x2000000c
 800051c:	20000014 	.word	0x20000014
 8000520:	20000010 	.word	0x20000010

08000524 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000528:	4b05      	ldr	r3, [pc, #20]	; (8000540 <HAL_IncTick+0x1c>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	461a      	mov	r2, r3
 800052e:	4b05      	ldr	r3, [pc, #20]	; (8000544 <HAL_IncTick+0x20>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4413      	add	r3, r2
 8000534:	4a03      	ldr	r2, [pc, #12]	; (8000544 <HAL_IncTick+0x20>)
 8000536:	6013      	str	r3, [r2, #0]
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr
 8000540:	20000014 	.word	0x20000014
 8000544:	20000034 	.word	0x20000034

08000548 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  return uwTick;
 800054c:	4b02      	ldr	r3, [pc, #8]	; (8000558 <HAL_GetTick+0x10>)
 800054e:	681b      	ldr	r3, [r3, #0]
}
 8000550:	4618      	mov	r0, r3
 8000552:	46bd      	mov	sp, r7
 8000554:	bc80      	pop	{r7}
 8000556:	4770      	bx	lr
 8000558:	20000034 	.word	0x20000034

0800055c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000564:	f7ff fff0 	bl	8000548 <HAL_GetTick>
 8000568:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000574:	d005      	beq.n	8000582 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000576:	4b09      	ldr	r3, [pc, #36]	; (800059c <HAL_Delay+0x40>)
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	461a      	mov	r2, r3
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4413      	add	r3, r2
 8000580:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000582:	bf00      	nop
 8000584:	f7ff ffe0 	bl	8000548 <HAL_GetTick>
 8000588:	4602      	mov	r2, r0
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	1ad3      	subs	r3, r2, r3
 800058e:	68fa      	ldr	r2, [r7, #12]
 8000590:	429a      	cmp	r2, r3
 8000592:	d8f7      	bhi.n	8000584 <HAL_Delay+0x28>
  {
  }
}
 8000594:	bf00      	nop
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000014 	.word	0x20000014

080005a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	f003 0307 	and.w	r3, r3, #7
 80005ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005b0:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <__NVIC_SetPriorityGrouping+0x44>)
 80005b2:	68db      	ldr	r3, [r3, #12]
 80005b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005b6:	68ba      	ldr	r2, [r7, #8]
 80005b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005bc:	4013      	ands	r3, r2
 80005be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005c4:	68bb      	ldr	r3, [r7, #8]
 80005c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005d2:	4a04      	ldr	r2, [pc, #16]	; (80005e4 <__NVIC_SetPriorityGrouping+0x44>)
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	60d3      	str	r3, [r2, #12]
}
 80005d8:	bf00      	nop
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005ec:	4b04      	ldr	r3, [pc, #16]	; (8000600 <__NVIC_GetPriorityGrouping+0x18>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	0a1b      	lsrs	r3, r3, #8
 80005f2:	f003 0307 	and.w	r3, r3, #7
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bc80      	pop	{r7}
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	4603      	mov	r3, r0
 800060c:	6039      	str	r1, [r7, #0]
 800060e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000614:	2b00      	cmp	r3, #0
 8000616:	db0a      	blt.n	800062e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	b2da      	uxtb	r2, r3
 800061c:	490c      	ldr	r1, [pc, #48]	; (8000650 <__NVIC_SetPriority+0x4c>)
 800061e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000622:	0112      	lsls	r2, r2, #4
 8000624:	b2d2      	uxtb	r2, r2
 8000626:	440b      	add	r3, r1
 8000628:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800062c:	e00a      	b.n	8000644 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	b2da      	uxtb	r2, r3
 8000632:	4908      	ldr	r1, [pc, #32]	; (8000654 <__NVIC_SetPriority+0x50>)
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	f003 030f 	and.w	r3, r3, #15
 800063a:	3b04      	subs	r3, #4
 800063c:	0112      	lsls	r2, r2, #4
 800063e:	b2d2      	uxtb	r2, r2
 8000640:	440b      	add	r3, r1
 8000642:	761a      	strb	r2, [r3, #24]
}
 8000644:	bf00      	nop
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	bc80      	pop	{r7}
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	e000e100 	.word	0xe000e100
 8000654:	e000ed00 	.word	0xe000ed00

08000658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000658:	b480      	push	{r7}
 800065a:	b089      	sub	sp, #36	; 0x24
 800065c:	af00      	add	r7, sp, #0
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	f003 0307 	and.w	r3, r3, #7
 800066a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800066c:	69fb      	ldr	r3, [r7, #28]
 800066e:	f1c3 0307 	rsb	r3, r3, #7
 8000672:	2b04      	cmp	r3, #4
 8000674:	bf28      	it	cs
 8000676:	2304      	movcs	r3, #4
 8000678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	69fb      	ldr	r3, [r7, #28]
 800067c:	3304      	adds	r3, #4
 800067e:	2b06      	cmp	r3, #6
 8000680:	d902      	bls.n	8000688 <NVIC_EncodePriority+0x30>
 8000682:	69fb      	ldr	r3, [r7, #28]
 8000684:	3b03      	subs	r3, #3
 8000686:	e000      	b.n	800068a <NVIC_EncodePriority+0x32>
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800068c:	f04f 32ff 	mov.w	r2, #4294967295
 8000690:	69bb      	ldr	r3, [r7, #24]
 8000692:	fa02 f303 	lsl.w	r3, r2, r3
 8000696:	43da      	mvns	r2, r3
 8000698:	68bb      	ldr	r3, [r7, #8]
 800069a:	401a      	ands	r2, r3
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006a0:	f04f 31ff 	mov.w	r1, #4294967295
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	fa01 f303 	lsl.w	r3, r1, r3
 80006aa:	43d9      	mvns	r1, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b0:	4313      	orrs	r3, r2
         );
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3724      	adds	r7, #36	; 0x24
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr

080006bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3b01      	subs	r3, #1
 80006c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006cc:	d301      	bcc.n	80006d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006ce:	2301      	movs	r3, #1
 80006d0:	e00f      	b.n	80006f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006d2:	4a0a      	ldr	r2, [pc, #40]	; (80006fc <SysTick_Config+0x40>)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3b01      	subs	r3, #1
 80006d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006da:	210f      	movs	r1, #15
 80006dc:	f04f 30ff 	mov.w	r0, #4294967295
 80006e0:	f7ff ff90 	bl	8000604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e4:	4b05      	ldr	r3, [pc, #20]	; (80006fc <SysTick_Config+0x40>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ea:	4b04      	ldr	r3, [pc, #16]	; (80006fc <SysTick_Config+0x40>)
 80006ec:	2207      	movs	r2, #7
 80006ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006f0:	2300      	movs	r3, #0
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	e000e010 	.word	0xe000e010

08000700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000708:	6878      	ldr	r0, [r7, #4]
 800070a:	f7ff ff49 	bl	80005a0 <__NVIC_SetPriorityGrouping>
}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000716:	b580      	push	{r7, lr}
 8000718:	b086      	sub	sp, #24
 800071a:	af00      	add	r7, sp, #0
 800071c:	4603      	mov	r3, r0
 800071e:	60b9      	str	r1, [r7, #8]
 8000720:	607a      	str	r2, [r7, #4]
 8000722:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000728:	f7ff ff5e 	bl	80005e8 <__NVIC_GetPriorityGrouping>
 800072c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800072e:	687a      	ldr	r2, [r7, #4]
 8000730:	68b9      	ldr	r1, [r7, #8]
 8000732:	6978      	ldr	r0, [r7, #20]
 8000734:	f7ff ff90 	bl	8000658 <NVIC_EncodePriority>
 8000738:	4602      	mov	r2, r0
 800073a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800073e:	4611      	mov	r1, r2
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff ff5f 	bl	8000604 <__NVIC_SetPriority>
}
 8000746:	bf00      	nop
 8000748:	3718      	adds	r7, #24
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}

0800074e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800074e:	b580      	push	{r7, lr}
 8000750:	b082      	sub	sp, #8
 8000752:	af00      	add	r7, sp, #0
 8000754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	f7ff ffb0 	bl	80006bc <SysTick_Config>
 800075c:	4603      	mov	r3, r0
}
 800075e:	4618      	mov	r0, r3
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
	...

08000768 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000768:	b480      	push	{r7}
 800076a:	b08b      	sub	sp, #44	; 0x2c
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000772:	2300      	movs	r3, #0
 8000774:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000776:	2300      	movs	r3, #0
 8000778:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800077a:	e121      	b.n	80009c0 <HAL_GPIO_Init+0x258>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800077c:	2201      	movs	r2, #1
 800077e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000780:	fa02 f303 	lsl.w	r3, r2, r3
 8000784:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	69fa      	ldr	r2, [r7, #28]
 800078c:	4013      	ands	r3, r2
 800078e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000790:	69ba      	ldr	r2, [r7, #24]
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	429a      	cmp	r2, r3
 8000796:	f040 8110 	bne.w	80009ba <HAL_GPIO_Init+0x252>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	2b12      	cmp	r3, #18
 80007a0:	d034      	beq.n	800080c <HAL_GPIO_Init+0xa4>
 80007a2:	2b12      	cmp	r3, #18
 80007a4:	d80d      	bhi.n	80007c2 <HAL_GPIO_Init+0x5a>
 80007a6:	2b02      	cmp	r3, #2
 80007a8:	d02b      	beq.n	8000802 <HAL_GPIO_Init+0x9a>
 80007aa:	2b02      	cmp	r3, #2
 80007ac:	d804      	bhi.n	80007b8 <HAL_GPIO_Init+0x50>
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d031      	beq.n	8000816 <HAL_GPIO_Init+0xae>
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d01c      	beq.n	80007f0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007b6:	e048      	b.n	800084a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007b8:	2b03      	cmp	r3, #3
 80007ba:	d043      	beq.n	8000844 <HAL_GPIO_Init+0xdc>
 80007bc:	2b11      	cmp	r3, #17
 80007be:	d01b      	beq.n	80007f8 <HAL_GPIO_Init+0x90>
          break;
 80007c0:	e043      	b.n	800084a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007c2:	4a86      	ldr	r2, [pc, #536]	; (80009dc <HAL_GPIO_Init+0x274>)
 80007c4:	4293      	cmp	r3, r2
 80007c6:	d026      	beq.n	8000816 <HAL_GPIO_Init+0xae>
 80007c8:	4a84      	ldr	r2, [pc, #528]	; (80009dc <HAL_GPIO_Init+0x274>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d806      	bhi.n	80007dc <HAL_GPIO_Init+0x74>
 80007ce:	4a84      	ldr	r2, [pc, #528]	; (80009e0 <HAL_GPIO_Init+0x278>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d020      	beq.n	8000816 <HAL_GPIO_Init+0xae>
 80007d4:	4a83      	ldr	r2, [pc, #524]	; (80009e4 <HAL_GPIO_Init+0x27c>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d01d      	beq.n	8000816 <HAL_GPIO_Init+0xae>
          break;
 80007da:	e036      	b.n	800084a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007dc:	4a82      	ldr	r2, [pc, #520]	; (80009e8 <HAL_GPIO_Init+0x280>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d019      	beq.n	8000816 <HAL_GPIO_Init+0xae>
 80007e2:	4a82      	ldr	r2, [pc, #520]	; (80009ec <HAL_GPIO_Init+0x284>)
 80007e4:	4293      	cmp	r3, r2
 80007e6:	d016      	beq.n	8000816 <HAL_GPIO_Init+0xae>
 80007e8:	4a81      	ldr	r2, [pc, #516]	; (80009f0 <HAL_GPIO_Init+0x288>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d013      	beq.n	8000816 <HAL_GPIO_Init+0xae>
          break;
 80007ee:	e02c      	b.n	800084a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	623b      	str	r3, [r7, #32]
          break;
 80007f6:	e028      	b.n	800084a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	3304      	adds	r3, #4
 80007fe:	623b      	str	r3, [r7, #32]
          break;
 8000800:	e023      	b.n	800084a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	68db      	ldr	r3, [r3, #12]
 8000806:	3308      	adds	r3, #8
 8000808:	623b      	str	r3, [r7, #32]
          break;
 800080a:	e01e      	b.n	800084a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	330c      	adds	r3, #12
 8000812:	623b      	str	r3, [r7, #32]
          break;
 8000814:	e019      	b.n	800084a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	689b      	ldr	r3, [r3, #8]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d102      	bne.n	8000824 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800081e:	2304      	movs	r3, #4
 8000820:	623b      	str	r3, [r7, #32]
          break;
 8000822:	e012      	b.n	800084a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d105      	bne.n	8000838 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800082c:	2308      	movs	r3, #8
 800082e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	69fa      	ldr	r2, [r7, #28]
 8000834:	611a      	str	r2, [r3, #16]
          break;
 8000836:	e008      	b.n	800084a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000838:	2308      	movs	r3, #8
 800083a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	69fa      	ldr	r2, [r7, #28]
 8000840:	615a      	str	r2, [r3, #20]
          break;
 8000842:	e002      	b.n	800084a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000844:	2300      	movs	r3, #0
 8000846:	623b      	str	r3, [r7, #32]
          break;
 8000848:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800084a:	69bb      	ldr	r3, [r7, #24]
 800084c:	2bff      	cmp	r3, #255	; 0xff
 800084e:	d801      	bhi.n	8000854 <HAL_GPIO_Init+0xec>
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	e001      	b.n	8000858 <HAL_GPIO_Init+0xf0>
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	3304      	adds	r3, #4
 8000858:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800085a:	69bb      	ldr	r3, [r7, #24]
 800085c:	2bff      	cmp	r3, #255	; 0xff
 800085e:	d802      	bhi.n	8000866 <HAL_GPIO_Init+0xfe>
 8000860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	e002      	b.n	800086c <HAL_GPIO_Init+0x104>
 8000866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000868:	3b08      	subs	r3, #8
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	210f      	movs	r1, #15
 8000874:	693b      	ldr	r3, [r7, #16]
 8000876:	fa01 f303 	lsl.w	r3, r1, r3
 800087a:	43db      	mvns	r3, r3
 800087c:	401a      	ands	r2, r3
 800087e:	6a39      	ldr	r1, [r7, #32]
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	fa01 f303 	lsl.w	r3, r1, r3
 8000886:	431a      	orrs	r2, r3
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000894:	2b00      	cmp	r3, #0
 8000896:	f000 8090 	beq.w	80009ba <HAL_GPIO_Init+0x252>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800089a:	4b56      	ldr	r3, [pc, #344]	; (80009f4 <HAL_GPIO_Init+0x28c>)
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	4a55      	ldr	r2, [pc, #340]	; (80009f4 <HAL_GPIO_Init+0x28c>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6193      	str	r3, [r2, #24]
 80008a6:	4b53      	ldr	r3, [pc, #332]	; (80009f4 <HAL_GPIO_Init+0x28c>)
 80008a8:	699b      	ldr	r3, [r3, #24]
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008b2:	4a51      	ldr	r2, [pc, #324]	; (80009f8 <HAL_GPIO_Init+0x290>)
 80008b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b6:	089b      	lsrs	r3, r3, #2
 80008b8:	3302      	adds	r3, #2
 80008ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008be:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c2:	f003 0303 	and.w	r3, r3, #3
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	220f      	movs	r2, #15
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	43db      	mvns	r3, r3
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	4013      	ands	r3, r2
 80008d4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4a48      	ldr	r2, [pc, #288]	; (80009fc <HAL_GPIO_Init+0x294>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d00d      	beq.n	80008fa <HAL_GPIO_Init+0x192>
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4a47      	ldr	r2, [pc, #284]	; (8000a00 <HAL_GPIO_Init+0x298>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d007      	beq.n	80008f6 <HAL_GPIO_Init+0x18e>
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4a46      	ldr	r2, [pc, #280]	; (8000a04 <HAL_GPIO_Init+0x29c>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d101      	bne.n	80008f2 <HAL_GPIO_Init+0x18a>
 80008ee:	2302      	movs	r3, #2
 80008f0:	e004      	b.n	80008fc <HAL_GPIO_Init+0x194>
 80008f2:	2303      	movs	r3, #3
 80008f4:	e002      	b.n	80008fc <HAL_GPIO_Init+0x194>
 80008f6:	2301      	movs	r3, #1
 80008f8:	e000      	b.n	80008fc <HAL_GPIO_Init+0x194>
 80008fa:	2300      	movs	r3, #0
 80008fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008fe:	f002 0203 	and.w	r2, r2, #3
 8000902:	0092      	lsls	r2, r2, #2
 8000904:	4093      	lsls	r3, r2
 8000906:	68fa      	ldr	r2, [r7, #12]
 8000908:	4313      	orrs	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800090c:	493a      	ldr	r1, [pc, #232]	; (80009f8 <HAL_GPIO_Init+0x290>)
 800090e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000910:	089b      	lsrs	r3, r3, #2
 8000912:	3302      	adds	r3, #2
 8000914:	68fa      	ldr	r2, [r7, #12]
 8000916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000922:	2b00      	cmp	r3, #0
 8000924:	d006      	beq.n	8000934 <HAL_GPIO_Init+0x1cc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000926:	4b38      	ldr	r3, [pc, #224]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	4937      	ldr	r1, [pc, #220]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 800092c:	69bb      	ldr	r3, [r7, #24]
 800092e:	4313      	orrs	r3, r2
 8000930:	600b      	str	r3, [r1, #0]
 8000932:	e006      	b.n	8000942 <HAL_GPIO_Init+0x1da>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000934:	4b34      	ldr	r3, [pc, #208]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	43db      	mvns	r3, r3
 800093c:	4932      	ldr	r1, [pc, #200]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 800093e:	4013      	ands	r3, r2
 8000940:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800094a:	2b00      	cmp	r3, #0
 800094c:	d006      	beq.n	800095c <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800094e:	4b2e      	ldr	r3, [pc, #184]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 8000950:	685a      	ldr	r2, [r3, #4]
 8000952:	492d      	ldr	r1, [pc, #180]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	4313      	orrs	r3, r2
 8000958:	604b      	str	r3, [r1, #4]
 800095a:	e006      	b.n	800096a <HAL_GPIO_Init+0x202>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800095c:	4b2a      	ldr	r3, [pc, #168]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 800095e:	685a      	ldr	r2, [r3, #4]
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	43db      	mvns	r3, r3
 8000964:	4928      	ldr	r1, [pc, #160]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 8000966:	4013      	ands	r3, r2
 8000968:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000972:	2b00      	cmp	r3, #0
 8000974:	d006      	beq.n	8000984 <HAL_GPIO_Init+0x21c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000976:	4b24      	ldr	r3, [pc, #144]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 8000978:	689a      	ldr	r2, [r3, #8]
 800097a:	4923      	ldr	r1, [pc, #140]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 800097c:	69bb      	ldr	r3, [r7, #24]
 800097e:	4313      	orrs	r3, r2
 8000980:	608b      	str	r3, [r1, #8]
 8000982:	e006      	b.n	8000992 <HAL_GPIO_Init+0x22a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000984:	4b20      	ldr	r3, [pc, #128]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 8000986:	689a      	ldr	r2, [r3, #8]
 8000988:	69bb      	ldr	r3, [r7, #24]
 800098a:	43db      	mvns	r3, r3
 800098c:	491e      	ldr	r1, [pc, #120]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 800098e:	4013      	ands	r3, r2
 8000990:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800099a:	2b00      	cmp	r3, #0
 800099c:	d006      	beq.n	80009ac <HAL_GPIO_Init+0x244>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800099e:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 80009a0:	68da      	ldr	r2, [r3, #12]
 80009a2:	4919      	ldr	r1, [pc, #100]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 80009a4:	69bb      	ldr	r3, [r7, #24]
 80009a6:	4313      	orrs	r3, r2
 80009a8:	60cb      	str	r3, [r1, #12]
 80009aa:	e006      	b.n	80009ba <HAL_GPIO_Init+0x252>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009ac:	4b16      	ldr	r3, [pc, #88]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 80009ae:	68da      	ldr	r2, [r3, #12]
 80009b0:	69bb      	ldr	r3, [r7, #24]
 80009b2:	43db      	mvns	r3, r3
 80009b4:	4914      	ldr	r1, [pc, #80]	; (8000a08 <HAL_GPIO_Init+0x2a0>)
 80009b6:	4013      	ands	r3, r2
 80009b8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009bc:	3301      	adds	r3, #1
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009c6:	fa22 f303 	lsr.w	r3, r2, r3
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	f47f aed6 	bne.w	800077c <HAL_GPIO_Init+0x14>
  }
}
 80009d0:	bf00      	nop
 80009d2:	372c      	adds	r7, #44	; 0x2c
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	10210000 	.word	0x10210000
 80009e0:	10110000 	.word	0x10110000
 80009e4:	10120000 	.word	0x10120000
 80009e8:	10310000 	.word	0x10310000
 80009ec:	10320000 	.word	0x10320000
 80009f0:	10220000 	.word	0x10220000
 80009f4:	40021000 	.word	0x40021000
 80009f8:	40010000 	.word	0x40010000
 80009fc:	40010800 	.word	0x40010800
 8000a00:	40010c00 	.word	0x40010c00
 8000a04:	40011000 	.word	0x40011000
 8000a08:	40010400 	.word	0x40010400

08000a0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	460b      	mov	r3, r1
 8000a16:	807b      	strh	r3, [r7, #2]
 8000a18:	4613      	mov	r3, r2
 8000a1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a1c:	787b      	ldrb	r3, [r7, #1]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d003      	beq.n	8000a2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a22:	887a      	ldrh	r2, [r7, #2]
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a28:	e003      	b.n	8000a32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a2a:	887b      	ldrh	r3, [r7, #2]
 8000a2c:	041a      	lsls	r2, r3, #16
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	611a      	str	r2, [r3, #16]
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bc80      	pop	{r7}
 8000a3a:	4770      	bx	lr

08000a3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d101      	bne.n	8000a4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e26c      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	f000 8087 	beq.w	8000b6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a5c:	4b92      	ldr	r3, [pc, #584]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f003 030c 	and.w	r3, r3, #12
 8000a64:	2b04      	cmp	r3, #4
 8000a66:	d00c      	beq.n	8000a82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a68:	4b8f      	ldr	r3, [pc, #572]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	f003 030c 	and.w	r3, r3, #12
 8000a70:	2b08      	cmp	r3, #8
 8000a72:	d112      	bne.n	8000a9a <HAL_RCC_OscConfig+0x5e>
 8000a74:	4b8c      	ldr	r3, [pc, #560]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a80:	d10b      	bne.n	8000a9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a82:	4b89      	ldr	r3, [pc, #548]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d06c      	beq.n	8000b68 <HAL_RCC_OscConfig+0x12c>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d168      	bne.n	8000b68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a96:	2301      	movs	r3, #1
 8000a98:	e246      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000aa2:	d106      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x76>
 8000aa4:	4b80      	ldr	r3, [pc, #512]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a7f      	ldr	r2, [pc, #508]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000aaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aae:	6013      	str	r3, [r2, #0]
 8000ab0:	e02e      	b.n	8000b10 <HAL_RCC_OscConfig+0xd4>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d10c      	bne.n	8000ad4 <HAL_RCC_OscConfig+0x98>
 8000aba:	4b7b      	ldr	r3, [pc, #492]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a7a      	ldr	r2, [pc, #488]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000ac0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ac4:	6013      	str	r3, [r2, #0]
 8000ac6:	4b78      	ldr	r3, [pc, #480]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a77      	ldr	r2, [pc, #476]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000acc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ad0:	6013      	str	r3, [r2, #0]
 8000ad2:	e01d      	b.n	8000b10 <HAL_RCC_OscConfig+0xd4>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000adc:	d10c      	bne.n	8000af8 <HAL_RCC_OscConfig+0xbc>
 8000ade:	4b72      	ldr	r3, [pc, #456]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a71      	ldr	r2, [pc, #452]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000ae4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ae8:	6013      	str	r3, [r2, #0]
 8000aea:	4b6f      	ldr	r3, [pc, #444]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a6e      	ldr	r2, [pc, #440]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000af0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000af4:	6013      	str	r3, [r2, #0]
 8000af6:	e00b      	b.n	8000b10 <HAL_RCC_OscConfig+0xd4>
 8000af8:	4b6b      	ldr	r3, [pc, #428]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a6a      	ldr	r2, [pc, #424]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000afe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b02:	6013      	str	r3, [r2, #0]
 8000b04:	4b68      	ldr	r3, [pc, #416]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a67      	ldr	r2, [pc, #412]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000b0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d013      	beq.n	8000b40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b18:	f7ff fd16 	bl	8000548 <HAL_GetTick>
 8000b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b1e:	e008      	b.n	8000b32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b20:	f7ff fd12 	bl	8000548 <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	2b64      	cmp	r3, #100	; 0x64
 8000b2c:	d901      	bls.n	8000b32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	e1fa      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b32:	4b5d      	ldr	r3, [pc, #372]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d0f0      	beq.n	8000b20 <HAL_RCC_OscConfig+0xe4>
 8000b3e:	e014      	b.n	8000b6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b40:	f7ff fd02 	bl	8000548 <HAL_GetTick>
 8000b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b46:	e008      	b.n	8000b5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b48:	f7ff fcfe 	bl	8000548 <HAL_GetTick>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	2b64      	cmp	r3, #100	; 0x64
 8000b54:	d901      	bls.n	8000b5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b56:	2303      	movs	r3, #3
 8000b58:	e1e6      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b5a:	4b53      	ldr	r3, [pc, #332]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d1f0      	bne.n	8000b48 <HAL_RCC_OscConfig+0x10c>
 8000b66:	e000      	b.n	8000b6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f003 0302 	and.w	r3, r3, #2
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d063      	beq.n	8000c3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b76:	4b4c      	ldr	r3, [pc, #304]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f003 030c 	and.w	r3, r3, #12
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d00b      	beq.n	8000b9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b82:	4b49      	ldr	r3, [pc, #292]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	f003 030c 	and.w	r3, r3, #12
 8000b8a:	2b08      	cmp	r3, #8
 8000b8c:	d11c      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x18c>
 8000b8e:	4b46      	ldr	r3, [pc, #280]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d116      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b9a:	4b43      	ldr	r3, [pc, #268]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f003 0302 	and.w	r3, r3, #2
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d005      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x176>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	691b      	ldr	r3, [r3, #16]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d001      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e1ba      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bb2:	4b3d      	ldr	r3, [pc, #244]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	695b      	ldr	r3, [r3, #20]
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	4939      	ldr	r1, [pc, #228]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc6:	e03a      	b.n	8000c3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	691b      	ldr	r3, [r3, #16]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d020      	beq.n	8000c12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bd0:	4b36      	ldr	r3, [pc, #216]	; (8000cac <HAL_RCC_OscConfig+0x270>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd6:	f7ff fcb7 	bl	8000548 <HAL_GetTick>
 8000bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bdc:	e008      	b.n	8000bf0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bde:	f7ff fcb3 	bl	8000548 <HAL_GetTick>
 8000be2:	4602      	mov	r2, r0
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	1ad3      	subs	r3, r2, r3
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d901      	bls.n	8000bf0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bec:	2303      	movs	r3, #3
 8000bee:	e19b      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bf0:	4b2d      	ldr	r3, [pc, #180]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f003 0302 	and.w	r3, r3, #2
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d0f0      	beq.n	8000bde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bfc:	4b2a      	ldr	r3, [pc, #168]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	695b      	ldr	r3, [r3, #20]
 8000c08:	00db      	lsls	r3, r3, #3
 8000c0a:	4927      	ldr	r1, [pc, #156]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	600b      	str	r3, [r1, #0]
 8000c10:	e015      	b.n	8000c3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c12:	4b26      	ldr	r3, [pc, #152]	; (8000cac <HAL_RCC_OscConfig+0x270>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c18:	f7ff fc96 	bl	8000548 <HAL_GetTick>
 8000c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c1e:	e008      	b.n	8000c32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c20:	f7ff fc92 	bl	8000548 <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d901      	bls.n	8000c32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e17a      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c32:	4b1d      	ldr	r3, [pc, #116]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 0302 	and.w	r3, r3, #2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1f0      	bne.n	8000c20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 0308 	and.w	r3, r3, #8
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d03a      	beq.n	8000cc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	699b      	ldr	r3, [r3, #24]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d019      	beq.n	8000c86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c52:	4b17      	ldr	r3, [pc, #92]	; (8000cb0 <HAL_RCC_OscConfig+0x274>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c58:	f7ff fc76 	bl	8000548 <HAL_GetTick>
 8000c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c5e:	e008      	b.n	8000c72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c60:	f7ff fc72 	bl	8000548 <HAL_GetTick>
 8000c64:	4602      	mov	r2, r0
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	2b02      	cmp	r3, #2
 8000c6c:	d901      	bls.n	8000c72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	e15a      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c72:	4b0d      	ldr	r3, [pc, #52]	; (8000ca8 <HAL_RCC_OscConfig+0x26c>)
 8000c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f0      	beq.n	8000c60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f000 faa8 	bl	80011d4 <RCC_Delay>
 8000c84:	e01c      	b.n	8000cc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c86:	4b0a      	ldr	r3, [pc, #40]	; (8000cb0 <HAL_RCC_OscConfig+0x274>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c8c:	f7ff fc5c 	bl	8000548 <HAL_GetTick>
 8000c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c92:	e00f      	b.n	8000cb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c94:	f7ff fc58 	bl	8000548 <HAL_GetTick>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	d908      	bls.n	8000cb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	e140      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
 8000ca6:	bf00      	nop
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	42420000 	.word	0x42420000
 8000cb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cb4:	4b9e      	ldr	r3, [pc, #632]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cb8:	f003 0302 	and.w	r3, r3, #2
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d1e9      	bne.n	8000c94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f003 0304 	and.w	r3, r3, #4
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	f000 80a6 	beq.w	8000e1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cd2:	4b97      	ldr	r3, [pc, #604]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d10d      	bne.n	8000cfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cde:	4b94      	ldr	r3, [pc, #592]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000ce0:	69db      	ldr	r3, [r3, #28]
 8000ce2:	4a93      	ldr	r2, [pc, #588]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce8:	61d3      	str	r3, [r2, #28]
 8000cea:	4b91      	ldr	r3, [pc, #580]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000cec:	69db      	ldr	r3, [r3, #28]
 8000cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cfa:	4b8e      	ldr	r3, [pc, #568]	; (8000f34 <HAL_RCC_OscConfig+0x4f8>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d118      	bne.n	8000d38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d06:	4b8b      	ldr	r3, [pc, #556]	; (8000f34 <HAL_RCC_OscConfig+0x4f8>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a8a      	ldr	r2, [pc, #552]	; (8000f34 <HAL_RCC_OscConfig+0x4f8>)
 8000d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d12:	f7ff fc19 	bl	8000548 <HAL_GetTick>
 8000d16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d18:	e008      	b.n	8000d2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d1a:	f7ff fc15 	bl	8000548 <HAL_GetTick>
 8000d1e:	4602      	mov	r2, r0
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	1ad3      	subs	r3, r2, r3
 8000d24:	2b64      	cmp	r3, #100	; 0x64
 8000d26:	d901      	bls.n	8000d2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	e0fd      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d2c:	4b81      	ldr	r3, [pc, #516]	; (8000f34 <HAL_RCC_OscConfig+0x4f8>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d0f0      	beq.n	8000d1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d106      	bne.n	8000d4e <HAL_RCC_OscConfig+0x312>
 8000d40:	4b7b      	ldr	r3, [pc, #492]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d42:	6a1b      	ldr	r3, [r3, #32]
 8000d44:	4a7a      	ldr	r2, [pc, #488]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6213      	str	r3, [r2, #32]
 8000d4c:	e02d      	b.n	8000daa <HAL_RCC_OscConfig+0x36e>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d10c      	bne.n	8000d70 <HAL_RCC_OscConfig+0x334>
 8000d56:	4b76      	ldr	r3, [pc, #472]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d58:	6a1b      	ldr	r3, [r3, #32]
 8000d5a:	4a75      	ldr	r2, [pc, #468]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d5c:	f023 0301 	bic.w	r3, r3, #1
 8000d60:	6213      	str	r3, [r2, #32]
 8000d62:	4b73      	ldr	r3, [pc, #460]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d64:	6a1b      	ldr	r3, [r3, #32]
 8000d66:	4a72      	ldr	r2, [pc, #456]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d68:	f023 0304 	bic.w	r3, r3, #4
 8000d6c:	6213      	str	r3, [r2, #32]
 8000d6e:	e01c      	b.n	8000daa <HAL_RCC_OscConfig+0x36e>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	2b05      	cmp	r3, #5
 8000d76:	d10c      	bne.n	8000d92 <HAL_RCC_OscConfig+0x356>
 8000d78:	4b6d      	ldr	r3, [pc, #436]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d7a:	6a1b      	ldr	r3, [r3, #32]
 8000d7c:	4a6c      	ldr	r2, [pc, #432]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d7e:	f043 0304 	orr.w	r3, r3, #4
 8000d82:	6213      	str	r3, [r2, #32]
 8000d84:	4b6a      	ldr	r3, [pc, #424]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d86:	6a1b      	ldr	r3, [r3, #32]
 8000d88:	4a69      	ldr	r2, [pc, #420]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d8a:	f043 0301 	orr.w	r3, r3, #1
 8000d8e:	6213      	str	r3, [r2, #32]
 8000d90:	e00b      	b.n	8000daa <HAL_RCC_OscConfig+0x36e>
 8000d92:	4b67      	ldr	r3, [pc, #412]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d94:	6a1b      	ldr	r3, [r3, #32]
 8000d96:	4a66      	ldr	r2, [pc, #408]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000d98:	f023 0301 	bic.w	r3, r3, #1
 8000d9c:	6213      	str	r3, [r2, #32]
 8000d9e:	4b64      	ldr	r3, [pc, #400]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000da0:	6a1b      	ldr	r3, [r3, #32]
 8000da2:	4a63      	ldr	r2, [pc, #396]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000da4:	f023 0304 	bic.w	r3, r3, #4
 8000da8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d015      	beq.n	8000dde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000db2:	f7ff fbc9 	bl	8000548 <HAL_GetTick>
 8000db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000db8:	e00a      	b.n	8000dd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dba:	f7ff fbc5 	bl	8000548 <HAL_GetTick>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d901      	bls.n	8000dd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	e0ab      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dd0:	4b57      	ldr	r3, [pc, #348]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000dd2:	6a1b      	ldr	r3, [r3, #32]
 8000dd4:	f003 0302 	and.w	r3, r3, #2
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d0ee      	beq.n	8000dba <HAL_RCC_OscConfig+0x37e>
 8000ddc:	e014      	b.n	8000e08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dde:	f7ff fbb3 	bl	8000548 <HAL_GetTick>
 8000de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000de4:	e00a      	b.n	8000dfc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000de6:	f7ff fbaf 	bl	8000548 <HAL_GetTick>
 8000dea:	4602      	mov	r2, r0
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d901      	bls.n	8000dfc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	e095      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dfc:	4b4c      	ldr	r3, [pc, #304]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000dfe:	6a1b      	ldr	r3, [r3, #32]
 8000e00:	f003 0302 	and.w	r3, r3, #2
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1ee      	bne.n	8000de6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e08:	7dfb      	ldrb	r3, [r7, #23]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d105      	bne.n	8000e1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e0e:	4b48      	ldr	r3, [pc, #288]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000e10:	69db      	ldr	r3, [r3, #28]
 8000e12:	4a47      	ldr	r2, [pc, #284]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000e14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f000 8081 	beq.w	8000f26 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e24:	4b42      	ldr	r3, [pc, #264]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f003 030c 	and.w	r3, r3, #12
 8000e2c:	2b08      	cmp	r3, #8
 8000e2e:	d061      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	69db      	ldr	r3, [r3, #28]
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d146      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e38:	4b3f      	ldr	r3, [pc, #252]	; (8000f38 <HAL_RCC_OscConfig+0x4fc>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e3e:	f7ff fb83 	bl	8000548 <HAL_GetTick>
 8000e42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e44:	e008      	b.n	8000e58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e46:	f7ff fb7f 	bl	8000548 <HAL_GetTick>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e067      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e58:	4b35      	ldr	r3, [pc, #212]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d1f0      	bne.n	8000e46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a1b      	ldr	r3, [r3, #32]
 8000e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e6c:	d108      	bne.n	8000e80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e6e:	4b30      	ldr	r3, [pc, #192]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	492d      	ldr	r1, [pc, #180]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e80:	4b2b      	ldr	r3, [pc, #172]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6a19      	ldr	r1, [r3, #32]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e90:	430b      	orrs	r3, r1
 8000e92:	4927      	ldr	r1, [pc, #156]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000e94:	4313      	orrs	r3, r2
 8000e96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e98:	4b27      	ldr	r3, [pc, #156]	; (8000f38 <HAL_RCC_OscConfig+0x4fc>)
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9e:	f7ff fb53 	bl	8000548 <HAL_GetTick>
 8000ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ea4:	e008      	b.n	8000eb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ea6:	f7ff fb4f 	bl	8000548 <HAL_GetTick>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d901      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	e037      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000eb8:	4b1d      	ldr	r3, [pc, #116]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d0f0      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x46a>
 8000ec4:	e02f      	b.n	8000f26 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ec6:	4b1c      	ldr	r3, [pc, #112]	; (8000f38 <HAL_RCC_OscConfig+0x4fc>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ecc:	f7ff fb3c 	bl	8000548 <HAL_GetTick>
 8000ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ed2:	e008      	b.n	8000ee6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ed4:	f7ff fb38 	bl	8000548 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d901      	bls.n	8000ee6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e020      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ee6:	4b12      	ldr	r3, [pc, #72]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1f0      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x498>
 8000ef2:	e018      	b.n	8000f26 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	69db      	ldr	r3, [r3, #28]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d101      	bne.n	8000f00 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000efc:	2301      	movs	r3, #1
 8000efe:	e013      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f00:	4b0b      	ldr	r3, [pc, #44]	; (8000f30 <HAL_RCC_OscConfig+0x4f4>)
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6a1b      	ldr	r3, [r3, #32]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d106      	bne.n	8000f22 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d001      	beq.n	8000f26 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	e000      	b.n	8000f28 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000f26:	2300      	movs	r3, #0
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40021000 	.word	0x40021000
 8000f34:	40007000 	.word	0x40007000
 8000f38:	42420060 	.word	0x42420060

08000f3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d101      	bne.n	8000f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e0d0      	b.n	80010f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f50:	4b6a      	ldr	r3, [pc, #424]	; (80010fc <HAL_RCC_ClockConfig+0x1c0>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0307 	and.w	r3, r3, #7
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d910      	bls.n	8000f80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f5e:	4b67      	ldr	r3, [pc, #412]	; (80010fc <HAL_RCC_ClockConfig+0x1c0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f023 0207 	bic.w	r2, r3, #7
 8000f66:	4965      	ldr	r1, [pc, #404]	; (80010fc <HAL_RCC_ClockConfig+0x1c0>)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f6e:	4b63      	ldr	r3, [pc, #396]	; (80010fc <HAL_RCC_ClockConfig+0x1c0>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	683a      	ldr	r2, [r7, #0]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d001      	beq.n	8000f80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e0b8      	b.n	80010f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d020      	beq.n	8000fce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 0304 	and.w	r3, r3, #4
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d005      	beq.n	8000fa4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f98:	4b59      	ldr	r3, [pc, #356]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	4a58      	ldr	r2, [pc, #352]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8000f9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000fa2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 0308 	and.w	r3, r3, #8
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d005      	beq.n	8000fbc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fb0:	4b53      	ldr	r3, [pc, #332]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	4a52      	ldr	r2, [pc, #328]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000fba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fbc:	4b50      	ldr	r3, [pc, #320]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	494d      	ldr	r1, [pc, #308]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d040      	beq.n	800105c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d107      	bne.n	8000ff2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fe2:	4b47      	ldr	r3, [pc, #284]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d115      	bne.n	800101a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e07f      	b.n	80010f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d107      	bne.n	800100a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ffa:	4b41      	ldr	r3, [pc, #260]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d109      	bne.n	800101a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e073      	b.n	80010f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800100a:	4b3d      	ldr	r3, [pc, #244]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	2b00      	cmp	r3, #0
 8001014:	d101      	bne.n	800101a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e06b      	b.n	80010f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800101a:	4b39      	ldr	r3, [pc, #228]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f023 0203 	bic.w	r2, r3, #3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	4936      	ldr	r1, [pc, #216]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 8001028:	4313      	orrs	r3, r2
 800102a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800102c:	f7ff fa8c 	bl	8000548 <HAL_GetTick>
 8001030:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001032:	e00a      	b.n	800104a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001034:	f7ff fa88 	bl	8000548 <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001042:	4293      	cmp	r3, r2
 8001044:	d901      	bls.n	800104a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e053      	b.n	80010f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800104a:	4b2d      	ldr	r3, [pc, #180]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f003 020c 	and.w	r2, r3, #12
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	429a      	cmp	r2, r3
 800105a:	d1eb      	bne.n	8001034 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800105c:	4b27      	ldr	r3, [pc, #156]	; (80010fc <HAL_RCC_ClockConfig+0x1c0>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	429a      	cmp	r2, r3
 8001068:	d210      	bcs.n	800108c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800106a:	4b24      	ldr	r3, [pc, #144]	; (80010fc <HAL_RCC_ClockConfig+0x1c0>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f023 0207 	bic.w	r2, r3, #7
 8001072:	4922      	ldr	r1, [pc, #136]	; (80010fc <HAL_RCC_ClockConfig+0x1c0>)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	4313      	orrs	r3, r2
 8001078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800107a:	4b20      	ldr	r3, [pc, #128]	; (80010fc <HAL_RCC_ClockConfig+0x1c0>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	683a      	ldr	r2, [r7, #0]
 8001084:	429a      	cmp	r2, r3
 8001086:	d001      	beq.n	800108c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e032      	b.n	80010f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0304 	and.w	r3, r3, #4
 8001094:	2b00      	cmp	r3, #0
 8001096:	d008      	beq.n	80010aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001098:	4b19      	ldr	r3, [pc, #100]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	4916      	ldr	r1, [pc, #88]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 80010a6:	4313      	orrs	r3, r2
 80010a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0308 	and.w	r3, r3, #8
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d009      	beq.n	80010ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010b6:	4b12      	ldr	r3, [pc, #72]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	691b      	ldr	r3, [r3, #16]
 80010c2:	00db      	lsls	r3, r3, #3
 80010c4:	490e      	ldr	r1, [pc, #56]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 80010c6:	4313      	orrs	r3, r2
 80010c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010ca:	f000 f821 	bl	8001110 <HAL_RCC_GetSysClockFreq>
 80010ce:	4601      	mov	r1, r0
 80010d0:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <HAL_RCC_ClockConfig+0x1c4>)
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	f003 030f 	and.w	r3, r3, #15
 80010da:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <HAL_RCC_ClockConfig+0x1c8>)
 80010dc:	5cd3      	ldrb	r3, [r2, r3]
 80010de:	fa21 f303 	lsr.w	r3, r1, r3
 80010e2:	4a09      	ldr	r2, [pc, #36]	; (8001108 <HAL_RCC_ClockConfig+0x1cc>)
 80010e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010e6:	4b09      	ldr	r3, [pc, #36]	; (800110c <HAL_RCC_ClockConfig+0x1d0>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff f9ea 	bl	80004c4 <HAL_InitTick>

  return HAL_OK;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40022000 	.word	0x40022000
 8001100:	40021000 	.word	0x40021000
 8001104:	08001294 	.word	0x08001294
 8001108:	2000000c 	.word	0x2000000c
 800110c:	20000010 	.word	0x20000010

08001110 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001110:	b490      	push	{r4, r7}
 8001112:	b08a      	sub	sp, #40	; 0x28
 8001114:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001116:	4b2a      	ldr	r3, [pc, #168]	; (80011c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001118:	1d3c      	adds	r4, r7, #4
 800111a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800111c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001120:	4b28      	ldr	r3, [pc, #160]	; (80011c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001122:	881b      	ldrh	r3, [r3, #0]
 8001124:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
 800112a:	2300      	movs	r3, #0
 800112c:	61bb      	str	r3, [r7, #24]
 800112e:	2300      	movs	r3, #0
 8001130:	627b      	str	r3, [r7, #36]	; 0x24
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001136:	2300      	movs	r3, #0
 8001138:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800113a:	4b23      	ldr	r3, [pc, #140]	; (80011c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f003 030c 	and.w	r3, r3, #12
 8001146:	2b04      	cmp	r3, #4
 8001148:	d002      	beq.n	8001150 <HAL_RCC_GetSysClockFreq+0x40>
 800114a:	2b08      	cmp	r3, #8
 800114c:	d003      	beq.n	8001156 <HAL_RCC_GetSysClockFreq+0x46>
 800114e:	e02d      	b.n	80011ac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001150:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001152:	623b      	str	r3, [r7, #32]
      break;
 8001154:	e02d      	b.n	80011b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	0c9b      	lsrs	r3, r3, #18
 800115a:	f003 030f 	and.w	r3, r3, #15
 800115e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001162:	4413      	add	r3, r2
 8001164:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001168:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d013      	beq.n	800119c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001174:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	0c5b      	lsrs	r3, r3, #17
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001182:	4413      	add	r3, r2
 8001184:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001188:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	4a0f      	ldr	r2, [pc, #60]	; (80011cc <HAL_RCC_GetSysClockFreq+0xbc>)
 800118e:	fb02 f203 	mul.w	r2, r2, r3
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	fbb2 f3f3 	udiv	r3, r2, r3
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
 800119a:	e004      	b.n	80011a6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	4a0c      	ldr	r2, [pc, #48]	; (80011d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80011a0:	fb02 f303 	mul.w	r3, r2, r3
 80011a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80011a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a8:	623b      	str	r3, [r7, #32]
      break;
 80011aa:	e002      	b.n	80011b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011ac:	4b07      	ldr	r3, [pc, #28]	; (80011cc <HAL_RCC_GetSysClockFreq+0xbc>)
 80011ae:	623b      	str	r3, [r7, #32]
      break;
 80011b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011b2:	6a3b      	ldr	r3, [r7, #32]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3728      	adds	r7, #40	; 0x28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc90      	pop	{r4, r7}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	08001280 	.word	0x08001280
 80011c4:	08001290 	.word	0x08001290
 80011c8:	40021000 	.word	0x40021000
 80011cc:	007a1200 	.word	0x007a1200
 80011d0:	003d0900 	.word	0x003d0900

080011d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80011dc:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <RCC_Delay+0x34>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a0a      	ldr	r2, [pc, #40]	; (800120c <RCC_Delay+0x38>)
 80011e2:	fba2 2303 	umull	r2, r3, r2, r3
 80011e6:	0a5b      	lsrs	r3, r3, #9
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	fb02 f303 	mul.w	r3, r2, r3
 80011ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80011f0:	bf00      	nop
  }
  while (Delay --);
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	1e5a      	subs	r2, r3, #1
 80011f6:	60fa      	str	r2, [r7, #12]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1f9      	bne.n	80011f0 <RCC_Delay+0x1c>
}
 80011fc:	bf00      	nop
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	2000000c 	.word	0x2000000c
 800120c:	10624dd3 	.word	0x10624dd3

08001210 <__libc_init_array>:
 8001210:	b570      	push	{r4, r5, r6, lr}
 8001212:	2500      	movs	r5, #0
 8001214:	4e0c      	ldr	r6, [pc, #48]	; (8001248 <__libc_init_array+0x38>)
 8001216:	4c0d      	ldr	r4, [pc, #52]	; (800124c <__libc_init_array+0x3c>)
 8001218:	1ba4      	subs	r4, r4, r6
 800121a:	10a4      	asrs	r4, r4, #2
 800121c:	42a5      	cmp	r5, r4
 800121e:	d109      	bne.n	8001234 <__libc_init_array+0x24>
 8001220:	f000 f822 	bl	8001268 <_init>
 8001224:	2500      	movs	r5, #0
 8001226:	4e0a      	ldr	r6, [pc, #40]	; (8001250 <__libc_init_array+0x40>)
 8001228:	4c0a      	ldr	r4, [pc, #40]	; (8001254 <__libc_init_array+0x44>)
 800122a:	1ba4      	subs	r4, r4, r6
 800122c:	10a4      	asrs	r4, r4, #2
 800122e:	42a5      	cmp	r5, r4
 8001230:	d105      	bne.n	800123e <__libc_init_array+0x2e>
 8001232:	bd70      	pop	{r4, r5, r6, pc}
 8001234:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001238:	4798      	blx	r3
 800123a:	3501      	adds	r5, #1
 800123c:	e7ee      	b.n	800121c <__libc_init_array+0xc>
 800123e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001242:	4798      	blx	r3
 8001244:	3501      	adds	r5, #1
 8001246:	e7f2      	b.n	800122e <__libc_init_array+0x1e>
 8001248:	080012a4 	.word	0x080012a4
 800124c:	080012a4 	.word	0x080012a4
 8001250:	080012a4 	.word	0x080012a4
 8001254:	080012a8 	.word	0x080012a8

08001258 <memset>:
 8001258:	4603      	mov	r3, r0
 800125a:	4402      	add	r2, r0
 800125c:	4293      	cmp	r3, r2
 800125e:	d100      	bne.n	8001262 <memset+0xa>
 8001260:	4770      	bx	lr
 8001262:	f803 1b01 	strb.w	r1, [r3], #1
 8001266:	e7f9      	b.n	800125c <memset+0x4>

08001268 <_init>:
 8001268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800126a:	bf00      	nop
 800126c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800126e:	bc08      	pop	{r3}
 8001270:	469e      	mov	lr, r3
 8001272:	4770      	bx	lr

08001274 <_fini>:
 8001274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001276:	bf00      	nop
 8001278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800127a:	bc08      	pop	{r3}
 800127c:	469e      	mov	lr, r3
 800127e:	4770      	bx	lr
