\section{Experience}
\cventry{2012--Present}{Beginning Researcher}{INRIA Rhône-Alpes}{Montbonnot 
Saint-Martin, 38330, France}{}{Trace analysis based on aggregation,
visualization and interaction techniques:
\begin{itemize}
 \item Bibliography study on trace, information and scientific visualization 
domains
 \item Design of an innovative trace analysis tool
 \item Papers and technical reports writing
 \item Communications in various conferences and workshops
 \item Interaction with industrial partners and punctual consulting 
(STMicroelectronics)
 \item Teachings in Polytech'Grenoble engineering school
\end{itemize}
}
\cventry{2011 (6 months)}{Intern}{Thales Communications and Security, 
S.A.}{Colombes, 92700, France}{}{Performance studies and benchmarks realization 
for different types of software and hardware real-time and embedded 
architectures:
\begin{itemize}
 \item Bibliography study on middlewares, lowpower scheduling, POSIX 
synchronization and communication mechanisms
 \item Lowpower algorithm implementation in an ORB benchmark and feasibility 
study 
 \item Multicore management integration in a POSIX synchronization and 
communication benchmark
 \item Test on various OS and hardware architecture to evaluate their POSIX 
implementation performance
 \item Technical reports and documentation writing
 \item Master thesis writing
\end{itemize}
}
\cventry{2010 (2 Months)}{Research Engineer}{LIP6, Universit\'e Pierre et Marie 
Curie Paris VI}{Paris 5e, France}{}{Design space exploration of a 
telecommunication application on MPSoC (following a 6 month scholar project):
\begin{itemize}
 \item Bibliography study on virtual prototyping and design space exploration
 \item Software and hardware architecture automatic generator tool design
 \item Performance analysis and choice of the better virtual architecture
 \item Highlighting and correction of major bugs in the simulation framework
 \item Research report writing
\end{itemize}
}