#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 27 21:38:35 2020
# Process ID: 51852
# Current directory: C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/vivado_prj/Parallel_LHT_vivado.runs/synth_1
# Command line: vivado.exe -log Parallel_LHT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Parallel_LHT.tcl
# Log file: C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/vivado_prj/Parallel_LHT_vivado.runs/synth_1/Parallel_LHT.vds
# Journal file: C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/vivado_prj/Parallel_LHT_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Parallel_LHT.tcl -notrace
Command: synth_design -top Parallel_LHT -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 48792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Parallel_LHT' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT.vhd:62]
INFO: [Synth 8-3491] module 'Parallel_LHT_Kernel' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Kernel.vhd:23' bound to instance 'u_Parallel_LHT_Kernel' of component 'Parallel_LHT_Kernel' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Parallel_LHT_Kernel' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Kernel.vhd:40]
INFO: [Synth 8-3491] module 'Hough_Kernel' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel.vhd:23' bound to instance 'u_Hough_Kernel' of component 'Hough_Kernel' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Kernel.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Hough_Kernel' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel.vhd:34]
INFO: [Synth 8-3491] module 'Hough_Kernel_Symmetric_Look_Ahead' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric_Look_Ahead.vhd:23' bound to instance 'u_Hough_Kernel_Symmetric_Look_Ahead' of component 'Hough_Kernel_Symmetric_Look_Ahead' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Hough_Kernel_Symmetric_Look_Ahead' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric_Look_Ahead.vhd:34]
INFO: [Synth 8-3491] module 'Look_Ahead_Hough' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:24' bound to instance 'u_Look_Ahead_Hough' of component 'Look_Ahead_Hough' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric_Look_Ahead.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Look_Ahead_Hough' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:35]
INFO: [Synth 8-3491] module 'MATLAB_Function' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/MATLAB_Function.vhd:23' bound to instance 'u_MATLAB_Function' of component 'MATLAB_Function' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:735]
INFO: [Synth 8-638] synthesizing module 'MATLAB_Function' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/MATLAB_Function.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'MATLAB_Function' (1#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/MATLAB_Function.vhd:36]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance1' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:746]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (2#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:34]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance2' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:755]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance3' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:764]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance4' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:773]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance5' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:782]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance6' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:791]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance7' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:800]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance8' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:809]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance9' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:818]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance10' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:827]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance11' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:836]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance12' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:845]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance13' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:854]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance14' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:863]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance15' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:872]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance16' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:881]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance17' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:890]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance18' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:899]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance19' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:908]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance20' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:917]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance21' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:926]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance22' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:935]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance23' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:944]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance24' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:953]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance25' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:962]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance26' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:971]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance27' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:980]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance28' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:989]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance29' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:998]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance30' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1007]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance31' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1016]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance32' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1025]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance33' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1034]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance34' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1043]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance35' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1052]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance36' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1061]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance37' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1070]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance38' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1079]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance39' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1088]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance40' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1097]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance41' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1106]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance42' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1115]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance43' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1124]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance44' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1133]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance45' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1142]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance46' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1151]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance47' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1160]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance48' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1169]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance49' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1178]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance50' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1187]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance51' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1196]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance52' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1205]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance53' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1214]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance54' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1223]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance55' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1232]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance56' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1241]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance57' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1250]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance58' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1259]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance59' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1268]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance60' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1277]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance61' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1286]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance62' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1295]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance63' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1304]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance64' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1313]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance65' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1322]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance66' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1331]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance67' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1340]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance68' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1349]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance69' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1358]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance70' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1367]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance71' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1376]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance72' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1385]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance73' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1394]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance74' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1403]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance75' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1412]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance76' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1421]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance77' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1430]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance78' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1439]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance79' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1448]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance80' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1457]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance81' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1466]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance82' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1475]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance83' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1484]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance84' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1493]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance85' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1502]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance86' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1511]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance87' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1520]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance88' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1529]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance89' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1538]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance90' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1547]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Register_Bank.vhd:23' bound to instance 'u_Register_Bank_instance91' of component 'Register_Bank' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1556]
INFO: [Synth 8-256] done synthesizing module 'Look_Ahead_Hough' (3#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:35]
INFO: [Synth 8-3491] module 'Hough_Kernel_Symmetric' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:24' bound to instance 'u_Hough_Kernel_Symmetric' of component 'Hough_Kernel_Symmetric' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric_Look_Ahead.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Hough_Kernel_Symmetric' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Hough_Kernel_Symmetric' (4#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Hough_Kernel_Symmetric_Look_Ahead' (5#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric_Look_Ahead.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Hough_Kernel' (6#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Parallel_LHT_Kernel' (7#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Kernel.vhd:40]
INFO: [Synth 8-3491] module 'Parallel_LHT_Accumulator' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Accumulator.vhd:23' bound to instance 'u_Parallel_LHT_Accumulator' of component 'Parallel_LHT_Accumulator' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Parallel_LHT_Accumulator' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Accumulator.vhd:40]
INFO: [Synth 8-3491] module 'Accumulator_Controller' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator_Controller.vhd:22' bound to instance 'u_Accumulator_Controller' of component 'Accumulator_Controller' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Accumulator.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Accumulator_Controller' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator_Controller.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator_Controller.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Accumulator_Controller' (8#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator_Controller.vhd:39]
INFO: [Synth 8-3491] module 'Accumulator_with_Switches' declared at 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator_with_Switches.vhd:23' bound to instance 'u_Accumulator_with_Switches' of component 'Accumulator_with_Switches' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Accumulator.vhd:125]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Accumulator_with_Switches' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator_with_Switches.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Accumulator' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Block_RAM' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Block_RAM.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Simple_Dual_Port_RAM' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Simple_Dual_Port_RAM.vhd:35]
	Parameter AddrWidth bound to: 12 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRAM_generic' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/SimpleDualPortRAM_generic.vhd:38]
	Parameter AddrWidth bound to: 12 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleDualPortRAM_generic' (9#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/SimpleDualPortRAM_generic.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Simple_Dual_Port_RAM' (10#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Simple_Dual_Port_RAM.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Block_RAM' (11#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Block_RAM.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Accumulator' (12#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Accumulator_with_Switches' (13#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Accumulator_with_Switches.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Parallel_LHT_Accumulator' (14#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT_Accumulator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Parallel_LHT' (15#1) [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Parallel_LHT.vhd:62]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[15]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[14]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[13]
WARNING: [Synth 8-3331] design Accumulator_with_Switches has unconnected port read_address[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.785 ; gain = 89.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.785 ; gain = 89.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.785 ; gain = 89.559
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/clock_constraint.xdc]
Finished Parsing XDC File [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/clock_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1638.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1645.422 ; gain = 7.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1645.422 ; gain = 285.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1645.422 ; gain = 285.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1645.422 ; gain = 285.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MATLAB_Function'
INFO: [Synth 8-4471] merging register 'X_2_reg[10:0]' into 'X_1_reg[10:0]' [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:302]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Accumulator_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE0 |                              001 |                              001
                  iSTATE |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'MATLAB_Function'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Accumulator_Controller'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SimpleDualPortRAM_generic:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "SimpleDualPortRAM_generic:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "SimpleDualPortRAM_generic:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1645.422 ; gain = 285.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Parallel_LHT_Kernel |           1|     27738|
|2     |Parallel_LHT__GB1   |           1|     29345|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 631   
	   3 Input     12 Bit       Adders := 89    
	   2 Input     11 Bit       Adders := 96    
+---Registers : 
	               27 Bit    Registers := 92    
	               16 Bit    Registers := 98    
	               12 Bit    Registers := 541   
	               11 Bit    Registers := 187   
	                2 Bit    Registers := 97    
	                1 Bit    Registers := 365   
+---RAMs : 
	              48K Bit         RAMs := 180   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 722   
	   2 Input     11 Bit        Muxes := 95    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Parallel_LHT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module MATLAB_Function 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Register_Bank__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__8 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__12 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__14 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__15 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__17 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__18 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__19 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__20 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__21 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__22 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__23 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__24 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__25 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__26 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__27 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__28 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__29 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__30 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__31 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__32 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__33 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__34 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__35 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__36 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__37 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__38 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__39 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__40 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__41 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__42 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__43 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__44 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__45 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__46 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__47 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__48 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__49 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__50 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__51 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__52 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__53 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__54 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__55 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__56 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__57 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__58 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__59 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__60 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__61 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__62 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__63 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__64 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__65 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__66 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__67 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__68 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__69 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__70 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__71 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__72 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__73 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__74 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__75 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__76 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__77 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__78 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__79 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__80 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__81 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__82 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__83 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__84 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__85 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__86 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__87 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__88 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__89 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank__90 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Register_Bank 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module Look_Ahead_Hough 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 92    
	                2 Bit    Registers := 93    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 91    
	   2 Input      1 Bit        Muxes := 7     
Module Hough_Kernel_Symmetric 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 91    
	   3 Input     12 Bit       Adders := 89    
	   2 Input     11 Bit       Adders := 91    
+---Registers : 
	               27 Bit    Registers := 91    
	               16 Bit    Registers := 91    
	               11 Bit    Registers := 1     
Module Parallel_LHT_Kernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 180   
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Accumulator_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module SimpleDualPortRAM_generic__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__48 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__50 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__52 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__53 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__54 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__56 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__57 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__58 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__59 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__60 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__61 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__62 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__63 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__64 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__65 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__66 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__67 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__68 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__69 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__70 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__71 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__72 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__73 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__74 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__75 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__76 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__77 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__78 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__79 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__80 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__81 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__82 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__83 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__84 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__85 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__86 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__87 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__88 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__89 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__90 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__91 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__92 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__93 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__94 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__95 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__96 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__97 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__98 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__99 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__100 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__101 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__102 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__103 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__104 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__105 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__106 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__107 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__108 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__109 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__110 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__111 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__112 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__113 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__114 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__115 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__116 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__117 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__118 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__119 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__120 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__121 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__122 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__123 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__124 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__125 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__126 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__127 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__128 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__129 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__130 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__131 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__132 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__133 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__134 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__135 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__136 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__137 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__138 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__139 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__140 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__141 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__142 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__143 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__144 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__145 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__146 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__147 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__148 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__149 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__150 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__151 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__152 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__153 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__154 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__155 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__156 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__157 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__158 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__159 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__160 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__161 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__162 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__163 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__164 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__165 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__166 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__167 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__168 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__169 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__170 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__171 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__172 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__173 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__174 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__175 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__176 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__177 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__178 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__179 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module Accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module Accumulator_with_Switches 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 181   
	   2 Input      1 Bit        Muxes := 1     
Module Parallel_LHT_Accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP multiply_out1, operation Mode is: A*B.
DSP Report: operator multiply_out1 is absorbed into DSP multiply_out1.
DSP Report: Generating DSP xcos_out1[0], operation Mode is: A*B.
DSP Report: operator xcos_out1[0] is absorbed into DSP xcos_out1[0].
DSP Report: Generating DSP xcos_out1[1], operation Mode is: A*B.
DSP Report: operator xcos_out1[1] is absorbed into DSP xcos_out1[1].
DSP Report: Generating DSP xcos_out1[2], operation Mode is: A*B.
DSP Report: operator xcos_out1[2] is absorbed into DSP xcos_out1[2].
DSP Report: Generating DSP xcos_out1[3], operation Mode is: A*B.
DSP Report: operator xcos_out1[3] is absorbed into DSP xcos_out1[3].
DSP Report: Generating DSP xcos_out1[4], operation Mode is: A*B.
DSP Report: operator xcos_out1[4] is absorbed into DSP xcos_out1[4].
DSP Report: Generating DSP xcos_out1[5], operation Mode is: A*B.
DSP Report: operator xcos_out1[5] is absorbed into DSP xcos_out1[5].
DSP Report: Generating DSP xcos_out1[6], operation Mode is: A*B.
DSP Report: operator xcos_out1[6] is absorbed into DSP xcos_out1[6].
DSP Report: Generating DSP xcos_out1[7], operation Mode is: A*B.
DSP Report: operator xcos_out1[7] is absorbed into DSP xcos_out1[7].
DSP Report: Generating DSP xcos_out1[8], operation Mode is: A*B.
DSP Report: operator xcos_out1[8] is absorbed into DSP xcos_out1[8].
DSP Report: Generating DSP xcos_out1[9], operation Mode is: A*B.
DSP Report: operator xcos_out1[9] is absorbed into DSP xcos_out1[9].
DSP Report: Generating DSP xcos_out1[10], operation Mode is: A*B.
DSP Report: operator xcos_out1[10] is absorbed into DSP xcos_out1[10].
DSP Report: Generating DSP xcos_out1[11], operation Mode is: A*B.
DSP Report: operator xcos_out1[11] is absorbed into DSP xcos_out1[11].
DSP Report: Generating DSP xcos_out1[12], operation Mode is: A*B.
DSP Report: operator xcos_out1[12] is absorbed into DSP xcos_out1[12].
DSP Report: Generating DSP xcos_out1[13], operation Mode is: A*B.
DSP Report: operator xcos_out1[13] is absorbed into DSP xcos_out1[13].
DSP Report: Generating DSP xcos_out1[14], operation Mode is: A*B.
DSP Report: operator xcos_out1[14] is absorbed into DSP xcos_out1[14].
DSP Report: Generating DSP xcos_out1[15], operation Mode is: A*B.
DSP Report: operator xcos_out1[15] is absorbed into DSP xcos_out1[15].
DSP Report: Generating DSP xcos_out1[16], operation Mode is: A*B.
DSP Report: operator xcos_out1[16] is absorbed into DSP xcos_out1[16].
DSP Report: Generating DSP xcos_out1[17], operation Mode is: A*B.
DSP Report: operator xcos_out1[17] is absorbed into DSP xcos_out1[17].
DSP Report: Generating DSP xcos_out1[18], operation Mode is: A*B.
DSP Report: operator xcos_out1[18] is absorbed into DSP xcos_out1[18].
DSP Report: Generating DSP xcos_out1[19], operation Mode is: A*B.
DSP Report: operator xcos_out1[19] is absorbed into DSP xcos_out1[19].
DSP Report: Generating DSP xcos_out1[20], operation Mode is: A*B.
DSP Report: operator xcos_out1[20] is absorbed into DSP xcos_out1[20].
DSP Report: Generating DSP xcos_out1[21], operation Mode is: A*B.
DSP Report: operator xcos_out1[21] is absorbed into DSP xcos_out1[21].
DSP Report: Generating DSP xcos_out1[22], operation Mode is: A*B.
DSP Report: operator xcos_out1[22] is absorbed into DSP xcos_out1[22].
DSP Report: Generating DSP xcos_out1[23], operation Mode is: A*B.
DSP Report: operator xcos_out1[23] is absorbed into DSP xcos_out1[23].
DSP Report: Generating DSP xcos_out1[24], operation Mode is: A*B.
DSP Report: operator xcos_out1[24] is absorbed into DSP xcos_out1[24].
DSP Report: Generating DSP xcos_out1[25], operation Mode is: A*B.
DSP Report: operator xcos_out1[25] is absorbed into DSP xcos_out1[25].
DSP Report: Generating DSP xcos_out1[26], operation Mode is: A*B.
DSP Report: operator xcos_out1[26] is absorbed into DSP xcos_out1[26].
DSP Report: Generating DSP xcos_out1[27], operation Mode is: A*B.
DSP Report: operator xcos_out1[27] is absorbed into DSP xcos_out1[27].
DSP Report: Generating DSP xcos_out1[28], operation Mode is: A*B.
DSP Report: operator xcos_out1[28] is absorbed into DSP xcos_out1[28].
DSP Report: Generating DSP xcos_out1[29], operation Mode is: A*B.
DSP Report: operator xcos_out1[29] is absorbed into DSP xcos_out1[29].
DSP Report: Generating DSP xcos_out1[30], operation Mode is: A*B.
DSP Report: operator xcos_out1[30] is absorbed into DSP xcos_out1[30].
DSP Report: Generating DSP xcos_out1[31], operation Mode is: A*B.
DSP Report: operator xcos_out1[31] is absorbed into DSP xcos_out1[31].
DSP Report: Generating DSP xcos_out1[32], operation Mode is: A*B.
DSP Report: operator xcos_out1[32] is absorbed into DSP xcos_out1[32].
DSP Report: Generating DSP xcos_out1[33], operation Mode is: A*B.
DSP Report: operator xcos_out1[33] is absorbed into DSP xcos_out1[33].
DSP Report: Generating DSP xcos_out1[34], operation Mode is: A*B.
DSP Report: operator xcos_out1[34] is absorbed into DSP xcos_out1[34].
DSP Report: Generating DSP xcos_out1[35], operation Mode is: A*B.
DSP Report: operator xcos_out1[35] is absorbed into DSP xcos_out1[35].
DSP Report: Generating DSP xcos_out1[36], operation Mode is: A*B.
DSP Report: operator xcos_out1[36] is absorbed into DSP xcos_out1[36].
DSP Report: Generating DSP xcos_out1[37], operation Mode is: A*B.
DSP Report: operator xcos_out1[37] is absorbed into DSP xcos_out1[37].
DSP Report: Generating DSP xcos_out1[38], operation Mode is: A*B.
DSP Report: operator xcos_out1[38] is absorbed into DSP xcos_out1[38].
DSP Report: Generating DSP xcos_out1[39], operation Mode is: A*B.
DSP Report: operator xcos_out1[39] is absorbed into DSP xcos_out1[39].
DSP Report: Generating DSP xcos_out1[40], operation Mode is: A*B.
DSP Report: operator xcos_out1[40] is absorbed into DSP xcos_out1[40].
DSP Report: Generating DSP xcos_out1[41], operation Mode is: A*B.
DSP Report: operator xcos_out1[41] is absorbed into DSP xcos_out1[41].
DSP Report: Generating DSP xcos_out1[42], operation Mode is: A*B.
DSP Report: operator xcos_out1[42] is absorbed into DSP xcos_out1[42].
DSP Report: Generating DSP xcos_out1[43], operation Mode is: A*B.
DSP Report: operator xcos_out1[43] is absorbed into DSP xcos_out1[43].
DSP Report: Generating DSP xcos_out1[44], operation Mode is: A*B.
DSP Report: operator xcos_out1[44] is absorbed into DSP xcos_out1[44].
DSP Report: Generating DSP xcos_out1[45], operation Mode is: A*B.
DSP Report: operator xcos_out1[45] is absorbed into DSP xcos_out1[45].
DSP Report: Generating DSP xcos_out1[46], operation Mode is: A*B.
DSP Report: operator xcos_out1[46] is absorbed into DSP xcos_out1[46].
DSP Report: Generating DSP xcos_out1[47], operation Mode is: A*B.
DSP Report: operator xcos_out1[47] is absorbed into DSP xcos_out1[47].
DSP Report: Generating DSP xcos_out1[48], operation Mode is: A*B.
DSP Report: operator xcos_out1[48] is absorbed into DSP xcos_out1[48].
DSP Report: Generating DSP xcos_out1[49], operation Mode is: A*B.
DSP Report: operator xcos_out1[49] is absorbed into DSP xcos_out1[49].
DSP Report: Generating DSP xcos_out1[50], operation Mode is: A*B.
DSP Report: operator xcos_out1[50] is absorbed into DSP xcos_out1[50].
DSP Report: Generating DSP xcos_out1[51], operation Mode is: A*B.
DSP Report: operator xcos_out1[51] is absorbed into DSP xcos_out1[51].
DSP Report: Generating DSP xcos_out1[52], operation Mode is: A*B.
DSP Report: operator xcos_out1[52] is absorbed into DSP xcos_out1[52].
DSP Report: Generating DSP xcos_out1[53], operation Mode is: A*B.
DSP Report: operator xcos_out1[53] is absorbed into DSP xcos_out1[53].
DSP Report: Generating DSP xcos_out1[54], operation Mode is: A*B.
DSP Report: operator xcos_out1[54] is absorbed into DSP xcos_out1[54].
DSP Report: Generating DSP xcos_out1[55], operation Mode is: A*B.
DSP Report: operator xcos_out1[55] is absorbed into DSP xcos_out1[55].
DSP Report: Generating DSP xcos_out1[56], operation Mode is: A*B.
DSP Report: operator xcos_out1[56] is absorbed into DSP xcos_out1[56].
DSP Report: Generating DSP xcos_out1[57], operation Mode is: A*B.
DSP Report: operator xcos_out1[57] is absorbed into DSP xcos_out1[57].
DSP Report: Generating DSP xcos_out1[58], operation Mode is: A*B.
DSP Report: operator xcos_out1[58] is absorbed into DSP xcos_out1[58].
DSP Report: Generating DSP xcos_out1[59], operation Mode is: A*B.
DSP Report: operator xcos_out1[59] is absorbed into DSP xcos_out1[59].
DSP Report: Generating DSP xcos_out1[60], operation Mode is: A*B.
DSP Report: operator xcos_out1[60] is absorbed into DSP xcos_out1[60].
DSP Report: Generating DSP xcos_out1[61], operation Mode is: A*B.
DSP Report: operator xcos_out1[61] is absorbed into DSP xcos_out1[61].
DSP Report: Generating DSP xcos_out1[62], operation Mode is: A*B.
DSP Report: operator xcos_out1[62] is absorbed into DSP xcos_out1[62].
DSP Report: Generating DSP xcos_out1[63], operation Mode is: A*B.
DSP Report: operator xcos_out1[63] is absorbed into DSP xcos_out1[63].
DSP Report: Generating DSP xcos_out1[64], operation Mode is: A*B.
DSP Report: operator xcos_out1[64] is absorbed into DSP xcos_out1[64].
DSP Report: Generating DSP xcos_out1[65], operation Mode is: A*B.
DSP Report: operator xcos_out1[65] is absorbed into DSP xcos_out1[65].
DSP Report: Generating DSP xcos_out1[66], operation Mode is: A*B.
DSP Report: operator xcos_out1[66] is absorbed into DSP xcos_out1[66].
DSP Report: Generating DSP xcos_out1[67], operation Mode is: A*B.
DSP Report: operator xcos_out1[67] is absorbed into DSP xcos_out1[67].
DSP Report: Generating DSP xcos_out1[68], operation Mode is: A*B.
DSP Report: operator xcos_out1[68] is absorbed into DSP xcos_out1[68].
DSP Report: Generating DSP xcos_out1[69], operation Mode is: A*B.
DSP Report: operator xcos_out1[69] is absorbed into DSP xcos_out1[69].
DSP Report: Generating DSP xcos_out1[70], operation Mode is: A*B.
DSP Report: operator xcos_out1[70] is absorbed into DSP xcos_out1[70].
DSP Report: Generating DSP xcos_out1[71], operation Mode is: A*B.
DSP Report: operator xcos_out1[71] is absorbed into DSP xcos_out1[71].
DSP Report: Generating DSP xcos_out1[72], operation Mode is: A*B.
DSP Report: operator xcos_out1[72] is absorbed into DSP xcos_out1[72].
DSP Report: Generating DSP xcos_out1[73], operation Mode is: A*B.
DSP Report: operator xcos_out1[73] is absorbed into DSP xcos_out1[73].
DSP Report: Generating DSP xcos_out1[74], operation Mode is: A*B.
DSP Report: operator xcos_out1[74] is absorbed into DSP xcos_out1[74].
DSP Report: Generating DSP xcos_out1[75], operation Mode is: A*B.
DSP Report: operator xcos_out1[75] is absorbed into DSP xcos_out1[75].
DSP Report: Generating DSP xcos_out1[76], operation Mode is: A*B.
DSP Report: operator xcos_out1[76] is absorbed into DSP xcos_out1[76].
DSP Report: Generating DSP xcos_out1[77], operation Mode is: A*B.
DSP Report: operator xcos_out1[77] is absorbed into DSP xcos_out1[77].
DSP Report: Generating DSP xcos_out1[78], operation Mode is: A*B.
DSP Report: operator xcos_out1[78] is absorbed into DSP xcos_out1[78].
DSP Report: Generating DSP xcos_out1[79], operation Mode is: A*B.
DSP Report: operator xcos_out1[79] is absorbed into DSP xcos_out1[79].
DSP Report: Generating DSP xcos_out1[80], operation Mode is: A*B.
DSP Report: operator xcos_out1[80] is absorbed into DSP xcos_out1[80].
DSP Report: Generating DSP xcos_out1[81], operation Mode is: A*B.
DSP Report: operator xcos_out1[81] is absorbed into DSP xcos_out1[81].
DSP Report: Generating DSP xcos_out1[82], operation Mode is: A*B.
DSP Report: operator xcos_out1[82] is absorbed into DSP xcos_out1[82].
DSP Report: Generating DSP xcos_out1[83], operation Mode is: A*B.
DSP Report: operator xcos_out1[83] is absorbed into DSP xcos_out1[83].
DSP Report: Generating DSP xcos_out1[84], operation Mode is: A*B.
DSP Report: operator xcos_out1[84] is absorbed into DSP xcos_out1[84].
DSP Report: Generating DSP xcos_out1[85], operation Mode is: A*B.
DSP Report: operator xcos_out1[85] is absorbed into DSP xcos_out1[85].
DSP Report: Generating DSP xcos_out1[86], operation Mode is: A*B.
DSP Report: operator xcos_out1[86] is absorbed into DSP xcos_out1[86].
DSP Report: Generating DSP xcos_out1[87], operation Mode is: A*B.
DSP Report: operator xcos_out1[87] is absorbed into DSP xcos_out1[87].
DSP Report: Generating DSP xcos_out1[88], operation Mode is: A*B.
DSP Report: operator xcos_out1[88] is absorbed into DSP xcos_out1[88].
DSP Report: Generating DSP xcos_out1[89], operation Mode is: A*B.
DSP Report: operator xcos_out1[89] is absorbed into DSP xcos_out1[89].
DSP Report: Generating DSP xcosCenter_out1, operation Mode is: A*B.
DSP Report: operator xcosCenter_out1 is absorbed into DSP xcosCenter_out1.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[0].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[0].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[0].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[1].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[1].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[1].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[2].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[2].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[2].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[3].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[3].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[3].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[4].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[4].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[4].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[5].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[5].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[5].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[6].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[6].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[6].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[7].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[7].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[7].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[8].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[8].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[8].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[9].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[9].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[9].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[10].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[10].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[10].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[11].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[11].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[11].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[12].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[12].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[12].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[13].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[13].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[13].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[14].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[14].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[14].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[15].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[15].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[15].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[16].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[16].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[16].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[17].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[17].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[17].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[18].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[18].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[18].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[19].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[19].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[19].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[20].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[20].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[20].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[21].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[21].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[21].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[22].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[22].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[22].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[23].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[23].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[23].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[24].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[24].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[24].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[25].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[25].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[25].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[26].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[26].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[26].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[27].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[27].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[27].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[28].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[28].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[28].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[29].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[29].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[29].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[30].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[30].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[30].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[31].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[31].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[31].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[32].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[32].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[32].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[33].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[33].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[33].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[34].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[34].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[34].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[35].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[35].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[35].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[36].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[36].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[36].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[37].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[37].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[37].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[38].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[38].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[38].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[39].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[39].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[39].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[40].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[40].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[40].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[41].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[41].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[41].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[42].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[42].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[42].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[43].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[43].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[43].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[44].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[44].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[44].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[45].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[45].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[45].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[46].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[46].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[46].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[47].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[47].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[47].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[48].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[48].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[48].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[49].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[50].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[51].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[52].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[53].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[54].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[55].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[56].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[57].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[58].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[59].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[60].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[61].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[62].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[63].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[64].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[65].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[66].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[67].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[68].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[69].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[70].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[71].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[72].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[73].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[74].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[75].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[76].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[77].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[78].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[79].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[80].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[81].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[82].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[83].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[84].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[85].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[86].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[87].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[88].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[89].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[90].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[91].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[92].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[93].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[94].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[95].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[96].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[97].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[98].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg"'.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Selector1_out1_1_reg[15]' (FDCE) to 'u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/u_MATLAB_Function/state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough /\u_MATLAB_Function/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\CosineCenter_out1_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[89][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[88][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[87][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[86][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[85][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[84][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[83][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[83][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[83][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[83][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[83][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[83][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[83][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[83][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[82][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[81][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Parallel_LHT_Kernel/\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric /\Cosine_out1_1_reg[81][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/u_Parallel_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[15]' (FDCE) to 'i_0/u_Parallel_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Parallel_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[12]' (FDCE) to 'i_0/u_Parallel_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u_Parallel_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[14]' (FDCE) to 'i_0/u_Parallel_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[13]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1907.367 ; gain = 547.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|Look_Ahead_Hough | p_0_out    | 128x15        | LUT            | 
+-----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|SimpleDualPortRAM_generic: | ram_reg    | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+---------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Look_Ahead_Hough       | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Hough_Kernel_Symmetric | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1791]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Look_Ahead_Hough.vhd:1807]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:169]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/hdlsrc/parallel_lht/Hough_Kernel_Symmetric.vhd:66]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[16].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[16].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[18].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[18].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[20].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[20].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[21].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[21].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[29].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[29].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[33].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[33].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[37].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[37].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[38].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[39].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[39].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[49].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[49].u_Accumulator/i_0/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Parallel_LHT_Kernel |           1|     18915|
|2     |Parallel_LHT__GB1   |           1|     56343|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2331.293 ; gain = 971.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[0].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[1].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[2].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[3].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[4].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[5].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[6].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[7].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[8].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[9].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[10].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[11].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[12].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[13].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[14].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[15].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[16].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[17].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[18].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[19].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[20].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[21].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[22].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[23].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[24].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[25].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[26].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[27].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[28].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[29].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[30].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[31].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[32].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[33].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[34].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[35].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[36].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[37].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[38].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[39].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[40].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[41].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[42].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[43].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[44].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[45].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[46].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[47].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[48].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[49].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[50].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[51].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[52].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[53].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[54].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[55].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[56].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[57].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[58].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[59].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[60].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[61].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[62].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[63].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[64].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[65].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[66].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[67].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[68].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[69].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[70].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[71].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[72].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[73].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[74].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[75].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[76].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[77].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[78].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[79].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[80].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[81].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[82].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[83].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[84].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[85].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[86].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[87].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[88].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[89].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[90].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[91].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[92].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[93].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[94].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[95].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[96].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[97].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[98].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[99].u_Accumulator /u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Common 17-14] Message 'Synth 8-5556' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 2432.926 ; gain = 1072.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                 | RTL Object                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[0].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[1].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[2].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[3].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[4].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[5].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[6].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[7].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[8].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[9].u_Accumulator    | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[10].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[11].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[12].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[13].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[14].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[15].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[16].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[17].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[18].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[19].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[20].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[21].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[22].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[23].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[24].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[25].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[26].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[27].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[28].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[29].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[30].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[31].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[32].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[33].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[34].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[35].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[36].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[37].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[38].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[39].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[40].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[41].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[42].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[43].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[44].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[45].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[46].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[47].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[48].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[49].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[50].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[51].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[52].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[53].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[54].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[55].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[56].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[57].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[58].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[59].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[60].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[61].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[62].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[63].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[64].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[65].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[66].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[67].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[68].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[69].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[70].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[71].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[72].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[73].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[74].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[75].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[76].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[77].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[78].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[79].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[80].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[81].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[82].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[83].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[84].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[85].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[86].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[87].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[88].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[89].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[90].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[91].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[92].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[93].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[94].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[95].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[96].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[97].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[98].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[99].u_Accumulator   | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[100].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[101].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[102].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[103].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[104].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[105].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[106].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[107].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[108].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[109].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[110].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[111].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[112].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[113].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[114].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[115].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[116].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[117].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[118].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[119].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[120].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[121].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[122].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[123].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[124].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[125].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[126].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[127].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[128].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[129].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[130].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[131].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[132].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[133].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[134].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[135].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[136].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[137].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[138].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[139].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[140].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[141].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[142].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[143].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[144].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[145].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[146].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[147].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[148].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[149].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[150].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[151].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[152].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[153].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[154].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[155].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[156].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[157].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[158].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[159].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[160].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[161].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[162].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[163].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[164].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[165].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[166].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[167].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[168].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[169].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[170].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[171].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[172].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[173].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[174].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[175].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[176].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[177].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[178].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|i_0/\u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches /\GEN_LABEL[179].u_Accumulator  | u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Parallel_LHT_Kernel |           1|     19562|
|2     |Parallel_LHT__GB1   |           1|     56343|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[76].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[77].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[78].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[79].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[72].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[73].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[74].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[75].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[68].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[69].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[70].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[71].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[64].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[65].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[66].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[67].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[92].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[93].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[94].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[95].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[88].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[89].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[91].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[84].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[85].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[86].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[87].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[80].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[81].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[82].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[83].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[108].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[109].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[110].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[111].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[104].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[105].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[106].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[107].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[103].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[96].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[97].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[98].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[99].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[124].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[125].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[127].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[120].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[121].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[122].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[123].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[116].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[117].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[118].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[119].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[112].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[113].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[114].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[115].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[13].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[14].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[8].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[28].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[29].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[31].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[24].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[25].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[20].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[21].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[22].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[23].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[16].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[18].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/Delay1_out1_reg' (FDCE) to 'u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/Delay1_out1_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2528.078 ; gain = 1167.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 2528.078 ; gain = 1167.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 2528.078 ; gain = 1167.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 2528.078 ; gain = 1167.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2528.078 ; gain = 1167.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2528.078 ; gain = 1167.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2528.078 ; gain = 1167.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   360|
|2     |DSP_ALU         |    92|
|3     |DSP_A_B_DATA    |    92|
|4     |DSP_C_DATA      |    92|
|5     |DSP_MULTIPLIER  |    92|
|6     |DSP_M_DATA      |    92|
|7     |DSP_OUTPUT_1    |    92|
|8     |DSP_PREADD      |    92|
|9     |DSP_PREADD_DATA |    92|
|10    |LUT1            |     1|
|11    |LUT2            |  1670|
|12    |LUT3            |  2726|
|13    |LUT4            |  1477|
|14    |LUT5            |  4504|
|15    |LUT6            |  6918|
|16    |MUXF7           |   288|
|17    |MUXF8           |   108|
|18    |RAMB18E2_1      |   180|
|19    |RAMB36E2_1      |   180|
|20    |FDCE            |  7732|
|21    |FDPE            |     9|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------------------+-------------------------------------------------------------------------------------------------+------+
|      |Instance                                  |Module                                                                                           |Cells |
+------+------------------------------------------+-------------------------------------------------------------------------------------------------+------+
|1     |top                                       |                                                                                                 | 26889|
|2     |  u_Parallel_LHT_Accumulator              |Parallel_LHT_Accumulator                                                                         | 17691|
|3     |    u_Accumulator_Controller              |Accumulator_Controller                                                                           |   134|
|4     |    u_Accumulator_with_Switches           |Accumulator_with_Switches                                                                        | 17477|
|5     |      \GEN_LABEL[0].u_Accumulator         |Accumulator                                                                                      |    91|
|6     |        u_Block_RAM                       |Block_RAM_803                                                                                    |    61|
|7     |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_804                                                                         |    61|
|8     |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_805                                                                    |    61|
|9     |      \GEN_LABEL[100].u_Accumulator       |Accumulator_90                                                                                   |    91|
|10    |        u_Block_RAM                       |Block_RAM_800                                                                                    |    61|
|11    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_801                                                                         |    61|
|12    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_802                                                                    |    61|
|13    |      \GEN_LABEL[101].u_Accumulator       |Accumulator_91                                                                                   |    91|
|14    |        u_Block_RAM                       |Block_RAM_797                                                                                    |    61|
|15    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_798                                                                         |    61|
|16    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_799                                                                    |    61|
|17    |      \GEN_LABEL[102].u_Accumulator       |Accumulator_92                                                                                   |    91|
|18    |        u_Block_RAM                       |Block_RAM_794                                                                                    |    61|
|19    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_795                                                                         |    61|
|20    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_796                                                                    |    61|
|21    |      \GEN_LABEL[103].u_Accumulator       |Accumulator_93                                                                                   |   103|
|22    |        u_Block_RAM                       |Block_RAM_791                                                                                    |    73|
|23    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_792                                                                         |    73|
|24    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_793                                                                    |    73|
|25    |      \GEN_LABEL[104].u_Accumulator       |Accumulator_94                                                                                   |    91|
|26    |        u_Block_RAM                       |Block_RAM_788                                                                                    |    61|
|27    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_789                                                                         |    61|
|28    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_790                                                                    |    61|
|29    |      \GEN_LABEL[105].u_Accumulator       |Accumulator_95                                                                                   |    91|
|30    |        u_Block_RAM                       |Block_RAM_785                                                                                    |    61|
|31    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_786                                                                         |    61|
|32    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_787                                                                    |    61|
|33    |      \GEN_LABEL[106].u_Accumulator       |Accumulator_96                                                                                   |    91|
|34    |        u_Block_RAM                       |Block_RAM_782                                                                                    |    61|
|35    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_783                                                                         |    61|
|36    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_784                                                                    |    61|
|37    |      \GEN_LABEL[107].u_Accumulator       |Accumulator_97                                                                                   |   115|
|38    |        u_Block_RAM                       |Block_RAM_779                                                                                    |    85|
|39    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_780                                                                         |    85|
|40    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_781                                                                    |    85|
|41    |      \GEN_LABEL[108].u_Accumulator       |Accumulator_98                                                                                   |    91|
|42    |        u_Block_RAM                       |Block_RAM_776                                                                                    |    61|
|43    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_777                                                                         |    61|
|44    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_778                                                                    |    61|
|45    |      \GEN_LABEL[109].u_Accumulator       |Accumulator_99                                                                                   |    91|
|46    |        u_Block_RAM                       |Block_RAM_773                                                                                    |    61|
|47    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_774                                                                         |    61|
|48    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_775                                                                    |    61|
|49    |      \GEN_LABEL[10].u_Accumulator        |Accumulator_100                                                                                  |    91|
|50    |        u_Block_RAM                       |Block_RAM_770                                                                                    |    61|
|51    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_771                                                                         |    61|
|52    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_772                                                                    |    61|
|53    |      \GEN_LABEL[110].u_Accumulator       |Accumulator_101                                                                                  |    91|
|54    |        u_Block_RAM                       |Block_RAM_767                                                                                    |    61|
|55    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_768                                                                         |    61|
|56    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_769                                                                    |    61|
|57    |      \GEN_LABEL[111].u_Accumulator       |Accumulator_102                                                                                  |   103|
|58    |        u_Block_RAM                       |Block_RAM_764                                                                                    |    73|
|59    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_765                                                                         |    73|
|60    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_766                                                                    |    73|
|61    |      \GEN_LABEL[112].u_Accumulator       |Accumulator_103                                                                                  |    91|
|62    |        u_Block_RAM                       |Block_RAM_761                                                                                    |    61|
|63    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_762                                                                         |    61|
|64    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_763                                                                    |    61|
|65    |      \GEN_LABEL[113].u_Accumulator       |Accumulator_104                                                                                  |    91|
|66    |        u_Block_RAM                       |Block_RAM_758                                                                                    |    61|
|67    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_759                                                                         |    61|
|68    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_760                                                                    |    61|
|69    |      \GEN_LABEL[114].u_Accumulator       |Accumulator_105                                                                                  |    91|
|70    |        u_Block_RAM                       |Block_RAM_755                                                                                    |    61|
|71    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_756                                                                         |    61|
|72    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_757                                                                    |    61|
|73    |      \GEN_LABEL[115].u_Accumulator       |Accumulator_106                                                                                  |   139|
|74    |        u_Block_RAM                       |Block_RAM_752                                                                                    |   109|
|75    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_753                                                                         |   109|
|76    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_754                                                                    |   109|
|77    |      \GEN_LABEL[116].u_Accumulator       |Accumulator_107                                                                                  |    91|
|78    |        u_Block_RAM                       |Block_RAM_749                                                                                    |    61|
|79    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_750                                                                         |    61|
|80    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_751                                                                    |    61|
|81    |      \GEN_LABEL[117].u_Accumulator       |Accumulator_108                                                                                  |    91|
|82    |        u_Block_RAM                       |Block_RAM_746                                                                                    |    61|
|83    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_747                                                                         |    61|
|84    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_748                                                                    |    61|
|85    |      \GEN_LABEL[118].u_Accumulator       |Accumulator_109                                                                                  |    91|
|86    |        u_Block_RAM                       |Block_RAM_743                                                                                    |    61|
|87    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_744                                                                         |    61|
|88    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_745                                                                    |    61|
|89    |      \GEN_LABEL[119].u_Accumulator       |Accumulator_110                                                                                  |   103|
|90    |        u_Block_RAM                       |Block_RAM_740                                                                                    |    73|
|91    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_741                                                                         |    73|
|92    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_742                                                                    |    73|
|93    |      \GEN_LABEL[11].u_Accumulator        |Accumulator_111                                                                                  |   115|
|94    |        u_Block_RAM                       |Block_RAM_737                                                                                    |    85|
|95    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_738                                                                         |    85|
|96    |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_739                                                                    |    85|
|97    |      \GEN_LABEL[120].u_Accumulator       |Accumulator_112                                                                                  |    91|
|98    |        u_Block_RAM                       |Block_RAM_734                                                                                    |    61|
|99    |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_735                                                                         |    61|
|100   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_736                                                                    |    61|
|101   |      \GEN_LABEL[121].u_Accumulator       |Accumulator_113                                                                                  |    91|
|102   |        u_Block_RAM                       |Block_RAM_731                                                                                    |    61|
|103   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_732                                                                         |    61|
|104   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_733                                                                    |    61|
|105   |      \GEN_LABEL[122].u_Accumulator       |Accumulator_114                                                                                  |    91|
|106   |        u_Block_RAM                       |Block_RAM_728                                                                                    |    61|
|107   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_729                                                                         |    61|
|108   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_730                                                                    |    61|
|109   |      \GEN_LABEL[123].u_Accumulator       |Accumulator_115                                                                                  |   115|
|110   |        u_Block_RAM                       |Block_RAM_725                                                                                    |    85|
|111   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_726                                                                         |    85|
|112   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_727                                                                    |    85|
|113   |      \GEN_LABEL[124].u_Accumulator       |Accumulator_116                                                                                  |    91|
|114   |        u_Block_RAM                       |Block_RAM_722                                                                                    |    61|
|115   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_723                                                                         |    61|
|116   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_724                                                                    |    61|
|117   |      \GEN_LABEL[125].u_Accumulator       |Accumulator_117                                                                                  |    91|
|118   |        u_Block_RAM                       |Block_RAM_719                                                                                    |    61|
|119   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_720                                                                         |    61|
|120   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_721                                                                    |    61|
|121   |      \GEN_LABEL[126].u_Accumulator       |Accumulator_118                                                                                  |    91|
|122   |        u_Block_RAM                       |Block_RAM_716                                                                                    |    61|
|123   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_717                                                                         |    61|
|124   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_718                                                                    |    61|
|125   |      \GEN_LABEL[127].u_Accumulator       |Accumulator_119                                                                                  |   103|
|126   |        u_Block_RAM                       |Block_RAM_713                                                                                    |    73|
|127   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_714                                                                         |    73|
|128   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_715                                                                    |    73|
|129   |      \GEN_LABEL[128].u_Accumulator       |Accumulator_120                                                                                  |    91|
|130   |        u_Block_RAM                       |Block_RAM_710                                                                                    |    61|
|131   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_711                                                                         |    61|
|132   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_712                                                                    |    61|
|133   |      \GEN_LABEL[129].u_Accumulator       |Accumulator_121                                                                                  |    91|
|134   |        u_Block_RAM                       |Block_RAM_707                                                                                    |    61|
|135   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_708                                                                         |    61|
|136   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_709                                                                    |    61|
|137   |      \GEN_LABEL[12].u_Accumulator        |Accumulator_122                                                                                  |    91|
|138   |        u_Block_RAM                       |Block_RAM_704                                                                                    |    61|
|139   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_705                                                                         |    61|
|140   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_706                                                                    |    61|
|141   |      \GEN_LABEL[130].u_Accumulator       |Accumulator_123                                                                                  |    91|
|142   |        u_Block_RAM                       |Block_RAM_701                                                                                    |    61|
|143   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_702                                                                         |    61|
|144   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_703                                                                    |    61|
|145   |      \GEN_LABEL[131].u_Accumulator       |Accumulator_124                                                                                  |   115|
|146   |        u_Block_RAM                       |Block_RAM_698                                                                                    |    85|
|147   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_699                                                                         |    85|
|148   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_700                                                                    |    85|
|149   |      \GEN_LABEL[132].u_Accumulator       |Accumulator_125                                                                                  |    91|
|150   |        u_Block_RAM                       |Block_RAM_695                                                                                    |    61|
|151   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_696                                                                         |    61|
|152   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_697                                                                    |    61|
|153   |      \GEN_LABEL[133].u_Accumulator       |Accumulator_126                                                                                  |    91|
|154   |        u_Block_RAM                       |Block_RAM_692                                                                                    |    61|
|155   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_693                                                                         |    61|
|156   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_694                                                                    |    61|
|157   |      \GEN_LABEL[134].u_Accumulator       |Accumulator_127                                                                                  |    91|
|158   |        u_Block_RAM                       |Block_RAM_689                                                                                    |    61|
|159   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_690                                                                         |    61|
|160   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_691                                                                    |    61|
|161   |      \GEN_LABEL[135].u_Accumulator       |Accumulator_128                                                                                  |   103|
|162   |        u_Block_RAM                       |Block_RAM_686                                                                                    |    73|
|163   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_687                                                                         |    73|
|164   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_688                                                                    |    73|
|165   |      \GEN_LABEL[136].u_Accumulator       |Accumulator_129                                                                                  |    91|
|166   |        u_Block_RAM                       |Block_RAM_683                                                                                    |    61|
|167   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_684                                                                         |    61|
|168   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_685                                                                    |    61|
|169   |      \GEN_LABEL[137].u_Accumulator       |Accumulator_130                                                                                  |    91|
|170   |        u_Block_RAM                       |Block_RAM_680                                                                                    |    61|
|171   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_681                                                                         |    61|
|172   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_682                                                                    |    61|
|173   |      \GEN_LABEL[138].u_Accumulator       |Accumulator_131                                                                                  |    91|
|174   |        u_Block_RAM                       |Block_RAM_677                                                                                    |    61|
|175   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_678                                                                         |    61|
|176   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_679                                                                    |    61|
|177   |      \GEN_LABEL[139].u_Accumulator       |Accumulator_132                                                                                  |   115|
|178   |        u_Block_RAM                       |Block_RAM_674                                                                                    |    85|
|179   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_675                                                                         |    85|
|180   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_676                                                                    |    85|
|181   |      \GEN_LABEL[13].u_Accumulator        |Accumulator_133                                                                                  |    91|
|182   |        u_Block_RAM                       |Block_RAM_671                                                                                    |    61|
|183   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_672                                                                         |    61|
|184   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_673                                                                    |    61|
|185   |      \GEN_LABEL[140].u_Accumulator       |Accumulator_134                                                                                  |    91|
|186   |        u_Block_RAM                       |Block_RAM_668                                                                                    |    61|
|187   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_669                                                                         |    61|
|188   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_670                                                                    |    61|
|189   |      \GEN_LABEL[141].u_Accumulator       |Accumulator_135                                                                                  |    91|
|190   |        u_Block_RAM                       |Block_RAM_665                                                                                    |    61|
|191   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_666                                                                         |    61|
|192   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_667                                                                    |    61|
|193   |      \GEN_LABEL[142].u_Accumulator       |Accumulator_136                                                                                  |    91|
|194   |        u_Block_RAM                       |Block_RAM_662                                                                                    |    61|
|195   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_663                                                                         |    61|
|196   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_664                                                                    |    61|
|197   |      \GEN_LABEL[143].u_Accumulator       |Accumulator_137                                                                                  |   103|
|198   |        u_Block_RAM                       |Block_RAM_659                                                                                    |    73|
|199   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_660                                                                         |    73|
|200   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_661                                                                    |    73|
|201   |      \GEN_LABEL[144].u_Accumulator       |Accumulator_138                                                                                  |    91|
|202   |        u_Block_RAM                       |Block_RAM_656                                                                                    |    61|
|203   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_657                                                                         |    61|
|204   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_658                                                                    |    61|
|205   |      \GEN_LABEL[145].u_Accumulator       |Accumulator_139                                                                                  |    91|
|206   |        u_Block_RAM                       |Block_RAM_653                                                                                    |    61|
|207   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_654                                                                         |    61|
|208   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_655                                                                    |    61|
|209   |      \GEN_LABEL[146].u_Accumulator       |Accumulator_140                                                                                  |    91|
|210   |        u_Block_RAM                       |Block_RAM_650                                                                                    |    61|
|211   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_651                                                                         |    61|
|212   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_652                                                                    |    61|
|213   |      \GEN_LABEL[147].u_Accumulator       |Accumulator_141                                                                                  |   115|
|214   |        u_Block_RAM                       |Block_RAM_647                                                                                    |    85|
|215   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_648                                                                         |    85|
|216   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_649                                                                    |    85|
|217   |      \GEN_LABEL[148].u_Accumulator       |Accumulator_142                                                                                  |    91|
|218   |        u_Block_RAM                       |Block_RAM_644                                                                                    |    61|
|219   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_645                                                                         |    61|
|220   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_646                                                                    |    61|
|221   |      \GEN_LABEL[149].u_Accumulator       |Accumulator_143                                                                                  |    91|
|222   |        u_Block_RAM                       |Block_RAM_641                                                                                    |    61|
|223   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_642                                                                         |    61|
|224   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_643                                                                    |    61|
|225   |      \GEN_LABEL[14].u_Accumulator        |Accumulator_144                                                                                  |    91|
|226   |        u_Block_RAM                       |Block_RAM_638                                                                                    |    61|
|227   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_639                                                                         |    61|
|228   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_640                                                                    |    61|
|229   |      \GEN_LABEL[150].u_Accumulator       |Accumulator_145                                                                                  |    91|
|230   |        u_Block_RAM                       |Block_RAM_635                                                                                    |    61|
|231   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_636                                                                         |    61|
|232   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_637                                                                    |    61|
|233   |      \GEN_LABEL[151].u_Accumulator       |Accumulator_146                                                                                  |   103|
|234   |        u_Block_RAM                       |Block_RAM_632                                                                                    |    73|
|235   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_633                                                                         |    73|
|236   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_634                                                                    |    73|
|237   |      \GEN_LABEL[152].u_Accumulator       |Accumulator_147                                                                                  |    91|
|238   |        u_Block_RAM                       |Block_RAM_629                                                                                    |    61|
|239   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_630                                                                         |    61|
|240   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_631                                                                    |    61|
|241   |      \GEN_LABEL[153].u_Accumulator       |Accumulator_148                                                                                  |    91|
|242   |        u_Block_RAM                       |Block_RAM_626                                                                                    |    61|
|243   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_627                                                                         |    61|
|244   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_628                                                                    |    61|
|245   |      \GEN_LABEL[154].u_Accumulator       |Accumulator_149                                                                                  |    91|
|246   |        u_Block_RAM                       |Block_RAM_623                                                                                    |    61|
|247   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_624                                                                         |    61|
|248   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_625                                                                    |    61|
|249   |      \GEN_LABEL[155].u_Accumulator       |Accumulator_150                                                                                  |   139|
|250   |        u_Block_RAM                       |Block_RAM_620                                                                                    |   109|
|251   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_621                                                                         |   109|
|252   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_622                                                                    |   109|
|253   |      \GEN_LABEL[156].u_Accumulator       |Accumulator_151                                                                                  |    91|
|254   |        u_Block_RAM                       |Block_RAM_617                                                                                    |    61|
|255   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_618                                                                         |    61|
|256   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_619                                                                    |    61|
|257   |      \GEN_LABEL[157].u_Accumulator       |Accumulator_152                                                                                  |    91|
|258   |        u_Block_RAM                       |Block_RAM_614                                                                                    |    61|
|259   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_615                                                                         |    61|
|260   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_616                                                                    |    61|
|261   |      \GEN_LABEL[158].u_Accumulator       |Accumulator_153                                                                                  |    91|
|262   |        u_Block_RAM                       |Block_RAM_611                                                                                    |    61|
|263   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_612                                                                         |    61|
|264   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_613                                                                    |    61|
|265   |      \GEN_LABEL[159].u_Accumulator       |Accumulator_154                                                                                  |   103|
|266   |        u_Block_RAM                       |Block_RAM_608                                                                                    |    73|
|267   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_609                                                                         |    73|
|268   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_610                                                                    |    73|
|269   |      \GEN_LABEL[15].u_Accumulator        |Accumulator_155                                                                                  |   103|
|270   |        u_Block_RAM                       |Block_RAM_605                                                                                    |    73|
|271   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_606                                                                         |    73|
|272   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_607                                                                    |    73|
|273   |      \GEN_LABEL[160].u_Accumulator       |Accumulator_156                                                                                  |    91|
|274   |        u_Block_RAM                       |Block_RAM_602                                                                                    |    61|
|275   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_603                                                                         |    61|
|276   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_604                                                                    |    61|
|277   |      \GEN_LABEL[161].u_Accumulator       |Accumulator_157                                                                                  |    91|
|278   |        u_Block_RAM                       |Block_RAM_599                                                                                    |    61|
|279   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_600                                                                         |    61|
|280   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_601                                                                    |    61|
|281   |      \GEN_LABEL[162].u_Accumulator       |Accumulator_158                                                                                  |    91|
|282   |        u_Block_RAM                       |Block_RAM_596                                                                                    |    61|
|283   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_597                                                                         |    61|
|284   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_598                                                                    |    61|
|285   |      \GEN_LABEL[163].u_Accumulator       |Accumulator_159                                                                                  |   127|
|286   |        u_Block_RAM                       |Block_RAM_593                                                                                    |    97|
|287   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_594                                                                         |    97|
|288   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_595                                                                    |    97|
|289   |      \GEN_LABEL[164].u_Accumulator       |Accumulator_160                                                                                  |    91|
|290   |        u_Block_RAM                       |Block_RAM_590                                                                                    |    61|
|291   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_591                                                                         |    61|
|292   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_592                                                                    |    61|
|293   |      \GEN_LABEL[165].u_Accumulator       |Accumulator_161                                                                                  |    91|
|294   |        u_Block_RAM                       |Block_RAM_587                                                                                    |    61|
|295   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_588                                                                         |    61|
|296   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_589                                                                    |    61|
|297   |      \GEN_LABEL[166].u_Accumulator       |Accumulator_162                                                                                  |    91|
|298   |        u_Block_RAM                       |Block_RAM_584                                                                                    |    61|
|299   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_585                                                                         |    61|
|300   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_586                                                                    |    61|
|301   |      \GEN_LABEL[167].u_Accumulator       |Accumulator_163                                                                                  |   103|
|302   |        u_Block_RAM                       |Block_RAM_581                                                                                    |    73|
|303   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_582                                                                         |    73|
|304   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_583                                                                    |    73|
|305   |      \GEN_LABEL[168].u_Accumulator       |Accumulator_164                                                                                  |    91|
|306   |        u_Block_RAM                       |Block_RAM_578                                                                                    |    61|
|307   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_579                                                                         |    61|
|308   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_580                                                                    |    61|
|309   |      \GEN_LABEL[169].u_Accumulator       |Accumulator_165                                                                                  |    91|
|310   |        u_Block_RAM                       |Block_RAM_575                                                                                    |    61|
|311   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_576                                                                         |    61|
|312   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_577                                                                    |    61|
|313   |      \GEN_LABEL[16].u_Accumulator        |Accumulator_166                                                                                  |    91|
|314   |        u_Block_RAM                       |Block_RAM_572                                                                                    |    61|
|315   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_573                                                                         |    61|
|316   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_574                                                                    |    61|
|317   |      \GEN_LABEL[170].u_Accumulator       |Accumulator_167                                                                                  |    91|
|318   |        u_Block_RAM                       |Block_RAM_569                                                                                    |    61|
|319   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_570                                                                         |    61|
|320   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_571                                                                    |    61|
|321   |      \GEN_LABEL[171].u_Accumulator       |Accumulator_168                                                                                  |   115|
|322   |        u_Block_RAM                       |Block_RAM_566                                                                                    |    85|
|323   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_567                                                                         |    85|
|324   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_568                                                                    |    85|
|325   |      \GEN_LABEL[172].u_Accumulator       |Accumulator_169                                                                                  |    91|
|326   |        u_Block_RAM                       |Block_RAM_563                                                                                    |    61|
|327   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_564                                                                         |    61|
|328   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_565                                                                    |    61|
|329   |      \GEN_LABEL[173].u_Accumulator       |Accumulator_170                                                                                  |    91|
|330   |        u_Block_RAM                       |Block_RAM_560                                                                                    |    61|
|331   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_561                                                                         |    61|
|332   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_562                                                                    |    61|
|333   |      \GEN_LABEL[174].u_Accumulator       |Accumulator_171                                                                                  |    91|
|334   |        u_Block_RAM                       |Block_RAM_557                                                                                    |    61|
|335   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_558                                                                         |    61|
|336   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_559                                                                    |    61|
|337   |      \GEN_LABEL[175].u_Accumulator       |Accumulator_172                                                                                  |   103|
|338   |        u_Block_RAM                       |Block_RAM_554                                                                                    |    73|
|339   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_555                                                                         |    73|
|340   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_556                                                                    |    73|
|341   |      \GEN_LABEL[176].u_Accumulator       |Accumulator_173                                                                                  |    91|
|342   |        u_Block_RAM                       |Block_RAM_551                                                                                    |    61|
|343   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_552                                                                         |    61|
|344   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_553                                                                    |    61|
|345   |      \GEN_LABEL[177].u_Accumulator       |Accumulator_174                                                                                  |    91|
|346   |        u_Block_RAM                       |Block_RAM_548                                                                                    |    61|
|347   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_549                                                                         |    61|
|348   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_550                                                                    |    61|
|349   |      \GEN_LABEL[178].u_Accumulator       |Accumulator_175                                                                                  |    91|
|350   |        u_Block_RAM                       |Block_RAM_545                                                                                    |    61|
|351   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_546                                                                         |    61|
|352   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_547                                                                    |    61|
|353   |      \GEN_LABEL[179].u_Accumulator       |Accumulator_176                                                                                  |   141|
|354   |        u_Block_RAM                       |Block_RAM_542                                                                                    |    97|
|355   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_543                                                                         |    97|
|356   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_544                                                                    |    97|
|357   |      \GEN_LABEL[17].u_Accumulator        |Accumulator_177                                                                                  |    91|
|358   |        u_Block_RAM                       |Block_RAM_539                                                                                    |    61|
|359   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_540                                                                         |    61|
|360   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_541                                                                    |    61|
|361   |      \GEN_LABEL[18].u_Accumulator        |Accumulator_178                                                                                  |    91|
|362   |        u_Block_RAM                       |Block_RAM_536                                                                                    |    61|
|363   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_537                                                                         |    61|
|364   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_538                                                                    |    61|
|365   |      \GEN_LABEL[19].u_Accumulator        |Accumulator_179                                                                                  |   127|
|366   |        u_Block_RAM                       |Block_RAM_533                                                                                    |    97|
|367   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_534                                                                         |    97|
|368   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_535                                                                    |    97|
|369   |      \GEN_LABEL[1].u_Accumulator         |Accumulator_180                                                                                  |    91|
|370   |        u_Block_RAM                       |Block_RAM_530                                                                                    |    61|
|371   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_531                                                                         |    61|
|372   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_532                                                                    |    61|
|373   |      \GEN_LABEL[20].u_Accumulator        |Accumulator_181                                                                                  |    91|
|374   |        u_Block_RAM                       |Block_RAM_527                                                                                    |    61|
|375   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_528                                                                         |    61|
|376   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_529                                                                    |    61|
|377   |      \GEN_LABEL[21].u_Accumulator        |Accumulator_182                                                                                  |    91|
|378   |        u_Block_RAM                       |Block_RAM_524                                                                                    |    61|
|379   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_525                                                                         |    61|
|380   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_526                                                                    |    61|
|381   |      \GEN_LABEL[22].u_Accumulator        |Accumulator_183                                                                                  |    91|
|382   |        u_Block_RAM                       |Block_RAM_521                                                                                    |    61|
|383   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_522                                                                         |    61|
|384   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_523                                                                    |    61|
|385   |      \GEN_LABEL[23].u_Accumulator        |Accumulator_184                                                                                  |   103|
|386   |        u_Block_RAM                       |Block_RAM_518                                                                                    |    73|
|387   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_519                                                                         |    73|
|388   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_520                                                                    |    73|
|389   |      \GEN_LABEL[24].u_Accumulator        |Accumulator_185                                                                                  |    91|
|390   |        u_Block_RAM                       |Block_RAM_515                                                                                    |    61|
|391   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_516                                                                         |    61|
|392   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_517                                                                    |    61|
|393   |      \GEN_LABEL[25].u_Accumulator        |Accumulator_186                                                                                  |    91|
|394   |        u_Block_RAM                       |Block_RAM_512                                                                                    |    61|
|395   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_513                                                                         |    61|
|396   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_514                                                                    |    61|
|397   |      \GEN_LABEL[26].u_Accumulator        |Accumulator_187                                                                                  |    91|
|398   |        u_Block_RAM                       |Block_RAM_509                                                                                    |    61|
|399   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_510                                                                         |    61|
|400   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_511                                                                    |    61|
|401   |      \GEN_LABEL[27].u_Accumulator        |Accumulator_188                                                                                  |   115|
|402   |        u_Block_RAM                       |Block_RAM_506                                                                                    |    85|
|403   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_507                                                                         |    85|
|404   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_508                                                                    |    85|
|405   |      \GEN_LABEL[28].u_Accumulator        |Accumulator_189                                                                                  |    91|
|406   |        u_Block_RAM                       |Block_RAM_503                                                                                    |    61|
|407   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_504                                                                         |    61|
|408   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_505                                                                    |    61|
|409   |      \GEN_LABEL[29].u_Accumulator        |Accumulator_190                                                                                  |    91|
|410   |        u_Block_RAM                       |Block_RAM_500                                                                                    |    61|
|411   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_501                                                                         |    61|
|412   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_502                                                                    |    61|
|413   |      \GEN_LABEL[2].u_Accumulator         |Accumulator_191                                                                                  |    91|
|414   |        u_Block_RAM                       |Block_RAM_497                                                                                    |    61|
|415   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_498                                                                         |    61|
|416   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_499                                                                    |    61|
|417   |      \GEN_LABEL[30].u_Accumulator        |Accumulator_192                                                                                  |    91|
|418   |        u_Block_RAM                       |Block_RAM_494                                                                                    |    61|
|419   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_495                                                                         |    61|
|420   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_496                                                                    |    61|
|421   |      \GEN_LABEL[31].u_Accumulator        |Accumulator_193                                                                                  |   103|
|422   |        u_Block_RAM                       |Block_RAM_491                                                                                    |    73|
|423   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_492                                                                         |    73|
|424   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_493                                                                    |    73|
|425   |      \GEN_LABEL[32].u_Accumulator        |Accumulator_194                                                                                  |    91|
|426   |        u_Block_RAM                       |Block_RAM_488                                                                                    |    61|
|427   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_489                                                                         |    61|
|428   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_490                                                                    |    61|
|429   |      \GEN_LABEL[33].u_Accumulator        |Accumulator_195                                                                                  |    91|
|430   |        u_Block_RAM                       |Block_RAM_485                                                                                    |    61|
|431   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_486                                                                         |    61|
|432   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_487                                                                    |    61|
|433   |      \GEN_LABEL[34].u_Accumulator        |Accumulator_196                                                                                  |    91|
|434   |        u_Block_RAM                       |Block_RAM_482                                                                                    |    61|
|435   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_483                                                                         |    61|
|436   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_484                                                                    |    61|
|437   |      \GEN_LABEL[35].u_Accumulator        |Accumulator_197                                                                                  |   127|
|438   |        u_Block_RAM                       |Block_RAM_479                                                                                    |    97|
|439   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_480                                                                         |    97|
|440   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_481                                                                    |    97|
|441   |      \GEN_LABEL[36].u_Accumulator        |Accumulator_198                                                                                  |    91|
|442   |        u_Block_RAM                       |Block_RAM_476                                                                                    |    61|
|443   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_477                                                                         |    61|
|444   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_478                                                                    |    61|
|445   |      \GEN_LABEL[37].u_Accumulator        |Accumulator_199                                                                                  |    91|
|446   |        u_Block_RAM                       |Block_RAM_473                                                                                    |    61|
|447   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_474                                                                         |    61|
|448   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_475                                                                    |    61|
|449   |      \GEN_LABEL[38].u_Accumulator        |Accumulator_200                                                                                  |    91|
|450   |        u_Block_RAM                       |Block_RAM_470                                                                                    |    61|
|451   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_471                                                                         |    61|
|452   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_472                                                                    |    61|
|453   |      \GEN_LABEL[39].u_Accumulator        |Accumulator_201                                                                                  |   103|
|454   |        u_Block_RAM                       |Block_RAM_467                                                                                    |    73|
|455   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_468                                                                         |    73|
|456   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_469                                                                    |    73|
|457   |      \GEN_LABEL[3].u_Accumulator         |Accumulator_202                                                                                  |   127|
|458   |        u_Block_RAM                       |Block_RAM_464                                                                                    |    97|
|459   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_465                                                                         |    97|
|460   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_466                                                                    |    97|
|461   |      \GEN_LABEL[40].u_Accumulator        |Accumulator_203                                                                                  |    91|
|462   |        u_Block_RAM                       |Block_RAM_461                                                                                    |    61|
|463   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_462                                                                         |    61|
|464   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_463                                                                    |    61|
|465   |      \GEN_LABEL[41].u_Accumulator        |Accumulator_204                                                                                  |    91|
|466   |        u_Block_RAM                       |Block_RAM_458                                                                                    |    61|
|467   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_459                                                                         |    61|
|468   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_460                                                                    |    61|
|469   |      \GEN_LABEL[42].u_Accumulator        |Accumulator_205                                                                                  |    91|
|470   |        u_Block_RAM                       |Block_RAM_455                                                                                    |    61|
|471   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_456                                                                         |    61|
|472   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_457                                                                    |    61|
|473   |      \GEN_LABEL[43].u_Accumulator        |Accumulator_206                                                                                  |   115|
|474   |        u_Block_RAM                       |Block_RAM_452                                                                                    |    85|
|475   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_453                                                                         |    85|
|476   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_454                                                                    |    85|
|477   |      \GEN_LABEL[44].u_Accumulator        |Accumulator_207                                                                                  |    91|
|478   |        u_Block_RAM                       |Block_RAM_449                                                                                    |    61|
|479   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_450                                                                         |    61|
|480   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_451                                                                    |    61|
|481   |      \GEN_LABEL[45].u_Accumulator        |Accumulator_208                                                                                  |    91|
|482   |        u_Block_RAM                       |Block_RAM_446                                                                                    |    61|
|483   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_447                                                                         |    61|
|484   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_448                                                                    |    61|
|485   |      \GEN_LABEL[46].u_Accumulator        |Accumulator_209                                                                                  |    91|
|486   |        u_Block_RAM                       |Block_RAM_443                                                                                    |    61|
|487   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_444                                                                         |    61|
|488   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_445                                                                    |    61|
|489   |      \GEN_LABEL[47].u_Accumulator        |Accumulator_210                                                                                  |   103|
|490   |        u_Block_RAM                       |Block_RAM_440                                                                                    |    73|
|491   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_441                                                                         |    73|
|492   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_442                                                                    |    73|
|493   |      \GEN_LABEL[48].u_Accumulator        |Accumulator_211                                                                                  |    91|
|494   |        u_Block_RAM                       |Block_RAM_437                                                                                    |    61|
|495   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_438                                                                         |    61|
|496   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_439                                                                    |    61|
|497   |      \GEN_LABEL[49].u_Accumulator        |Accumulator_212                                                                                  |    91|
|498   |        u_Block_RAM                       |Block_RAM_434                                                                                    |    61|
|499   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_435                                                                         |    61|
|500   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_436                                                                    |    61|
|501   |      \GEN_LABEL[4].u_Accumulator         |Accumulator_213                                                                                  |    91|
|502   |        u_Block_RAM                       |Block_RAM_431                                                                                    |    61|
|503   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_432                                                                         |    61|
|504   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_433                                                                    |    61|
|505   |      \GEN_LABEL[50].u_Accumulator        |Accumulator_214                                                                                  |    91|
|506   |        u_Block_RAM                       |Block_RAM_428                                                                                    |    61|
|507   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_429                                                                         |    61|
|508   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_430                                                                    |    61|
|509   |      \GEN_LABEL[51].u_Accumulator        |Accumulator_215                                                                                  |   151|
|510   |        u_Block_RAM                       |Block_RAM_425                                                                                    |   121|
|511   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_426                                                                         |   121|
|512   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_427                                                                    |   121|
|513   |      \GEN_LABEL[52].u_Accumulator        |Accumulator_216                                                                                  |    91|
|514   |        u_Block_RAM                       |Block_RAM_422                                                                                    |    61|
|515   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_423                                                                         |    61|
|516   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_424                                                                    |    61|
|517   |      \GEN_LABEL[53].u_Accumulator        |Accumulator_217                                                                                  |    91|
|518   |        u_Block_RAM                       |Block_RAM_419                                                                                    |    61|
|519   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_420                                                                         |    61|
|520   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_421                                                                    |    61|
|521   |      \GEN_LABEL[54].u_Accumulator        |Accumulator_218                                                                                  |    91|
|522   |        u_Block_RAM                       |Block_RAM_416                                                                                    |    61|
|523   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_417                                                                         |    61|
|524   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_418                                                                    |    61|
|525   |      \GEN_LABEL[55].u_Accumulator        |Accumulator_219                                                                                  |   103|
|526   |        u_Block_RAM                       |Block_RAM_413                                                                                    |    73|
|527   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_414                                                                         |    73|
|528   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_415                                                                    |    73|
|529   |      \GEN_LABEL[56].u_Accumulator        |Accumulator_220                                                                                  |    91|
|530   |        u_Block_RAM                       |Block_RAM_410                                                                                    |    61|
|531   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_411                                                                         |    61|
|532   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_412                                                                    |    61|
|533   |      \GEN_LABEL[57].u_Accumulator        |Accumulator_221                                                                                  |    91|
|534   |        u_Block_RAM                       |Block_RAM_407                                                                                    |    61|
|535   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_408                                                                         |    61|
|536   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_409                                                                    |    61|
|537   |      \GEN_LABEL[58].u_Accumulator        |Accumulator_222                                                                                  |    91|
|538   |        u_Block_RAM                       |Block_RAM_404                                                                                    |    61|
|539   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_405                                                                         |    61|
|540   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_406                                                                    |    61|
|541   |      \GEN_LABEL[59].u_Accumulator        |Accumulator_223                                                                                  |   115|
|542   |        u_Block_RAM                       |Block_RAM_401                                                                                    |    85|
|543   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_402                                                                         |    85|
|544   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_403                                                                    |    85|
|545   |      \GEN_LABEL[5].u_Accumulator         |Accumulator_224                                                                                  |    91|
|546   |        u_Block_RAM                       |Block_RAM_398                                                                                    |    61|
|547   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_399                                                                         |    61|
|548   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_400                                                                    |    61|
|549   |      \GEN_LABEL[60].u_Accumulator        |Accumulator_225                                                                                  |    91|
|550   |        u_Block_RAM                       |Block_RAM_395                                                                                    |    61|
|551   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_396                                                                         |    61|
|552   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_397                                                                    |    61|
|553   |      \GEN_LABEL[61].u_Accumulator        |Accumulator_226                                                                                  |    91|
|554   |        u_Block_RAM                       |Block_RAM_392                                                                                    |    61|
|555   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_393                                                                         |    61|
|556   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_394                                                                    |    61|
|557   |      \GEN_LABEL[62].u_Accumulator        |Accumulator_227                                                                                  |    91|
|558   |        u_Block_RAM                       |Block_RAM_389                                                                                    |    61|
|559   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_390                                                                         |    61|
|560   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_391                                                                    |    61|
|561   |      \GEN_LABEL[63].u_Accumulator        |Accumulator_228                                                                                  |   103|
|562   |        u_Block_RAM                       |Block_RAM_386                                                                                    |    73|
|563   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_387                                                                         |    73|
|564   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_388                                                                    |    73|
|565   |      \GEN_LABEL[64].u_Accumulator        |Accumulator_229                                                                                  |    91|
|566   |        u_Block_RAM                       |Block_RAM_383                                                                                    |    61|
|567   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_384                                                                         |    61|
|568   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_385                                                                    |    61|
|569   |      \GEN_LABEL[65].u_Accumulator        |Accumulator_230                                                                                  |    91|
|570   |        u_Block_RAM                       |Block_RAM_380                                                                                    |    61|
|571   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_381                                                                         |    61|
|572   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_382                                                                    |    61|
|573   |      \GEN_LABEL[66].u_Accumulator        |Accumulator_231                                                                                  |    91|
|574   |        u_Block_RAM                       |Block_RAM_377                                                                                    |    61|
|575   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_378                                                                         |    61|
|576   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_379                                                                    |    61|
|577   |      \GEN_LABEL[67].u_Accumulator        |Accumulator_232                                                                                  |   127|
|578   |        u_Block_RAM                       |Block_RAM_374                                                                                    |    97|
|579   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_375                                                                         |    97|
|580   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_376                                                                    |    97|
|581   |      \GEN_LABEL[68].u_Accumulator        |Accumulator_233                                                                                  |    91|
|582   |        u_Block_RAM                       |Block_RAM_371                                                                                    |    61|
|583   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_372                                                                         |    61|
|584   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_373                                                                    |    61|
|585   |      \GEN_LABEL[69].u_Accumulator        |Accumulator_234                                                                                  |    91|
|586   |        u_Block_RAM                       |Block_RAM_368                                                                                    |    61|
|587   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_369                                                                         |    61|
|588   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_370                                                                    |    61|
|589   |      \GEN_LABEL[6].u_Accumulator         |Accumulator_235                                                                                  |    91|
|590   |        u_Block_RAM                       |Block_RAM_365                                                                                    |    61|
|591   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_366                                                                         |    61|
|592   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_367                                                                    |    61|
|593   |      \GEN_LABEL[70].u_Accumulator        |Accumulator_236                                                                                  |    91|
|594   |        u_Block_RAM                       |Block_RAM_362                                                                                    |    61|
|595   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_363                                                                         |    61|
|596   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_364                                                                    |    61|
|597   |      \GEN_LABEL[71].u_Accumulator        |Accumulator_237                                                                                  |   103|
|598   |        u_Block_RAM                       |Block_RAM_359                                                                                    |    73|
|599   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_360                                                                         |    73|
|600   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_361                                                                    |    73|
|601   |      \GEN_LABEL[72].u_Accumulator        |Accumulator_238                                                                                  |    91|
|602   |        u_Block_RAM                       |Block_RAM_356                                                                                    |    61|
|603   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_357                                                                         |    61|
|604   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_358                                                                    |    61|
|605   |      \GEN_LABEL[73].u_Accumulator        |Accumulator_239                                                                                  |    91|
|606   |        u_Block_RAM                       |Block_RAM_353                                                                                    |    61|
|607   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_354                                                                         |    61|
|608   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_355                                                                    |    61|
|609   |      \GEN_LABEL[74].u_Accumulator        |Accumulator_240                                                                                  |    91|
|610   |        u_Block_RAM                       |Block_RAM_350                                                                                    |    61|
|611   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_351                                                                         |    61|
|612   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_352                                                                    |    61|
|613   |      \GEN_LABEL[75].u_Accumulator        |Accumulator_241                                                                                  |   115|
|614   |        u_Block_RAM                       |Block_RAM_347                                                                                    |    85|
|615   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_348                                                                         |    85|
|616   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_349                                                                    |    85|
|617   |      \GEN_LABEL[76].u_Accumulator        |Accumulator_242                                                                                  |    91|
|618   |        u_Block_RAM                       |Block_RAM_344                                                                                    |    61|
|619   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_345                                                                         |    61|
|620   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_346                                                                    |    61|
|621   |      \GEN_LABEL[77].u_Accumulator        |Accumulator_243                                                                                  |    91|
|622   |        u_Block_RAM                       |Block_RAM_341                                                                                    |    61|
|623   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_342                                                                         |    61|
|624   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_343                                                                    |    61|
|625   |      \GEN_LABEL[78].u_Accumulator        |Accumulator_244                                                                                  |    91|
|626   |        u_Block_RAM                       |Block_RAM_338                                                                                    |    61|
|627   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_339                                                                         |    61|
|628   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_340                                                                    |    61|
|629   |      \GEN_LABEL[79].u_Accumulator        |Accumulator_245                                                                                  |   103|
|630   |        u_Block_RAM                       |Block_RAM_335                                                                                    |    73|
|631   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_336                                                                         |    73|
|632   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_337                                                                    |    73|
|633   |      \GEN_LABEL[7].u_Accumulator         |Accumulator_246                                                                                  |   103|
|634   |        u_Block_RAM                       |Block_RAM_332                                                                                    |    73|
|635   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_333                                                                         |    73|
|636   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_334                                                                    |    73|
|637   |      \GEN_LABEL[80].u_Accumulator        |Accumulator_247                                                                                  |    91|
|638   |        u_Block_RAM                       |Block_RAM_329                                                                                    |    61|
|639   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_330                                                                         |    61|
|640   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_331                                                                    |    61|
|641   |      \GEN_LABEL[81].u_Accumulator        |Accumulator_248                                                                                  |    91|
|642   |        u_Block_RAM                       |Block_RAM_326                                                                                    |    61|
|643   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_327                                                                         |    61|
|644   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_328                                                                    |    61|
|645   |      \GEN_LABEL[82].u_Accumulator        |Accumulator_249                                                                                  |    91|
|646   |        u_Block_RAM                       |Block_RAM_323                                                                                    |    61|
|647   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_324                                                                         |    61|
|648   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_325                                                                    |    61|
|649   |      \GEN_LABEL[83].u_Accumulator        |Accumulator_250                                                                                  |   127|
|650   |        u_Block_RAM                       |Block_RAM_320                                                                                    |    97|
|651   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_321                                                                         |    97|
|652   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_322                                                                    |    97|
|653   |      \GEN_LABEL[84].u_Accumulator        |Accumulator_251                                                                                  |    91|
|654   |        u_Block_RAM                       |Block_RAM_317                                                                                    |    61|
|655   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_318                                                                         |    61|
|656   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_319                                                                    |    61|
|657   |      \GEN_LABEL[85].u_Accumulator        |Accumulator_252                                                                                  |    91|
|658   |        u_Block_RAM                       |Block_RAM_314                                                                                    |    61|
|659   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_315                                                                         |    61|
|660   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_316                                                                    |    61|
|661   |      \GEN_LABEL[86].u_Accumulator        |Accumulator_253                                                                                  |    91|
|662   |        u_Block_RAM                       |Block_RAM_311                                                                                    |    61|
|663   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_312                                                                         |    61|
|664   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_313                                                                    |    61|
|665   |      \GEN_LABEL[87].u_Accumulator        |Accumulator_254                                                                                  |   103|
|666   |        u_Block_RAM                       |Block_RAM_308                                                                                    |    73|
|667   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_309                                                                         |    73|
|668   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_310                                                                    |    73|
|669   |      \GEN_LABEL[88].u_Accumulator        |Accumulator_255                                                                                  |    91|
|670   |        u_Block_RAM                       |Block_RAM_305                                                                                    |    61|
|671   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_306                                                                         |    61|
|672   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_307                                                                    |    61|
|673   |      \GEN_LABEL[89].u_Accumulator        |Accumulator_256                                                                                  |    91|
|674   |        u_Block_RAM                       |Block_RAM_302                                                                                    |    61|
|675   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_303                                                                         |    61|
|676   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_304                                                                    |    61|
|677   |      \GEN_LABEL[8].u_Accumulator         |Accumulator_257                                                                                  |    91|
|678   |        u_Block_RAM                       |Block_RAM_299                                                                                    |    61|
|679   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_300                                                                         |    61|
|680   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_301                                                                    |    61|
|681   |      \GEN_LABEL[90].u_Accumulator        |Accumulator_258                                                                                  |    91|
|682   |        u_Block_RAM                       |Block_RAM_296                                                                                    |    61|
|683   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_297                                                                         |    61|
|684   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_298                                                                    |    61|
|685   |      \GEN_LABEL[91].u_Accumulator        |Accumulator_259                                                                                  |   115|
|686   |        u_Block_RAM                       |Block_RAM_293                                                                                    |    85|
|687   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_294                                                                         |    85|
|688   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_295                                                                    |    85|
|689   |      \GEN_LABEL[92].u_Accumulator        |Accumulator_260                                                                                  |    91|
|690   |        u_Block_RAM                       |Block_RAM_290                                                                                    |    61|
|691   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_291                                                                         |    61|
|692   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_292                                                                    |    61|
|693   |      \GEN_LABEL[93].u_Accumulator        |Accumulator_261                                                                                  |    91|
|694   |        u_Block_RAM                       |Block_RAM_287                                                                                    |    61|
|695   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_288                                                                         |    61|
|696   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_289                                                                    |    61|
|697   |      \GEN_LABEL[94].u_Accumulator        |Accumulator_262                                                                                  |    91|
|698   |        u_Block_RAM                       |Block_RAM_284                                                                                    |    61|
|699   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_285                                                                         |    61|
|700   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_286                                                                    |    61|
|701   |      \GEN_LABEL[95].u_Accumulator        |Accumulator_263                                                                                  |   103|
|702   |        u_Block_RAM                       |Block_RAM_281                                                                                    |    73|
|703   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_282                                                                         |    73|
|704   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_283                                                                    |    73|
|705   |      \GEN_LABEL[96].u_Accumulator        |Accumulator_264                                                                                  |    91|
|706   |        u_Block_RAM                       |Block_RAM_278                                                                                    |    61|
|707   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_279                                                                         |    61|
|708   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_280                                                                    |    61|
|709   |      \GEN_LABEL[97].u_Accumulator        |Accumulator_265                                                                                  |    91|
|710   |        u_Block_RAM                       |Block_RAM_275                                                                                    |    61|
|711   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_276                                                                         |    61|
|712   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_277                                                                    |    61|
|713   |      \GEN_LABEL[98].u_Accumulator        |Accumulator_266                                                                                  |    91|
|714   |        u_Block_RAM                       |Block_RAM_272                                                                                    |    61|
|715   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_273                                                                         |    61|
|716   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_274                                                                    |    61|
|717   |      \GEN_LABEL[99].u_Accumulator        |Accumulator_267                                                                                  |   127|
|718   |        u_Block_RAM                       |Block_RAM_269                                                                                    |    97|
|719   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM_270                                                                         |    97|
|720   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic_271                                                                    |    97|
|721   |      \GEN_LABEL[9].u_Accumulator         |Accumulator_268                                                                                  |    91|
|722   |        u_Block_RAM                       |Block_RAM                                                                                        |    61|
|723   |          u_Simple_Dual_Port_RAM          |Simple_Dual_Port_RAM                                                                             |    61|
|724   |            u_Simple_Dual_Port_RAM        |SimpleDualPortRAM_generic                                                                        |    61|
|725   |  u_Parallel_LHT_Kernel                   |Parallel_LHT_Kernel                                                                              |  9100|
|726   |    u_Hough_Kernel                        |Hough_Kernel                                                                                     |  9019|
|727   |      u_Hough_Kernel_Symmetric_Look_Ahead |Hough_Kernel_Symmetric_Look_Ahead                                                                |  9019|
|728   |        u_Hough_Kernel_Symmetric          |Hough_Kernel_Symmetric                                                                           |  3679|
|729   |          \xcos_out1[0]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__1   |     8|
|730   |          \xcos_out1[1]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__2   |     8|
|731   |          \xcos_out1[2]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__3   |     8|
|732   |          \xcos_out1[3]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__4   |     8|
|733   |          \xcos_out1[4]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__5   |     8|
|734   |          \xcos_out1[5]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__6   |     8|
|735   |          \xcos_out1[6]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__7   |     8|
|736   |          \xcos_out1[7]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__8   |     8|
|737   |          \xcos_out1[8]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__9   |     8|
|738   |          \xcos_out1[9]                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__10  |     8|
|739   |          \xcos_out1[10]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__11  |     8|
|740   |          \xcos_out1[11]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__12  |     8|
|741   |          \xcos_out1[12]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__13  |     8|
|742   |          \xcos_out1[13]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__14  |     8|
|743   |          \xcos_out1[14]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__15  |     8|
|744   |          \xcos_out1[15]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__16  |     8|
|745   |          \xcos_out1[16]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__17  |     8|
|746   |          \xcos_out1[17]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__18  |     8|
|747   |          \xcos_out1[18]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__19  |     8|
|748   |          \xcos_out1[19]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__20  |     8|
|749   |          \xcos_out1[20]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__21  |     8|
|750   |          \xcos_out1[21]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__22  |     8|
|751   |          \xcos_out1[22]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__23  |     8|
|752   |          \xcos_out1[23]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__24  |     8|
|753   |          \xcos_out1[24]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__25  |     8|
|754   |          \xcos_out1[25]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__26  |     8|
|755   |          \xcos_out1[26]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__27  |     8|
|756   |          \xcos_out1[27]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__28  |     8|
|757   |          \xcos_out1[28]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__29  |     8|
|758   |          \xcos_out1[29]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__30  |     8|
|759   |          \xcos_out1[30]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__31  |     8|
|760   |          \xcos_out1[31]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__32  |     8|
|761   |          \xcos_out1[32]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__33  |     8|
|762   |          \xcos_out1[33]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__34  |     8|
|763   |          \xcos_out1[34]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__35  |     8|
|764   |          \xcos_out1[35]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__36  |     8|
|765   |          \xcos_out1[36]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__37  |     8|
|766   |          \xcos_out1[37]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__38  |     8|
|767   |          \xcos_out1[38]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__39  |     8|
|768   |          \xcos_out1[39]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__40  |     8|
|769   |          \xcos_out1[40]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__41  |     8|
|770   |          \xcos_out1[41]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__42  |     8|
|771   |          \xcos_out1[42]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__43  |     8|
|772   |          \xcos_out1[43]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__44  |     8|
|773   |          \xcos_out1[44]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__45  |     8|
|774   |          \xcos_out1[45]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__46  |     8|
|775   |          \xcos_out1[46]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__47  |     8|
|776   |          \xcos_out1[47]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__48  |     8|
|777   |          \xcos_out1[48]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__49  |     8|
|778   |          \xcos_out1[49]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__50  |     8|
|779   |          \xcos_out1[50]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__51  |     8|
|780   |          \xcos_out1[51]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__52  |     8|
|781   |          \xcos_out1[52]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__53  |     8|
|782   |          \xcos_out1[53]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__54  |     8|
|783   |          \xcos_out1[54]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__55  |     8|
|784   |          \xcos_out1[55]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__56  |     8|
|785   |          \xcos_out1[56]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__57  |     8|
|786   |          \xcos_out1[57]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__58  |     8|
|787   |          \xcos_out1[58]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__59  |     8|
|788   |          \xcos_out1[59]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__60  |     8|
|789   |          \xcos_out1[60]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__61  |     8|
|790   |          \xcos_out1[61]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__62  |     8|
|791   |          \xcos_out1[62]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__63  |     8|
|792   |          \xcos_out1[63]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__64  |     8|
|793   |          \xcos_out1[64]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__65  |     8|
|794   |          \xcos_out1[65]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__66  |     8|
|795   |          \xcos_out1[66]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__67  |     8|
|796   |          \xcos_out1[67]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__68  |     8|
|797   |          \xcos_out1[68]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__69  |     8|
|798   |          \xcos_out1[69]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__70  |     8|
|799   |          \xcos_out1[70]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__71  |     8|
|800   |          \xcos_out1[71]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__72  |     8|
|801   |          \xcos_out1[72]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__73  |     8|
|802   |          \xcos_out1[73]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__74  |     8|
|803   |          \xcos_out1[74]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__75  |     8|
|804   |          \xcos_out1[75]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__76  |     8|
|805   |          \xcos_out1[76]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__77  |     8|
|806   |          \xcos_out1[77]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__78  |     8|
|807   |          \xcos_out1[78]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__79  |     8|
|808   |          \xcos_out1[79]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__80  |     8|
|809   |          \xcos_out1[80]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__81  |     8|
|810   |          \xcos_out1[81]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__82  |     8|
|811   |          \xcos_out1[82]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__83  |     8|
|812   |          \xcos_out1[83]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__84  |     8|
|813   |          \xcos_out1[84]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__85  |     8|
|814   |          \xcos_out1[85]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__86  |     8|
|815   |          \xcos_out1[86]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__87  |     8|
|816   |          \xcos_out1[87]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__88  |     8|
|817   |          \xcos_out1[88]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__89  |     8|
|818   |          \xcos_out1[89]                  |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__90  |     8|
|819   |          xcosCenter_out1                 |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel__91  |     8|
|820   |        u_Look_Ahead_Hough                |Look_Ahead_Hough                                                                                 |  5340|
|821   |          multiply_out1                   |\u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/multiply_out1_funnel      |     8|
|822   |          u_MATLAB_Function               |MATLAB_Function                                                                                  |   190|
|823   |          u_Register_Bank_instance1       |Register_Bank                                                                                    |    12|
|824   |          u_Register_Bank_instance10      |Register_Bank_0                                                                                  |    12|
|825   |          u_Register_Bank_instance11      |Register_Bank_1                                                                                  |    12|
|826   |          u_Register_Bank_instance12      |Register_Bank_2                                                                                  |    12|
|827   |          u_Register_Bank_instance13      |Register_Bank_3                                                                                  |    12|
|828   |          u_Register_Bank_instance14      |Register_Bank_4                                                                                  |    12|
|829   |          u_Register_Bank_instance15      |Register_Bank_5                                                                                  |    12|
|830   |          u_Register_Bank_instance16      |Register_Bank_6                                                                                  |    12|
|831   |          u_Register_Bank_instance17      |Register_Bank_7                                                                                  |    12|
|832   |          u_Register_Bank_instance18      |Register_Bank_8                                                                                  |    12|
|833   |          u_Register_Bank_instance19      |Register_Bank_9                                                                                  |    12|
|834   |          u_Register_Bank_instance2       |Register_Bank_10                                                                                 |    12|
|835   |          u_Register_Bank_instance20      |Register_Bank_11                                                                                 |    12|
|836   |          u_Register_Bank_instance21      |Register_Bank_12                                                                                 |    12|
|837   |          u_Register_Bank_instance22      |Register_Bank_13                                                                                 |    12|
|838   |          u_Register_Bank_instance23      |Register_Bank_14                                                                                 |    12|
|839   |          u_Register_Bank_instance24      |Register_Bank_15                                                                                 |    12|
|840   |          u_Register_Bank_instance25      |Register_Bank_16                                                                                 |    12|
|841   |          u_Register_Bank_instance26      |Register_Bank_17                                                                                 |    12|
|842   |          u_Register_Bank_instance27      |Register_Bank_18                                                                                 |    12|
|843   |          u_Register_Bank_instance28      |Register_Bank_19                                                                                 |    12|
|844   |          u_Register_Bank_instance29      |Register_Bank_20                                                                                 |    12|
|845   |          u_Register_Bank_instance3       |Register_Bank_21                                                                                 |    12|
|846   |          u_Register_Bank_instance30      |Register_Bank_22                                                                                 |    12|
|847   |          u_Register_Bank_instance31      |Register_Bank_23                                                                                 |    12|
|848   |          u_Register_Bank_instance32      |Register_Bank_24                                                                                 |    12|
|849   |          u_Register_Bank_instance33      |Register_Bank_25                                                                                 |    12|
|850   |          u_Register_Bank_instance34      |Register_Bank_26                                                                                 |    12|
|851   |          u_Register_Bank_instance35      |Register_Bank_27                                                                                 |    12|
|852   |          u_Register_Bank_instance36      |Register_Bank_28                                                                                 |    12|
|853   |          u_Register_Bank_instance37      |Register_Bank_29                                                                                 |    12|
|854   |          u_Register_Bank_instance38      |Register_Bank_30                                                                                 |    12|
|855   |          u_Register_Bank_instance39      |Register_Bank_31                                                                                 |    12|
|856   |          u_Register_Bank_instance4       |Register_Bank_32                                                                                 |    12|
|857   |          u_Register_Bank_instance40      |Register_Bank_33                                                                                 |    12|
|858   |          u_Register_Bank_instance41      |Register_Bank_34                                                                                 |    12|
|859   |          u_Register_Bank_instance42      |Register_Bank_35                                                                                 |    12|
|860   |          u_Register_Bank_instance43      |Register_Bank_36                                                                                 |    12|
|861   |          u_Register_Bank_instance44      |Register_Bank_37                                                                                 |    12|
|862   |          u_Register_Bank_instance45      |Register_Bank_38                                                                                 |    12|
|863   |          u_Register_Bank_instance46      |Register_Bank_39                                                                                 |    12|
|864   |          u_Register_Bank_instance47      |Register_Bank_40                                                                                 |    12|
|865   |          u_Register_Bank_instance48      |Register_Bank_41                                                                                 |    12|
|866   |          u_Register_Bank_instance49      |Register_Bank_42                                                                                 |    12|
|867   |          u_Register_Bank_instance5       |Register_Bank_43                                                                                 |    12|
|868   |          u_Register_Bank_instance50      |Register_Bank_44                                                                                 |    12|
|869   |          u_Register_Bank_instance51      |Register_Bank_45                                                                                 |    12|
|870   |          u_Register_Bank_instance52      |Register_Bank_46                                                                                 |    12|
|871   |          u_Register_Bank_instance53      |Register_Bank_47                                                                                 |    12|
|872   |          u_Register_Bank_instance54      |Register_Bank_48                                                                                 |    12|
|873   |          u_Register_Bank_instance55      |Register_Bank_49                                                                                 |    12|
|874   |          u_Register_Bank_instance56      |Register_Bank_50                                                                                 |    12|
|875   |          u_Register_Bank_instance57      |Register_Bank_51                                                                                 |    12|
|876   |          u_Register_Bank_instance58      |Register_Bank_52                                                                                 |    12|
|877   |          u_Register_Bank_instance59      |Register_Bank_53                                                                                 |    12|
|878   |          u_Register_Bank_instance6       |Register_Bank_54                                                                                 |    12|
|879   |          u_Register_Bank_instance60      |Register_Bank_55                                                                                 |    12|
|880   |          u_Register_Bank_instance61      |Register_Bank_56                                                                                 |    12|
|881   |          u_Register_Bank_instance62      |Register_Bank_57                                                                                 |    12|
|882   |          u_Register_Bank_instance63      |Register_Bank_58                                                                                 |    12|
|883   |          u_Register_Bank_instance64      |Register_Bank_59                                                                                 |    12|
|884   |          u_Register_Bank_instance65      |Register_Bank_60                                                                                 |    12|
|885   |          u_Register_Bank_instance66      |Register_Bank_61                                                                                 |    12|
|886   |          u_Register_Bank_instance67      |Register_Bank_62                                                                                 |    12|
|887   |          u_Register_Bank_instance68      |Register_Bank_63                                                                                 |    12|
|888   |          u_Register_Bank_instance69      |Register_Bank_64                                                                                 |    12|
|889   |          u_Register_Bank_instance7       |Register_Bank_65                                                                                 |    12|
|890   |          u_Register_Bank_instance70      |Register_Bank_66                                                                                 |    12|
|891   |          u_Register_Bank_instance71      |Register_Bank_67                                                                                 |    12|
|892   |          u_Register_Bank_instance72      |Register_Bank_68                                                                                 |    12|
|893   |          u_Register_Bank_instance73      |Register_Bank_69                                                                                 |    12|
|894   |          u_Register_Bank_instance74      |Register_Bank_70                                                                                 |    12|
|895   |          u_Register_Bank_instance75      |Register_Bank_71                                                                                 |    12|
|896   |          u_Register_Bank_instance76      |Register_Bank_72                                                                                 |    12|
|897   |          u_Register_Bank_instance77      |Register_Bank_73                                                                                 |    12|
|898   |          u_Register_Bank_instance78      |Register_Bank_74                                                                                 |    12|
|899   |          u_Register_Bank_instance79      |Register_Bank_75                                                                                 |    12|
|900   |          u_Register_Bank_instance8       |Register_Bank_76                                                                                 |    12|
|901   |          u_Register_Bank_instance80      |Register_Bank_77                                                                                 |    12|
|902   |          u_Register_Bank_instance81      |Register_Bank_78                                                                                 |    12|
|903   |          u_Register_Bank_instance82      |Register_Bank_79                                                                                 |    12|
|904   |          u_Register_Bank_instance83      |Register_Bank_80                                                                                 |    12|
|905   |          u_Register_Bank_instance84      |Register_Bank_81                                                                                 |    12|
|906   |          u_Register_Bank_instance85      |Register_Bank_82                                                                                 |    12|
|907   |          u_Register_Bank_instance86      |Register_Bank_83                                                                                 |    12|
|908   |          u_Register_Bank_instance87      |Register_Bank_84                                                                                 |    12|
|909   |          u_Register_Bank_instance88      |Register_Bank_85                                                                                 |    12|
|910   |          u_Register_Bank_instance89      |Register_Bank_86                                                                                 |    12|
|911   |          u_Register_Bank_instance9       |Register_Bank_87                                                                                 |    12|
|912   |          u_Register_Bank_instance90      |Register_Bank_88                                                                                 |    12|
|913   |          u_Register_Bank_instance91      |Register_Bank_89                                                                                 |    31|
+------+------------------------------------------+-------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2528.078 ; gain = 1167.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:01:59 . Memory (MB): peak = 2528.078 ; gain = 972.215
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2528.078 ; gain = 1167.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 848 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2549.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 92 instances

INFO: [Common 17-83] Releasing license: Synthesis
856 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:33 . Memory (MB): peak = 2549.223 ; gain = 2252.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2549.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/hybrid_lht/models/parallel_lht/hdl_prj_1080p/vivado_prj/Parallel_LHT_vivado.runs/synth_1/Parallel_LHT.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2549.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Parallel_LHT_utilization_synth.rpt -pb Parallel_LHT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 21:41:19 2020...
