// Seed: 541707590
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5
);
  logic id_7;
  wire  id_8 = id_3, id_9;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
  integer id_5;
  always force id_4 = id_4;
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    output tri0 id_4
    , id_7,
    inout uwire id_5
);
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
