--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Seven_segment.twx Seven_segment.ncd -o Seven_segment.twr
Seven_segment.pcf -ucf Seven_segment.ucf

Design file:              Seven_segment.ncd
Physical constraint file: Seven_segment.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Clr         |    4.817(R)|      SLOW  |   -1.123(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Seg<0>      |         7.922(R)|      SLOW  |         3.968(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<1>      |         7.724(R)|      SLOW  |         3.861(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<2>      |         8.039(R)|      SLOW  |         4.079(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<3>      |         8.008(R)|      SLOW  |         4.017(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<4>      |         8.307(R)|      SLOW  |         4.075(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<5>      |         8.187(R)|      SLOW  |         4.166(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<6>      |         8.181(R)|      SLOW  |         4.018(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.485|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 16 18:50:12 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



