## VSDBabySoC â€“ RISC-V Based System on Chip

**VSDBabySoC** is a compact yet powerful **System on Chip (SoC)** built on the open-source **RISC-V architecture**.  
Its design focuses on:
- âœ… Testing **three open-source IP cores** simultaneously.  
- âœ… Calibrating **analog components** within the SoC.  

The SoC integrates:
- ğŸ§  **RVMYTH Microprocessor** (RISC-V CPU)  
- â± **8x Phase-Locked Loop (PLL)** for stable clock generation  
- ğŸµ **10-bit Digital-to-Analog Converter (DAC)** for analog interfacing  

---

### ğŸ“Œ System Workflow

#### 1. Initialization & Clock Generation
- BabySoC begins by activating its **PLL** upon receiving an input signal.  
- The PLL produces a **stable and synchronized clock signal**.  
- This ensures all components (CPU & DAC) run **in harmony** without timing mismatches.  

#### 2. Data Processing in RVMYTH
- The **RVMYTH CPU** (based on RISC-V) executes instructions.  
- Uses its **r17 register** to hold & cycle digital values.  
- Continuously updates r17 to prepare data for the DAC.  

#### 3. Analog Signal Generation
- The **DAC** receives digital values from RVMYTH.  
- Converts them into **analog signals**.  
- Outputs are stored in a file `OUT` and can drive devices like **TVs, phones, and speakers**.  

---

### ğŸ§© Components of VSDBabySoC

#### ğŸ§  RVMYTH (RISC-V CPU)
- The **central processor** of BabySoC.  
- Lightweight, open-source, and customizable.  
- Handles processing tasks & communication with peripherals.  

#### â± Phase-Locked Loop (PLL)
- A **control system** that locks an output signalâ€™s phase with an input reference.  
- Core elements:  
  - **Phase Detector** â†’ compares input vs output phase  
  - **Loop Filter** â†’ reduces noise, produces control voltage  
  - **VCO (Voltage Controlled Oscillator)** â†’ adjusts frequency  

ğŸ“Œ **Why not just use off-chip clocks?**  
- ğŸ”´ Distribution delays (long wiring â†’ signal skew)  
- ğŸ”´ Clock jitter (timing noise)  
- ğŸ”´ Different blocks require different frequencies  
- ğŸ”´ Crystal frequency deviations (ppm error, temperature drift, aging)  

#### ğŸµ Digital-to-Analog Converter (DAC)
- Converts **binary inputs â†’ analog outputs**.  
- Two common DAC types:  
  - Weighted Resistor DAC  
  - R-2R Ladder DAC  
- **VSDBabySoC uses a 10-bit DAC**:  
  - 2^10 = **1024 discrete analog levels**  
  - Enables precise multimedia signal generation  

---

### ğŸ“Š Functional Flow

1. **Startup** â†’ PLL generates stable clock.  
2. **Processing** â†’ RVMYTH updates digital values in r17.  
3. **Conversion** â†’ DAC transforms digital â†’ analog.  
4. **Output** â†’ Signals stored in `OUT` â†’ sent to external devices.  

---

### ğŸš€ Applications

- ğŸ“ **Education & Research**  
  - Great for learning CPU, SoC design, and digital-to-analog interfacing.  

- ğŸ“± **Consumer Electronics**  
  - Demonstrates multimedia interfacing (TVs, phones, speakers).  

- ğŸ­ **Chip Design Prototyping**  
  - Serves as a test platform for open-source IP cores.  

- ğŸ¤– **Embedded Systems**  
  - Extendable for IoT, robotics, and industrial automation.  

---

### ğŸ§  Key Insights
- ğŸ”¹ Integration of CPU + PLL + DAC reflects **real-world SoC design**.  
- ğŸ”¹ Open-source RVMYTH provides **flexibility & learning potential**.  
- ğŸ”¹ Highlights **synchronization & interfacing** between digital and analog domains.  
- ğŸ”¹ Scalable for **larger, complex SoCs**.  

---

### âœ… Conclusion
The **VSDBabySoC** demonstrates how a **RISC-V CPU (RVMYTH)**, a **PLL**, and a **10-bit DAC** can be combined into a compact yet educational SoC.  
It showcases:
- ğŸ”§ SoC Architecture  
- ğŸ§  RISC-V CPU design  
- â± Clock synchronization  
- ğŸµ Digital-to-Analog interfacing  

ğŸ“Œ **In essence, VSDBabySoC bridges the digital and analog worlds inside a single chip, making it an ideal platform for both learning and prototyping.**

---

### ğŸ“· Block Diagram (Placeholder)

```text
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 Input â†’ â”‚     PLL     â”‚ â†’ Stable Clock
         â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
         â”‚   RVMYTH    â”‚ â†’ Digital Data Stream
         â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
         â”‚     DAC     â”‚ â†’ Analog Output â†’ OUT file â†’ External Devices
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
