# Reading pref.tcl
# do {C:/Users/shena/Documents/LATTICE Diamond/HelloWorld/simulation/simulation.mdo}
# Loading project simulation
# vsim -L work -L pmi_work -L ovi_machxo2 testbench 
# Start time: 17:30:02 on Aug 22,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.testbench
# Loading work.top
# Loading ovi_machxo2.OSCH
# Loading work.slow_counter
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'rc_oscillator'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/rc_oscillator File: C:/Users/shena/Documents/LATTICE Diamond/HelloWorld/top.v Line: 7
# ** Warning: (vsim-3722) C:/Users/shena/Documents/LATTICE Diamond/HelloWorld/top.v(7): [TFMPC] - Missing connection for port 'SEDSTDBY'.
# .main_pane.wave.interior.cs.body.pw.wf
run -all
# ** Note: $finish    : C:/Users/shena/Documents/LATTICE Diamond/HelloWorld/testbench.v(18)
#    Time: 1000002 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at C:/Users/shena/Documents/LATTICE Diamond/HelloWorld/testbench.v line 18
# image file format "bmp" is unknown
# image file format "bmp" is unknown
# image file format "bmp" is unknown
# image file format "bmp" is unknown
# End time: 17:55:55 on Aug 22,2022, Elapsed time: 0:25:53
# Errors: 0, Warnings: 4
