// Seed: 2868346346
module module_0 (
    input wor id_0,
    input wor id_1
);
  wire  id_3;
  module_2();
  wire  id_4;
  uwire id_5, id_6 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    output supply1 id_5
);
  assign id_5 = id_3++;
  supply0 id_7;
  module_0(
      id_0, id_2
  );
  assign id_3 = id_0;
  assign id_5 = id_0 == ~id_7 - id_4;
  wire id_8;
endmodule
module module_2;
  assign id_1 = 1 == id_1;
endmodule
