Analysis & Synthesis report for Bulls_and_Cows
Thu Dec 05 21:18:49 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|state
  9. State Machine - |Bulls_and_Cows|lcd_controller:b2v_inst13|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: PNU_CLK_DIV:b2v_inst1
 16. Parameter Settings for User Entity Instance: lcd_controller:b2v_inst13
 17. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst
 18. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst10
 19. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst2
 20. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst3
 21. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst4
 22. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst5
 23. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst6
 24. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst7
 25. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst8
 26. Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst9
 27. Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod0
 28. Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod2
 29. Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod1
 30. Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod6
 31. Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod5
 32. Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod4
 33. Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod3
 34. Port Connectivity Checks: "mx_4bit_2x1:b2v_inst16"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 05 21:18:49 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Bulls_and_Cows                              ;
; Top-level Entity Name           ; Bulls_and_Cows                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 393                                         ;
; Total pins                      ; 53                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Bulls_and_Cows     ; Bulls_and_Cows     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; ../cnt_strike_ball/cnt_strike_ball.v             ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v             ;         ;
; ../count8/count8.v                               ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/count8/count8.v                               ;         ;
; ../Password/Password.v                           ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/Password/Password.v                           ;         ;
; ../lcd_controller/lcd_controller.v               ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/lcd_controller/lcd_controller.v               ;         ;
; ../digits_to_ascii/digits_to_ascii.v             ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/digits_to_ascii/digits_to_ascii.v             ;         ;
; ../RandomNumberGenerator/RandomNumberGenerator.v ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v ;         ;
; ../trigger/trigger.v                             ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/trigger/trigger.v                             ;         ;
; ../PNU_CLK_DIV/PNU_CLK_DIV.v                     ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v                     ;         ;
; ../Piezo_module/Piezo_module.v                   ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/Piezo_module/Piezo_module.v                   ;         ;
; ../mx_4bit_2x1/mx_4bit_2x1.v                     ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/mx_4bit_2x1/mx_4bit_2x1.v                     ;         ;
; ../mx_2x1/mx_2x1.v                               ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/mx_2x1/mx_2x1.v                               ;         ;
; ../LED/LED.v                                     ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/LED/LED.v                                     ;         ;
; ../four_bit_reg_ce/four_bit_reg_ce.v             ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/four_bit_reg_ce/four_bit_reg_ce.v             ;         ;
; ../d2b/d2b.v                                     ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/d2b/d2b.v                                     ;         ;
; ../count4/count4.v                               ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/count4/count4.v                               ;         ;
; ../b2seg_bus/b2seg_bus.v                         ; yes             ; User Verilog HDL File        ; C:/LCDL_project/term_project/b2seg_bus/b2seg_bus.v                         ;         ;
; bulls_and_cows.v                                 ; yes             ; Auto-Found Verilog HDL File  ; C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v               ;         ;
; lpm_divide.tdf                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal201.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; db/lpm_divide_42m.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/LCDL_project/term_project/Bulls_and_Cows/db/lpm_divide_42m.tdf          ;         ;
; db/sign_div_unsign_7kh.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/LCDL_project/term_project/Bulls_and_Cows/db/sign_div_unsign_7kh.tdf     ;         ;
; db/alt_u_div_kse.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/LCDL_project/term_project/Bulls_and_Cows/db/alt_u_div_kse.tdf           ;         ;
; db/lpm_divide_52m.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/LCDL_project/term_project/Bulls_and_Cows/db/lpm_divide_52m.tdf          ;         ;
; db/sign_div_unsign_8kh.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/LCDL_project/term_project/Bulls_and_Cows/db/sign_div_unsign_8kh.tdf     ;         ;
; db/alt_u_div_mse.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/LCDL_project/term_project/Bulls_and_Cows/db/alt_u_div_mse.tdf           ;         ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 403       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 717       ;
;     -- 7 input functions                    ; 3         ;
;     -- 6 input functions                    ; 80        ;
;     -- 5 input functions                    ; 118       ;
;     -- 4 input functions                    ; 110       ;
;     -- <=3 input functions                  ; 406       ;
;                                             ;           ;
; Dedicated logic registers                   ; 393       ;
;                                             ;           ;
; I/O pins                                    ; 53        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 393       ;
; Total fan-out                               ; 3968      ;
; Average fan-out                             ; 3.26      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Entity Name           ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |Bulls_and_Cows                              ; 717 (22)            ; 393 (0)                   ; 0                 ; 0          ; 53   ; 0            ; |Bulls_and_Cows                                                                                                                                                   ; Bulls_and_Cows        ; work         ;
;    |Password:b2v_inst3|                      ; 278 (0)             ; 92 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3                                                                                                                                ; Password              ; work         ;
;       |RandomNumberGenerator:rng_inst|       ; 221 (159)           ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst                                                                                                 ; RandomNumberGenerator ; work         ;
;          |lpm_divide:Mod0|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod0                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_42m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod0|lpm_divide_42m:auto_generated                                                   ; lpm_divide_42m        ; work         ;
;                |sign_div_unsign_7kh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh   ; work         ;
;                   |alt_u_div_kse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider ; alt_u_div_kse         ; work         ;
;          |lpm_divide:Mod1|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod1                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_42m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod1|lpm_divide_42m:auto_generated                                                   ; lpm_divide_42m        ; work         ;
;                |sign_div_unsign_7kh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod1|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh   ; work         ;
;                   |alt_u_div_kse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod1|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider ; alt_u_div_kse         ; work         ;
;          |lpm_divide:Mod2|                   ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod2                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_52m:auto_generated|  ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod2|lpm_divide_52m:auto_generated                                                   ; lpm_divide_52m        ; work         ;
;                |sign_div_unsign_8kh:divider| ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod2|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh   ; work         ;
;                   |alt_u_div_mse:divider|    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod2|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; alt_u_div_mse         ; work         ;
;          |lpm_divide:Mod3|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod3                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_42m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod3|lpm_divide_42m:auto_generated                                                   ; lpm_divide_42m        ; work         ;
;                |sign_div_unsign_7kh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod3|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh   ; work         ;
;                   |alt_u_div_kse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod3|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider ; alt_u_div_kse         ; work         ;
;          |lpm_divide:Mod4|                   ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod4                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_52m:auto_generated|  ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod4|lpm_divide_52m:auto_generated                                                   ; lpm_divide_52m        ; work         ;
;                |sign_div_unsign_8kh:divider| ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod4|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh   ; work         ;
;                   |alt_u_div_mse:divider|    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod4|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; alt_u_div_mse         ; work         ;
;          |lpm_divide:Mod5|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod5                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_42m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod5|lpm_divide_42m:auto_generated                                                   ; lpm_divide_42m        ; work         ;
;                |sign_div_unsign_7kh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod5|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh   ; work         ;
;                   |alt_u_div_kse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod5|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider ; alt_u_div_kse         ; work         ;
;          |lpm_divide:Mod6|                   ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod6                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_52m:auto_generated|  ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod6|lpm_divide_52m:auto_generated                                                   ; lpm_divide_52m        ; work         ;
;                |sign_div_unsign_8kh:divider| ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod6|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh   ; work         ;
;                   |alt_u_div_mse:divider|    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod6|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider ; alt_u_div_mse         ; work         ;
;       |cnt_strike_ball:game_inst|            ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Password:b2v_inst3|cnt_strike_ball:game_inst                                                                                                      ; cnt_strike_ball       ; work         ;
;    |Piezo_module:b2v_inst5|                  ; 283 (3)             ; 210 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5                                                                                                                            ; Piezo_module          ; work         ;
;       |PNU_CLK_DIV:b2v_inst10|               ; 28 (28)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst10                                                                                                     ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst2|                ; 29 (29)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst2                                                                                                      ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst3|                ; 28 (28)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst3                                                                                                      ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst4|                ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst4                                                                                                      ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst5|                ; 28 (28)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst5                                                                                                      ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst6|                ; 29 (29)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst6                                                                                                      ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst7|                ; 28 (28)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst7                                                                                                      ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst8|                ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst8                                                                                                      ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst9|                ; 28 (28)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst9                                                                                                      ; PNU_CLK_DIV           ; work         ;
;       |PNU_CLK_DIV:b2v_inst|                 ; 28 (28)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst                                                                                                       ; PNU_CLK_DIV           ; work         ;
;    |b2seg_bus:b2v_inst17|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|b2seg_bus:b2v_inst17                                                                                                                              ; b2seg_bus             ; work         ;
;    |count8:counter_inst|                     ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|count8:counter_inst                                                                                                                               ; count8                ; work         ;
;    |d2b:b2v_inst|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|d2b:b2v_inst                                                                                                                                      ; d2b                   ; work         ;
;    |four_bit_reg_ce:b2v_inst10|              ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|four_bit_reg_ce:b2v_inst10                                                                                                                        ; four_bit_reg_ce       ; work         ;
;    |four_bit_reg_ce:b2v_inst11|              ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|four_bit_reg_ce:b2v_inst11                                                                                                                        ; four_bit_reg_ce       ; work         ;
;    |four_bit_reg_ce:b2v_inst7|               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|four_bit_reg_ce:b2v_inst7                                                                                                                         ; four_bit_reg_ce       ; work         ;
;    |four_bit_reg_ce:b2v_inst8|               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|four_bit_reg_ce:b2v_inst8                                                                                                                         ; four_bit_reg_ce       ; work         ;
;    |lcd_controller:b2v_inst13|               ; 119 (119)           ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|lcd_controller:b2v_inst13                                                                                                                         ; lcd_controller        ; work         ;
;    |trigger:b2v_inst4|                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Bulls_and_Cows|trigger:b2v_inst4                                                                                                                                 ; trigger               ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|state               ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |Bulls_and_Cows|lcd_controller:b2v_inst13|state                                       ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+------------------------------------------------------------+------------------------------------------+
; Register name                                              ; Reason for Removal                       ;
+------------------------------------------------------------+------------------------------------------+
; PNU_CLK_DIV:b2v_inst1|cnt[0..19]                           ; Stuck at GND due to stuck port data_in   ;
; PNU_CLK_DIV:b2v_inst1|buff                                 ; Stuck at GND due to stuck port data_in   ;
; count4:b2v_inst9|result[0]                                 ; Stuck at GND due to stuck port clock     ;
; count4:b2v_inst9|DFF_inst                                  ; Stuck at GND due to stuck port clock     ;
; lcd_controller:b2v_inst13|lcd_data[7]                      ; Stuck at GND due to stuck port data_in   ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|state~11 ; Lost fanout                              ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|state~12 ; Lost fanout                              ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|state~13 ; Lost fanout                              ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|state~14 ; Lost fanout                              ;
; lcd_controller:b2v_inst13|state~11                         ; Lost fanout                              ;
; lcd_controller:b2v_inst13|state~12                         ; Lost fanout                              ;
; lcd_controller:b2v_inst13|state~13                         ; Lost fanout                              ;
; lcd_controller:b2v_inst13|state~14                         ; Lost fanout                              ;
; Password:b2v_inst3|correct                                 ; Merged with Password:b2v_inst3|STRIKE[2] ;
; lcd_controller:b2v_inst13|lcd_rw                           ; Stuck at GND due to stuck port data_in   ;
; Total Number of Removed Registers = 34                     ;                                          ;
+------------------------------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; PNU_CLK_DIV:b2v_inst1|cnt[19] ; Stuck at GND              ; PNU_CLK_DIV:b2v_inst1|buff, count4:b2v_inst9|result[0], count4:b2v_inst9|DFF_inst ;
;                               ; due to stuck port data_in ;                                                                                   ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 393   ;
; Number of registers using Synchronous Clear  ; 200   ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 385   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 120   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Inverted Register Statistics                                                 ;
+--------------------------------------------------------------------+---------+
; Inverted Register                                                  ; Fan out ;
+--------------------------------------------------------------------+---------+
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd_internal[11] ; 3       ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd_internal[15] ; 3       ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd_internal[7]  ; 3       ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd_internal[13] ; 4       ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd_internal[5]  ; 3       ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd_internal[0]  ; 3       ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd_internal[10] ; 4       ;
; Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd_internal[6]  ; 3       ;
; Total number of inverted registers = 8                             ;         ;
+--------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|digit2[1]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|digit3[1]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|digit4[1]          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst|cnt[4]                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst10|cnt[19]                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst2|cnt[16]                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst3|cnt[2]                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst4|cnt[19]                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst5|cnt[5]                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst6|cnt[16]                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst7|cnt[12]                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst8|cnt[8]                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Bulls_and_Cows|Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst9|cnt[7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|rnd[1]             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Bulls_and_Cows|lcd_controller:b2v_inst13|char_index[1]                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Bulls_and_Cows|lcd_controller:b2v_inst13|lcd_data[4]                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|attempt_counter[3] ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |Bulls_and_Cows|lcd_controller:b2v_inst13|delay_counter[13]                          ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Bulls_and_Cows|lcd_controller:b2v_inst13|delay_counter[4]                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Bulls_and_Cows|Mux3                                                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|Selector16         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst|Selector17         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Bulls_and_Cows|lcd_controller:b2v_inst13|Selector31                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PNU_CLK_DIV:b2v_inst1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; cnt_num        ; 10000 ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_controller:b2v_inst13 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DELAY          ; 50000 ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; cnt_num        ; 1516  ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst10 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; cnt_num        ; 1702  ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_num        ; 3822  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_num        ; 3405  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst4 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_num        ; 3033  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst5 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_num        ; 2863  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst6 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_num        ; 2551  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst7 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_num        ; 2272  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst8 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_num        ; 2024  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst9 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; cnt_num        ; 1911  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mx_4bit_2x1:b2v_inst16"                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; m_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 393                         ;
;     CLR               ; 73                          ;
;     CLR SCLR          ; 200                         ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 108                         ;
;     ENA CLR SLD       ; 4                           ;
; arriav_lcell_comb     ; 726                         ;
;     arith             ; 286                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 252                         ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 15                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 417                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 95                          ;
;         5 data inputs ; 118                         ;
;         6 data inputs ; 80                          ;
;     shared            ; 20                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 16                          ;
; boundary_port         ; 53                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 05 21:18:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bulls_and_Cows -c Bulls_and_Cows
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/cnt_strike_ball/cnt_strike_ball.v
    Info (12023): Found entity 1: cnt_strike_ball File: C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/count8/count8.v
    Info (12023): Found entity 1: count8 File: C:/LCDL_project/term_project/count8/count8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/fourbit_comparator/fourbit_comparator.v
    Info (12023): Found entity 1: fourbit_comparator File: C:/LCDL_project/term_project/fourbit_comparator/fourbit_comparator.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/password/password.v
    Info (12023): Found entity 1: Password File: C:/LCDL_project/term_project/Password/Password.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/lcd_controller/lcd_controller.v
    Info (12023): Found entity 1: lcd_controller File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/digits_to_ascii/digits_to_ascii.v
    Info (12023): Found entity 1: digits_to_ascii File: C:/LCDL_project/term_project/digits_to_ascii/digits_to_ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/randomnumbergenerator/randomnumbergenerator.v
    Info (12023): Found entity 1: RandomNumberGenerator File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/trigger/trigger.v
    Info (12023): Found entity 1: trigger File: C:/LCDL_project/term_project/trigger/trigger.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/pnu_clk_div/pnu_clk_div.v
    Info (12023): Found entity 1: PNU_CLK_DIV File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/piezo_module/piezo_module.v
    Info (12023): Found entity 1: Piezo_module File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/mx_4bit_2x1/mx_4bit_2x1.v
    Info (12023): Found entity 1: mx_4bit_2x1 File: C:/LCDL_project/term_project/mx_4bit_2x1/mx_4bit_2x1.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/mx_2x1/mx_2x1.v
    Info (12023): Found entity 1: mx_2x1 File: C:/LCDL_project/term_project/mx_2x1/mx_2x1.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/led/led.v
    Info (12023): Found entity 1: LED File: C:/LCDL_project/term_project/LED/LED.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/four_bit_reg_ce/four_bit_reg_ce.v
    Info (12023): Found entity 1: four_bit_reg_ce File: C:/LCDL_project/term_project/four_bit_reg_ce/four_bit_reg_ce.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/d2b/d2b.v
    Info (12023): Found entity 1: d2b File: C:/LCDL_project/term_project/d2b/d2b.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/count4/count4.v
    Info (12023): Found entity 1: count4 File: C:/LCDL_project/term_project/count4/count4.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/b2seg_bus/b2seg_bus.v
    Info (12023): Found entity 1: b2seg_bus File: C:/LCDL_project/term_project/b2seg_bus/b2seg_bus.v Line: 20
Warning (12019): Can't analyze file -- file b2seg_bus.bdf is missing
Warning (12019): Can't analyze file -- file Bulls_and_Cows.bdf is missing
Warning (12125): Using design file bulls_and_cows.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Bulls_and_Cows File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 1
Info (12127): Elaborating entity "Bulls_and_Cows" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at bulls_and_cows.v(81): object "SYNTHESIZED_WIRE_51" assigned a value but never read File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at bulls_and_cows.v(82): object "SYNTHESIZED_WIRE_52" assigned a value but never read File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at bulls_and_cows.v(83): object "SYNTHESIZED_WIRE_53" assigned a value but never read File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 83
Warning (10036): Verilog HDL or VHDL warning at bulls_and_cows.v(84): object "SYNTHESIZED_WIRE_54" assigned a value but never read File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 84
Info (12128): Elaborating entity "count8" for hierarchy "count8:counter_inst" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 129
Warning (10230): Verilog HDL assignment warning at count8.v(14): truncated value with size 32 to match size of target (3) File: C:/LCDL_project/term_project/count8/count8.v Line: 14
Info (12128): Elaborating entity "b2seg_bus" for hierarchy "b2seg_bus:b2v_inst17" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 158
Info (12128): Elaborating entity "d2b" for hierarchy "d2b:b2v_inst" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 185
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "PNU_CLK_DIV:b2v_inst1" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 192
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "four_bit_reg_ce" for hierarchy "four_bit_reg_ce:b2v_inst10" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 201
Info (12128): Elaborating entity "mx_2x1" for hierarchy "four_bit_reg_ce:b2v_inst10|mx_2x1:b2v_inst4" File: C:/LCDL_project/term_project/four_bit_reg_ce/four_bit_reg_ce.v Line: 102
Info (12128): Elaborating entity "digits_to_ascii" for hierarchy "digits_to_ascii:b2v_inst12" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 231
Info (12128): Elaborating entity "lcd_controller" for hierarchy "lcd_controller:b2v_inst13" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 258
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(90): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 90
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(93): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 93
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(106): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 106
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(123): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 123
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(126): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 126
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(136): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 136
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(147): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 147
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(150): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 150
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(160): truncated value with size 32 to match size of target (5) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 160
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(163): truncated value with size 32 to match size of target (16) File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 163
Warning (10030): Net "init_commands.data_a" at lcd_controller.v(28) has no driver or initial value, using a default initial value '0' File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 28
Warning (10030): Net "init_commands.waddr_a" at lcd_controller.v(28) has no driver or initial value, using a default initial value '0' File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 28
Warning (10030): Net "init_commands.we_a" at lcd_controller.v(28) has no driver or initial value, using a default initial value '0' File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 28
Info (12128): Elaborating entity "mx_4bit_2x1" for hierarchy "mx_4bit_2x1:b2v_inst14" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 275
Info (12128): Elaborating entity "LED" for hierarchy "LED:b2v_inst2" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 303
Info (12128): Elaborating entity "Password" for hierarchy "Password:b2v_inst3" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 333
Info (12128): Elaborating entity "RandomNumberGenerator" for hierarchy "Password:b2v_inst3|RandomNumberGenerator:rng_inst" File: C:/LCDL_project/term_project/Password/Password.v Line: 28
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(45): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 45
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(51): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 51
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(57): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 57
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(58): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 58
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(66): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 66
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(72): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 72
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(73): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 73
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(80): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 80
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(86): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 86
Warning (10230): Verilog HDL assignment warning at RandomNumberGenerator.v(87): truncated value with size 32 to match size of target (4) File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 87
Info (12128): Elaborating entity "cnt_strike_ball" for hierarchy "Password:b2v_inst3|cnt_strike_ball:game_inst" File: C:/LCDL_project/term_project/Password/Password.v Line: 42
Warning (10230): Verilog HDL assignment warning at cnt_strike_ball.v(41): truncated value with size 32 to match size of target (3) File: C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v Line: 41
Warning (10230): Verilog HDL assignment warning at cnt_strike_ball.v(52): truncated value with size 32 to match size of target (3) File: C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v Line: 52
Info (12128): Elaborating entity "trigger" for hierarchy "trigger:b2v_inst4" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 352
Info (12128): Elaborating entity "Piezo_module" for hierarchy "Piezo_module:b2v_inst5" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 384
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 73
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst10" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 81
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst2" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 97
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst3" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 105
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst4" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 113
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst5" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 121
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst6" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 129
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst7" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 137
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst8" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 145
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "PNU_CLK_DIV" for hierarchy "Piezo_module:b2v_inst5|PNU_CLK_DIV:b2v_inst9" File: C:/LCDL_project/term_project/Piezo_module/Piezo_module.v Line: 153
Warning (10230): Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20) File: C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v Line: 26
Info (12128): Elaborating entity "count4" for hierarchy "count4:b2v_inst6" File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 391
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lcd_controller:b2v_inst13|init_commands" is uninferred due to inappropriate RAM size File: C:/LCDL_project/term_project/lcd_controller/lcd_controller.v Line: 28
Critical Warning (127005): Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File "C:/LCDL_project/term_project/Bulls_and_Cows/db/Bulls_and_Cows.ram0_lcd_controller_a81e8b8a.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Password:b2v_inst3|RandomNumberGenerator:rng_inst|Mod0" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 45
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Password:b2v_inst3|RandomNumberGenerator:rng_inst|Mod2" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Password:b2v_inst3|RandomNumberGenerator:rng_inst|Mod1" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 51
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Password:b2v_inst3|RandomNumberGenerator:rng_inst|Mod6" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 86
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Password:b2v_inst3|RandomNumberGenerator:rng_inst|Mod5" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Password:b2v_inst3|RandomNumberGenerator:rng_inst|Mod4" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Password:b2v_inst3|RandomNumberGenerator:rng_inst|Mod3" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 66
Info (12130): Elaborated megafunction instantiation "Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod0" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 45
Info (12133): Instantiated megafunction "Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod0" with the following parameter: File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf
    Info (12023): Found entity 1: lpm_divide_42m File: C:/LCDL_project/term_project/Bulls_and_Cows/db/lpm_divide_42m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: C:/LCDL_project/term_project/Bulls_and_Cows/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf
    Info (12023): Found entity 1: alt_u_div_kse File: C:/LCDL_project/term_project/Bulls_and_Cows/db/alt_u_div_kse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod2" File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 57
Info (12133): Instantiated megafunction "Password:b2v_inst3|RandomNumberGenerator:rng_inst|lpm_divide:Mod2" with the following parameter: File: C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: C:/LCDL_project/term_project/Bulls_and_Cows/db/lpm_divide_52m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/LCDL_project/term_project/Bulls_and_Cows/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: C:/LCDL_project/term_project/Bulls_and_Cows/db/alt_u_div_mse.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Motor_B" is stuck at GND File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 40
    Warning (13410): Pin "Motor_ANOT" is stuck at GND File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 41
    Warning (13410): Pin "tlcd_d7" is stuck at GND File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 51
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v Line: 53
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 810 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 757 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Thu Dec 05 21:18:49 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


