
stm32_mainMCU_Code_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017c74  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .RamFunc      00000078  08017db4  08017db4  00027db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000017a0  08017e30  08017e30  00027e30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  080195d0  080195d0  000295d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  080195d8  080195d8  000295d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080195dc  080195dc  000295dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         000001a8  20000004  080195e0  00030004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 TIMERSERVER_CONTEXT 00000099  200001ac  08019788  000301ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  20000248  08019821  00030248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0002875c  20000260  08019832  00030260  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200289bc  08019832  000389bc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030259  2**0
                  CONTENTS, READONLY
 13 MAPPING_TABLE 00000024  20030000  20030000  00040000  2**2
                  ALLOC
 14 MB_MEM1       000000a0  20030024  20030024  00040000  2**2
                  ALLOC
 15 MB_MEM2       00000a97  200300c4  200300c4  00040000  2**2
                  ALLOC
 16 .debug_info   000669d4  00000000  00000000  00030289  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_abbrev 0000b694  00000000  00000000  00096c5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_aranges 00003d40  00000000  00000000  000a22f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 00003828  00000000  00000000  000a6038  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   00027947  00000000  00000000  000a9860  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_str    00019111  00000000  00000000  000d11a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .comment      000000f0  00000000  00000000  000ea2b8  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000fc90  00000000  00000000  000ea3a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_loc    0000131b  00000000  00000000  000fa038  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000260 	.word	0x20000260
 800015c:	00000000 	.word	0x00000000
 8000160:	08017d9c 	.word	0x08017d9c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000264 	.word	0x20000264
 800017c:	08017d9c 	.word	0x08017d9c

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <__aeabi_drsub>:
 8000194:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000198:	e002      	b.n	80001a0 <__adddf3>
 800019a:	bf00      	nop

0800019c <__aeabi_dsub>:
 800019c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001a0 <__adddf3>:
 80001a0:	b530      	push	{r4, r5, lr}
 80001a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001aa:	ea94 0f05 	teq	r4, r5
 80001ae:	bf08      	it	eq
 80001b0:	ea90 0f02 	teqeq	r0, r2
 80001b4:	bf1f      	itttt	ne
 80001b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c6:	f000 80e2 	beq.w	800038e <__adddf3+0x1ee>
 80001ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001d2:	bfb8      	it	lt
 80001d4:	426d      	neglt	r5, r5
 80001d6:	dd0c      	ble.n	80001f2 <__adddf3+0x52>
 80001d8:	442c      	add	r4, r5
 80001da:	ea80 0202 	eor.w	r2, r0, r2
 80001de:	ea81 0303 	eor.w	r3, r1, r3
 80001e2:	ea82 0000 	eor.w	r0, r2, r0
 80001e6:	ea83 0101 	eor.w	r1, r3, r1
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	2d36      	cmp	r5, #54	; 0x36
 80001f4:	bf88      	it	hi
 80001f6:	bd30      	pophi	{r4, r5, pc}
 80001f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000200:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000204:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x70>
 800020a:	4240      	negs	r0, r0
 800020c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000210:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000214:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000218:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800021c:	d002      	beq.n	8000224 <__adddf3+0x84>
 800021e:	4252      	negs	r2, r2
 8000220:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000224:	ea94 0f05 	teq	r4, r5
 8000228:	f000 80a7 	beq.w	800037a <__adddf3+0x1da>
 800022c:	f1a4 0401 	sub.w	r4, r4, #1
 8000230:	f1d5 0e20 	rsbs	lr, r5, #32
 8000234:	db0d      	blt.n	8000252 <__adddf3+0xb2>
 8000236:	fa02 fc0e 	lsl.w	ip, r2, lr
 800023a:	fa22 f205 	lsr.w	r2, r2, r5
 800023e:	1880      	adds	r0, r0, r2
 8000240:	f141 0100 	adc.w	r1, r1, #0
 8000244:	fa03 f20e 	lsl.w	r2, r3, lr
 8000248:	1880      	adds	r0, r0, r2
 800024a:	fa43 f305 	asr.w	r3, r3, r5
 800024e:	4159      	adcs	r1, r3
 8000250:	e00e      	b.n	8000270 <__adddf3+0xd0>
 8000252:	f1a5 0520 	sub.w	r5, r5, #32
 8000256:	f10e 0e20 	add.w	lr, lr, #32
 800025a:	2a01      	cmp	r2, #1
 800025c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000260:	bf28      	it	cs
 8000262:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000266:	fa43 f305 	asr.w	r3, r3, r5
 800026a:	18c0      	adds	r0, r0, r3
 800026c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000270:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000274:	d507      	bpl.n	8000286 <__adddf3+0xe6>
 8000276:	f04f 0e00 	mov.w	lr, #0
 800027a:	f1dc 0c00 	rsbs	ip, ip, #0
 800027e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000282:	eb6e 0101 	sbc.w	r1, lr, r1
 8000286:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800028a:	d31b      	bcc.n	80002c4 <__adddf3+0x124>
 800028c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000290:	d30c      	bcc.n	80002ac <__adddf3+0x10c>
 8000292:	0849      	lsrs	r1, r1, #1
 8000294:	ea5f 0030 	movs.w	r0, r0, rrx
 8000298:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800029c:	f104 0401 	add.w	r4, r4, #1
 80002a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a8:	f080 809a 	bcs.w	80003e0 <__adddf3+0x240>
 80002ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002b0:	bf08      	it	eq
 80002b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b6:	f150 0000 	adcs.w	r0, r0, #0
 80002ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002be:	ea41 0105 	orr.w	r1, r1, r5
 80002c2:	bd30      	pop	{r4, r5, pc}
 80002c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c8:	4140      	adcs	r0, r0
 80002ca:	eb41 0101 	adc.w	r1, r1, r1
 80002ce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002d2:	f1a4 0401 	sub.w	r4, r4, #1
 80002d6:	d1e9      	bne.n	80002ac <__adddf3+0x10c>
 80002d8:	f091 0f00 	teq	r1, #0
 80002dc:	bf04      	itt	eq
 80002de:	4601      	moveq	r1, r0
 80002e0:	2000      	moveq	r0, #0
 80002e2:	fab1 f381 	clz	r3, r1
 80002e6:	bf08      	it	eq
 80002e8:	3320      	addeq	r3, #32
 80002ea:	f1a3 030b 	sub.w	r3, r3, #11
 80002ee:	f1b3 0220 	subs.w	r2, r3, #32
 80002f2:	da0c      	bge.n	800030e <__adddf3+0x16e>
 80002f4:	320c      	adds	r2, #12
 80002f6:	dd08      	ble.n	800030a <__adddf3+0x16a>
 80002f8:	f102 0c14 	add.w	ip, r2, #20
 80002fc:	f1c2 020c 	rsb	r2, r2, #12
 8000300:	fa01 f00c 	lsl.w	r0, r1, ip
 8000304:	fa21 f102 	lsr.w	r1, r1, r2
 8000308:	e00c      	b.n	8000324 <__adddf3+0x184>
 800030a:	f102 0214 	add.w	r2, r2, #20
 800030e:	bfd8      	it	le
 8000310:	f1c2 0c20 	rsble	ip, r2, #32
 8000314:	fa01 f102 	lsl.w	r1, r1, r2
 8000318:	fa20 fc0c 	lsr.w	ip, r0, ip
 800031c:	bfdc      	itt	le
 800031e:	ea41 010c 	orrle.w	r1, r1, ip
 8000322:	4090      	lslle	r0, r2
 8000324:	1ae4      	subs	r4, r4, r3
 8000326:	bfa2      	ittt	ge
 8000328:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800032c:	4329      	orrge	r1, r5
 800032e:	bd30      	popge	{r4, r5, pc}
 8000330:	ea6f 0404 	mvn.w	r4, r4
 8000334:	3c1f      	subs	r4, #31
 8000336:	da1c      	bge.n	8000372 <__adddf3+0x1d2>
 8000338:	340c      	adds	r4, #12
 800033a:	dc0e      	bgt.n	800035a <__adddf3+0x1ba>
 800033c:	f104 0414 	add.w	r4, r4, #20
 8000340:	f1c4 0220 	rsb	r2, r4, #32
 8000344:	fa20 f004 	lsr.w	r0, r0, r4
 8000348:	fa01 f302 	lsl.w	r3, r1, r2
 800034c:	ea40 0003 	orr.w	r0, r0, r3
 8000350:	fa21 f304 	lsr.w	r3, r1, r4
 8000354:	ea45 0103 	orr.w	r1, r5, r3
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f1c4 040c 	rsb	r4, r4, #12
 800035e:	f1c4 0220 	rsb	r2, r4, #32
 8000362:	fa20 f002 	lsr.w	r0, r0, r2
 8000366:	fa01 f304 	lsl.w	r3, r1, r4
 800036a:	ea40 0003 	orr.w	r0, r0, r3
 800036e:	4629      	mov	r1, r5
 8000370:	bd30      	pop	{r4, r5, pc}
 8000372:	fa21 f004 	lsr.w	r0, r1, r4
 8000376:	4629      	mov	r1, r5
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	f094 0f00 	teq	r4, #0
 800037e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000382:	bf06      	itte	eq
 8000384:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000388:	3401      	addeq	r4, #1
 800038a:	3d01      	subne	r5, #1
 800038c:	e74e      	b.n	800022c <__adddf3+0x8c>
 800038e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000392:	bf18      	it	ne
 8000394:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000398:	d029      	beq.n	80003ee <__adddf3+0x24e>
 800039a:	ea94 0f05 	teq	r4, r5
 800039e:	bf08      	it	eq
 80003a0:	ea90 0f02 	teqeq	r0, r2
 80003a4:	d005      	beq.n	80003b2 <__adddf3+0x212>
 80003a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003aa:	bf04      	itt	eq
 80003ac:	4619      	moveq	r1, r3
 80003ae:	4610      	moveq	r0, r2
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	ea91 0f03 	teq	r1, r3
 80003b6:	bf1e      	ittt	ne
 80003b8:	2100      	movne	r1, #0
 80003ba:	2000      	movne	r0, #0
 80003bc:	bd30      	popne	{r4, r5, pc}
 80003be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003c2:	d105      	bne.n	80003d0 <__adddf3+0x230>
 80003c4:	0040      	lsls	r0, r0, #1
 80003c6:	4149      	adcs	r1, r1
 80003c8:	bf28      	it	cs
 80003ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d4:	bf3c      	itt	cc
 80003d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003da:	bd30      	popcc	{r4, r5, pc}
 80003dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e8:	f04f 0000 	mov.w	r0, #0
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003f2:	bf1a      	itte	ne
 80003f4:	4619      	movne	r1, r3
 80003f6:	4610      	movne	r0, r2
 80003f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003fc:	bf1c      	itt	ne
 80003fe:	460b      	movne	r3, r1
 8000400:	4602      	movne	r2, r0
 8000402:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000406:	bf06      	itte	eq
 8000408:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800040c:	ea91 0f03 	teqeq	r1, r3
 8000410:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	bf00      	nop

08000418 <__aeabi_ui2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f04f 0500 	mov.w	r5, #0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e750      	b.n	80002d8 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_i2d>:
 8000438:	f090 0f00 	teq	r0, #0
 800043c:	bf04      	itt	eq
 800043e:	2100      	moveq	r1, #0
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000448:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800044c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000450:	bf48      	it	mi
 8000452:	4240      	negmi	r0, r0
 8000454:	f04f 0100 	mov.w	r1, #0
 8000458:	e73e      	b.n	80002d8 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_f2d>:
 800045c:	0042      	lsls	r2, r0, #1
 800045e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000462:	ea4f 0131 	mov.w	r1, r1, rrx
 8000466:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800046a:	bf1f      	itttt	ne
 800046c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000470:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000474:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000478:	4770      	bxne	lr
 800047a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047e:	bf08      	it	eq
 8000480:	4770      	bxeq	lr
 8000482:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000486:	bf04      	itt	eq
 8000488:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000494:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000498:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800049c:	e71c      	b.n	80002d8 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_ul2d>:
 80004a0:	ea50 0201 	orrs.w	r2, r0, r1
 80004a4:	bf08      	it	eq
 80004a6:	4770      	bxeq	lr
 80004a8:	b530      	push	{r4, r5, lr}
 80004aa:	f04f 0500 	mov.w	r5, #0
 80004ae:	e00a      	b.n	80004c6 <__aeabi_l2d+0x16>

080004b0 <__aeabi_l2d>:
 80004b0:	ea50 0201 	orrs.w	r2, r0, r1
 80004b4:	bf08      	it	eq
 80004b6:	4770      	bxeq	lr
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004be:	d502      	bpl.n	80004c6 <__aeabi_l2d+0x16>
 80004c0:	4240      	negs	r0, r0
 80004c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004d2:	f43f aed8 	beq.w	8000286 <__adddf3+0xe6>
 80004d6:	f04f 0203 	mov.w	r2, #3
 80004da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004de:	bf18      	it	ne
 80004e0:	3203      	addne	r2, #3
 80004e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e6:	bf18      	it	ne
 80004e8:	3203      	addne	r2, #3
 80004ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ee:	f1c2 0320 	rsb	r3, r2, #32
 80004f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f6:	fa20 f002 	lsr.w	r0, r0, r2
 80004fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fe:	ea40 000e 	orr.w	r0, r0, lr
 8000502:	fa21 f102 	lsr.w	r1, r1, r2
 8000506:	4414      	add	r4, r2
 8000508:	e6bd      	b.n	8000286 <__adddf3+0xe6>
 800050a:	bf00      	nop

0800050c <__aeabi_dmul>:
 800050c:	b570      	push	{r4, r5, r6, lr}
 800050e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000512:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000516:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800051a:	bf1d      	ittte	ne
 800051c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000520:	ea94 0f0c 	teqne	r4, ip
 8000524:	ea95 0f0c 	teqne	r5, ip
 8000528:	f000 f8de 	bleq	80006e8 <__aeabi_dmul+0x1dc>
 800052c:	442c      	add	r4, r5
 800052e:	ea81 0603 	eor.w	r6, r1, r3
 8000532:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000536:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800053a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053e:	bf18      	it	ne
 8000540:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000544:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000548:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800054c:	d038      	beq.n	80005c0 <__aeabi_dmul+0xb4>
 800054e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000552:	f04f 0500 	mov.w	r5, #0
 8000556:	fbe1 e502 	umlal	lr, r5, r1, r2
 800055a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000562:	f04f 0600 	mov.w	r6, #0
 8000566:	fbe1 5603 	umlal	r5, r6, r1, r3
 800056a:	f09c 0f00 	teq	ip, #0
 800056e:	bf18      	it	ne
 8000570:	f04e 0e01 	orrne.w	lr, lr, #1
 8000574:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000578:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800057c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000580:	d204      	bcs.n	800058c <__aeabi_dmul+0x80>
 8000582:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000586:	416d      	adcs	r5, r5
 8000588:	eb46 0606 	adc.w	r6, r6, r6
 800058c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000590:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000594:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000598:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800059c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a4:	bf88      	it	hi
 80005a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005aa:	d81e      	bhi.n	80005ea <__aeabi_dmul+0xde>
 80005ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005b0:	bf08      	it	eq
 80005b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b6:	f150 0000 	adcs.w	r0, r0, #0
 80005ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005be:	bd70      	pop	{r4, r5, r6, pc}
 80005c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c4:	ea46 0101 	orr.w	r1, r6, r1
 80005c8:	ea40 0002 	orr.w	r0, r0, r2
 80005cc:	ea81 0103 	eor.w	r1, r1, r3
 80005d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d4:	bfc2      	ittt	gt
 80005d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005de:	bd70      	popgt	{r4, r5, r6, pc}
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f04f 0e00 	mov.w	lr, #0
 80005e8:	3c01      	subs	r4, #1
 80005ea:	f300 80ab 	bgt.w	8000744 <__aeabi_dmul+0x238>
 80005ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005f2:	bfde      	ittt	le
 80005f4:	2000      	movle	r0, #0
 80005f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005fa:	bd70      	pople	{r4, r5, r6, pc}
 80005fc:	f1c4 0400 	rsb	r4, r4, #0
 8000600:	3c20      	subs	r4, #32
 8000602:	da35      	bge.n	8000670 <__aeabi_dmul+0x164>
 8000604:	340c      	adds	r4, #12
 8000606:	dc1b      	bgt.n	8000640 <__aeabi_dmul+0x134>
 8000608:	f104 0414 	add.w	r4, r4, #20
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f305 	lsl.w	r3, r0, r5
 8000614:	fa20 f004 	lsr.w	r0, r0, r4
 8000618:	fa01 f205 	lsl.w	r2, r1, r5
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000624:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	fa21 f604 	lsr.w	r6, r1, r4
 8000630:	eb42 0106 	adc.w	r1, r2, r6
 8000634:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000638:	bf08      	it	eq
 800063a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063e:	bd70      	pop	{r4, r5, r6, pc}
 8000640:	f1c4 040c 	rsb	r4, r4, #12
 8000644:	f1c4 0520 	rsb	r5, r4, #32
 8000648:	fa00 f304 	lsl.w	r3, r0, r4
 800064c:	fa20 f005 	lsr.w	r0, r0, r5
 8000650:	fa01 f204 	lsl.w	r2, r1, r4
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	f141 0100 	adc.w	r1, r1, #0
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f205 	lsl.w	r2, r0, r5
 8000678:	ea4e 0e02 	orr.w	lr, lr, r2
 800067c:	fa20 f304 	lsr.w	r3, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea43 0302 	orr.w	r3, r3, r2
 8000688:	fa21 f004 	lsr.w	r0, r1, r4
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	fa21 f204 	lsr.w	r2, r1, r4
 8000694:	ea20 0002 	bic.w	r0, r0, r2
 8000698:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f094 0f00 	teq	r4, #0
 80006ac:	d10f      	bne.n	80006ce <__aeabi_dmul+0x1c2>
 80006ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006b2:	0040      	lsls	r0, r0, #1
 80006b4:	eb41 0101 	adc.w	r1, r1, r1
 80006b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3c01      	subeq	r4, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1a6>
 80006c2:	ea41 0106 	orr.w	r1, r1, r6
 80006c6:	f095 0f00 	teq	r5, #0
 80006ca:	bf18      	it	ne
 80006cc:	4770      	bxne	lr
 80006ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006d2:	0052      	lsls	r2, r2, #1
 80006d4:	eb43 0303 	adc.w	r3, r3, r3
 80006d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006dc:	bf08      	it	eq
 80006de:	3d01      	subeq	r5, #1
 80006e0:	d0f7      	beq.n	80006d2 <__aeabi_dmul+0x1c6>
 80006e2:	ea43 0306 	orr.w	r3, r3, r6
 80006e6:	4770      	bx	lr
 80006e8:	ea94 0f0c 	teq	r4, ip
 80006ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006f0:	bf18      	it	ne
 80006f2:	ea95 0f0c 	teqne	r5, ip
 80006f6:	d00c      	beq.n	8000712 <__aeabi_dmul+0x206>
 80006f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fc:	bf18      	it	ne
 80006fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000702:	d1d1      	bne.n	80006a8 <__aeabi_dmul+0x19c>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000716:	bf06      	itte	eq
 8000718:	4610      	moveq	r0, r2
 800071a:	4619      	moveq	r1, r3
 800071c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000720:	d019      	beq.n	8000756 <__aeabi_dmul+0x24a>
 8000722:	ea94 0f0c 	teq	r4, ip
 8000726:	d102      	bne.n	800072e <__aeabi_dmul+0x222>
 8000728:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800072c:	d113      	bne.n	8000756 <__aeabi_dmul+0x24a>
 800072e:	ea95 0f0c 	teq	r5, ip
 8000732:	d105      	bne.n	8000740 <__aeabi_dmul+0x234>
 8000734:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000738:	bf1c      	itt	ne
 800073a:	4610      	movne	r0, r2
 800073c:	4619      	movne	r1, r3
 800073e:	d10a      	bne.n	8000756 <__aeabi_dmul+0x24a>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800074c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800075a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075e:	bd70      	pop	{r4, r5, r6, pc}

08000760 <__aeabi_ddiv>:
 8000760:	b570      	push	{r4, r5, r6, lr}
 8000762:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000766:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800076a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076e:	bf1d      	ittte	ne
 8000770:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000774:	ea94 0f0c 	teqne	r4, ip
 8000778:	ea95 0f0c 	teqne	r5, ip
 800077c:	f000 f8a7 	bleq	80008ce <__aeabi_ddiv+0x16e>
 8000780:	eba4 0405 	sub.w	r4, r4, r5
 8000784:	ea81 0e03 	eor.w	lr, r1, r3
 8000788:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800078c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000790:	f000 8088 	beq.w	80008a4 <__aeabi_ddiv+0x144>
 8000794:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000798:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800079c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b8:	429d      	cmp	r5, r3
 80007ba:	bf08      	it	eq
 80007bc:	4296      	cmpeq	r6, r2
 80007be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c6:	d202      	bcs.n	80007ce <__aeabi_ddiv+0x6e>
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	1ab6      	subs	r6, r6, r2
 80007d0:	eb65 0503 	sbc.w	r5, r5, r3
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000802:	bf22      	ittt	cs
 8000804:	1ab6      	subcs	r6, r6, r2
 8000806:	4675      	movcs	r5, lr
 8000808:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	ebb6 0e02 	subs.w	lr, r6, r2
 8000816:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081a:	bf22      	ittt	cs
 800081c:	1ab6      	subcs	r6, r6, r2
 800081e:	4675      	movcs	r5, lr
 8000820:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800083c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000840:	d018      	beq.n	8000874 <__aeabi_ddiv+0x114>
 8000842:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000846:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800084a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000852:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000856:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800085a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085e:	d1c0      	bne.n	80007e2 <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	d10b      	bne.n	800087e <__aeabi_ddiv+0x11e>
 8000866:	ea41 0100 	orr.w	r1, r1, r0
 800086a:	f04f 0000 	mov.w	r0, #0
 800086e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000872:	e7b6      	b.n	80007e2 <__aeabi_ddiv+0x82>
 8000874:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000878:	bf04      	itt	eq
 800087a:	4301      	orreq	r1, r0
 800087c:	2000      	moveq	r0, #0
 800087e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000882:	bf88      	it	hi
 8000884:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000888:	f63f aeaf 	bhi.w	80005ea <__aeabi_dmul+0xde>
 800088c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000890:	bf04      	itt	eq
 8000892:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000896:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800089a:	f150 0000 	adcs.w	r0, r0, #0
 800089e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008a2:	bd70      	pop	{r4, r5, r6, pc}
 80008a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008b0:	bfc2      	ittt	gt
 80008b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ba:	bd70      	popgt	{r4, r5, r6, pc}
 80008bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008c0:	f04f 0e00 	mov.w	lr, #0
 80008c4:	3c01      	subs	r4, #1
 80008c6:	e690      	b.n	80005ea <__aeabi_dmul+0xde>
 80008c8:	ea45 0e06 	orr.w	lr, r5, r6
 80008cc:	e68d      	b.n	80005ea <__aeabi_dmul+0xde>
 80008ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008d2:	ea94 0f0c 	teq	r4, ip
 80008d6:	bf08      	it	eq
 80008d8:	ea95 0f0c 	teqeq	r5, ip
 80008dc:	f43f af3b 	beq.w	8000756 <__aeabi_dmul+0x24a>
 80008e0:	ea94 0f0c 	teq	r4, ip
 80008e4:	d10a      	bne.n	80008fc <__aeabi_ddiv+0x19c>
 80008e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ea:	f47f af34 	bne.w	8000756 <__aeabi_dmul+0x24a>
 80008ee:	ea95 0f0c 	teq	r5, ip
 80008f2:	f47f af25 	bne.w	8000740 <__aeabi_dmul+0x234>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e72c      	b.n	8000756 <__aeabi_dmul+0x24a>
 80008fc:	ea95 0f0c 	teq	r5, ip
 8000900:	d106      	bne.n	8000910 <__aeabi_ddiv+0x1b0>
 8000902:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000906:	f43f aefd 	beq.w	8000704 <__aeabi_dmul+0x1f8>
 800090a:	4610      	mov	r0, r2
 800090c:	4619      	mov	r1, r3
 800090e:	e722      	b.n	8000756 <__aeabi_dmul+0x24a>
 8000910:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000914:	bf18      	it	ne
 8000916:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800091a:	f47f aec5 	bne.w	80006a8 <__aeabi_dmul+0x19c>
 800091e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000922:	f47f af0d 	bne.w	8000740 <__aeabi_dmul+0x234>
 8000926:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800092a:	f47f aeeb 	bne.w	8000704 <__aeabi_dmul+0x1f8>
 800092e:	e712      	b.n	8000756 <__aeabi_dmul+0x24a>

08000930 <__gedf2>:
 8000930:	f04f 3cff 	mov.w	ip, #4294967295
 8000934:	e006      	b.n	8000944 <__cmpdf2+0x4>
 8000936:	bf00      	nop

08000938 <__ledf2>:
 8000938:	f04f 0c01 	mov.w	ip, #1
 800093c:	e002      	b.n	8000944 <__cmpdf2+0x4>
 800093e:	bf00      	nop

08000940 <__cmpdf2>:
 8000940:	f04f 0c01 	mov.w	ip, #1
 8000944:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000948:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800094c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000950:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000954:	bf18      	it	ne
 8000956:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800095a:	d01b      	beq.n	8000994 <__cmpdf2+0x54>
 800095c:	b001      	add	sp, #4
 800095e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000962:	bf0c      	ite	eq
 8000964:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000968:	ea91 0f03 	teqne	r1, r3
 800096c:	bf02      	ittt	eq
 800096e:	ea90 0f02 	teqeq	r0, r2
 8000972:	2000      	moveq	r0, #0
 8000974:	4770      	bxeq	lr
 8000976:	f110 0f00 	cmn.w	r0, #0
 800097a:	ea91 0f03 	teq	r1, r3
 800097e:	bf58      	it	pl
 8000980:	4299      	cmppl	r1, r3
 8000982:	bf08      	it	eq
 8000984:	4290      	cmpeq	r0, r2
 8000986:	bf2c      	ite	cs
 8000988:	17d8      	asrcs	r0, r3, #31
 800098a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098e:	f040 0001 	orr.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	d102      	bne.n	80009a4 <__cmpdf2+0x64>
 800099e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009a2:	d107      	bne.n	80009b4 <__cmpdf2+0x74>
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	d1d6      	bne.n	800095c <__cmpdf2+0x1c>
 80009ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009b2:	d0d3      	beq.n	800095c <__cmpdf2+0x1c>
 80009b4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <__aeabi_cdrcmple>:
 80009bc:	4684      	mov	ip, r0
 80009be:	4610      	mov	r0, r2
 80009c0:	4662      	mov	r2, ip
 80009c2:	468c      	mov	ip, r1
 80009c4:	4619      	mov	r1, r3
 80009c6:	4663      	mov	r3, ip
 80009c8:	e000      	b.n	80009cc <__aeabi_cdcmpeq>
 80009ca:	bf00      	nop

080009cc <__aeabi_cdcmpeq>:
 80009cc:	b501      	push	{r0, lr}
 80009ce:	f7ff ffb7 	bl	8000940 <__cmpdf2>
 80009d2:	2800      	cmp	r0, #0
 80009d4:	bf48      	it	mi
 80009d6:	f110 0f00 	cmnmi.w	r0, #0
 80009da:	bd01      	pop	{r0, pc}

080009dc <__aeabi_dcmpeq>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff fff4 	bl	80009cc <__aeabi_cdcmpeq>
 80009e4:	bf0c      	ite	eq
 80009e6:	2001      	moveq	r0, #1
 80009e8:	2000      	movne	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmplt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffea 	bl	80009cc <__aeabi_cdcmpeq>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmple>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffe0 	bl	80009cc <__aeabi_cdcmpeq>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpge>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffce 	bl	80009bc <__aeabi_cdrcmple>
 8000a20:	bf94      	ite	ls
 8000a22:	2001      	movls	r0, #1
 8000a24:	2000      	movhi	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpgt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffc4 	bl	80009bc <__aeabi_cdrcmple>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmpun>:
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__aeabi_dcmpun+0x10>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d10a      	bne.n	8000a66 <__aeabi_dcmpun+0x26>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__aeabi_dcmpun+0x20>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_dcmpun+0x26>
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0001 	mov.w	r0, #1
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_d2f>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a74:	bf24      	itt	cs
 8000a76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a7e:	d90d      	bls.n	8000a9c <__aeabi_d2f+0x30>
 8000a80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a94:	bf08      	it	eq
 8000a96:	f020 0001 	biceq.w	r0, r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa0:	d121      	bne.n	8000ae6 <__aeabi_d2f+0x7a>
 8000aa2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aa6:	bfbc      	itt	lt
 8000aa8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	4770      	bxlt	lr
 8000aae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ab2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab6:	f1c2 0218 	rsb	r2, r2, #24
 8000aba:	f1c2 0c20 	rsb	ip, r2, #32
 8000abe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	f040 0001 	orrne.w	r0, r0, #1
 8000acc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad8:	ea40 000c 	orr.w	r0, r0, ip
 8000adc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	e7cc      	b.n	8000a80 <__aeabi_d2f+0x14>
 8000ae6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aea:	d107      	bne.n	8000afc <__aeabi_d2f+0x90>
 8000aec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af0:	bf1e      	ittt	ne
 8000af2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000af6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000afa:	4770      	bxne	lr
 8000afc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_uldivmod>:
 8000b0c:	b953      	cbnz	r3, 8000b24 <__aeabi_uldivmod+0x18>
 8000b0e:	b94a      	cbnz	r2, 8000b24 <__aeabi_uldivmod+0x18>
 8000b10:	2900      	cmp	r1, #0
 8000b12:	bf08      	it	eq
 8000b14:	2800      	cmpeq	r0, #0
 8000b16:	bf1c      	itt	ne
 8000b18:	f04f 31ff 	movne.w	r1, #4294967295
 8000b1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b20:	f000 b972 	b.w	8000e08 <__aeabi_idiv0>
 8000b24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b2c:	f000 f806 	bl	8000b3c <__udivmoddi4>
 8000b30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b38:	b004      	add	sp, #16
 8000b3a:	4770      	bx	lr

08000b3c <__udivmoddi4>:
 8000b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b40:	9e08      	ldr	r6, [sp, #32]
 8000b42:	4604      	mov	r4, r0
 8000b44:	4688      	mov	r8, r1
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d14b      	bne.n	8000be2 <__udivmoddi4+0xa6>
 8000b4a:	428a      	cmp	r2, r1
 8000b4c:	4615      	mov	r5, r2
 8000b4e:	d967      	bls.n	8000c20 <__udivmoddi4+0xe4>
 8000b50:	fab2 f282 	clz	r2, r2
 8000b54:	b14a      	cbz	r2, 8000b6a <__udivmoddi4+0x2e>
 8000b56:	f1c2 0720 	rsb	r7, r2, #32
 8000b5a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b5e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b62:	4095      	lsls	r5, r2
 8000b64:	ea47 0803 	orr.w	r8, r7, r3
 8000b68:	4094      	lsls	r4, r2
 8000b6a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b6e:	0c23      	lsrs	r3, r4, #16
 8000b70:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b74:	fa1f fc85 	uxth.w	ip, r5
 8000b78:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b7c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b80:	fb07 f10c 	mul.w	r1, r7, ip
 8000b84:	4299      	cmp	r1, r3
 8000b86:	d909      	bls.n	8000b9c <__udivmoddi4+0x60>
 8000b88:	18eb      	adds	r3, r5, r3
 8000b8a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b8e:	f080 811b 	bcs.w	8000dc8 <__udivmoddi4+0x28c>
 8000b92:	4299      	cmp	r1, r3
 8000b94:	f240 8118 	bls.w	8000dc8 <__udivmoddi4+0x28c>
 8000b98:	3f02      	subs	r7, #2
 8000b9a:	442b      	add	r3, r5
 8000b9c:	1a5b      	subs	r3, r3, r1
 8000b9e:	b2a4      	uxth	r4, r4
 8000ba0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ba4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ba8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bac:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb0:	45a4      	cmp	ip, r4
 8000bb2:	d909      	bls.n	8000bc8 <__udivmoddi4+0x8c>
 8000bb4:	192c      	adds	r4, r5, r4
 8000bb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bba:	f080 8107 	bcs.w	8000dcc <__udivmoddi4+0x290>
 8000bbe:	45a4      	cmp	ip, r4
 8000bc0:	f240 8104 	bls.w	8000dcc <__udivmoddi4+0x290>
 8000bc4:	3802      	subs	r0, #2
 8000bc6:	442c      	add	r4, r5
 8000bc8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bcc:	eba4 040c 	sub.w	r4, r4, ip
 8000bd0:	2700      	movs	r7, #0
 8000bd2:	b11e      	cbz	r6, 8000bdc <__udivmoddi4+0xa0>
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bdc:	4639      	mov	r1, r7
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d909      	bls.n	8000bfa <__udivmoddi4+0xbe>
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	f000 80eb 	beq.w	8000dc2 <__udivmoddi4+0x286>
 8000bec:	2700      	movs	r7, #0
 8000bee:	e9c6 0100 	strd	r0, r1, [r6]
 8000bf2:	4638      	mov	r0, r7
 8000bf4:	4639      	mov	r1, r7
 8000bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfa:	fab3 f783 	clz	r7, r3
 8000bfe:	2f00      	cmp	r7, #0
 8000c00:	d147      	bne.n	8000c92 <__udivmoddi4+0x156>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0xd0>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 80fa 	bhi.w	8000e00 <__udivmoddi4+0x2c4>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	4698      	mov	r8, r3
 8000c16:	2e00      	cmp	r6, #0
 8000c18:	d0e0      	beq.n	8000bdc <__udivmoddi4+0xa0>
 8000c1a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c1e:	e7dd      	b.n	8000bdc <__udivmoddi4+0xa0>
 8000c20:	b902      	cbnz	r2, 8000c24 <__udivmoddi4+0xe8>
 8000c22:	deff      	udf	#255	; 0xff
 8000c24:	fab2 f282 	clz	r2, r2
 8000c28:	2a00      	cmp	r2, #0
 8000c2a:	f040 808f 	bne.w	8000d4c <__udivmoddi4+0x210>
 8000c2e:	1b49      	subs	r1, r1, r5
 8000c30:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c34:	fa1f f885 	uxth.w	r8, r5
 8000c38:	2701      	movs	r7, #1
 8000c3a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c3e:	0c23      	lsrs	r3, r4, #16
 8000c40:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c48:	fb08 f10c 	mul.w	r1, r8, ip
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	d907      	bls.n	8000c60 <__udivmoddi4+0x124>
 8000c50:	18eb      	adds	r3, r5, r3
 8000c52:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c56:	d202      	bcs.n	8000c5e <__udivmoddi4+0x122>
 8000c58:	4299      	cmp	r1, r3
 8000c5a:	f200 80cd 	bhi.w	8000df8 <__udivmoddi4+0x2bc>
 8000c5e:	4684      	mov	ip, r0
 8000c60:	1a59      	subs	r1, r3, r1
 8000c62:	b2a3      	uxth	r3, r4
 8000c64:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c68:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c6c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c70:	fb08 f800 	mul.w	r8, r8, r0
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0x14c>
 8000c78:	192c      	adds	r4, r5, r4
 8000c7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x14a>
 8000c80:	45a0      	cmp	r8, r4
 8000c82:	f200 80b6 	bhi.w	8000df2 <__udivmoddi4+0x2b6>
 8000c86:	4618      	mov	r0, r3
 8000c88:	eba4 0408 	sub.w	r4, r4, r8
 8000c8c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c90:	e79f      	b.n	8000bd2 <__udivmoddi4+0x96>
 8000c92:	f1c7 0c20 	rsb	ip, r7, #32
 8000c96:	40bb      	lsls	r3, r7
 8000c98:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c9c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca0:	fa01 f407 	lsl.w	r4, r1, r7
 8000ca4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ca8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cac:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb0:	4325      	orrs	r5, r4
 8000cb2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cb6:	0c2c      	lsrs	r4, r5, #16
 8000cb8:	fb08 3319 	mls	r3, r8, r9, r3
 8000cbc:	fa1f fa8e 	uxth.w	sl, lr
 8000cc0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cc4:	fb09 f40a 	mul.w	r4, r9, sl
 8000cc8:	429c      	cmp	r4, r3
 8000cca:	fa02 f207 	lsl.w	r2, r2, r7
 8000cce:	fa00 f107 	lsl.w	r1, r0, r7
 8000cd2:	d90b      	bls.n	8000cec <__udivmoddi4+0x1b0>
 8000cd4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cdc:	f080 8087 	bcs.w	8000dee <__udivmoddi4+0x2b2>
 8000ce0:	429c      	cmp	r4, r3
 8000ce2:	f240 8084 	bls.w	8000dee <__udivmoddi4+0x2b2>
 8000ce6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cea:	4473      	add	r3, lr
 8000cec:	1b1b      	subs	r3, r3, r4
 8000cee:	b2ad      	uxth	r5, r5
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cfc:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d00:	45a2      	cmp	sl, r4
 8000d02:	d908      	bls.n	8000d16 <__udivmoddi4+0x1da>
 8000d04:	eb1e 0404 	adds.w	r4, lr, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	d26b      	bcs.n	8000de6 <__udivmoddi4+0x2aa>
 8000d0e:	45a2      	cmp	sl, r4
 8000d10:	d969      	bls.n	8000de6 <__udivmoddi4+0x2aa>
 8000d12:	3802      	subs	r0, #2
 8000d14:	4474      	add	r4, lr
 8000d16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1e:	eba4 040a 	sub.w	r4, r4, sl
 8000d22:	454c      	cmp	r4, r9
 8000d24:	46c2      	mov	sl, r8
 8000d26:	464b      	mov	r3, r9
 8000d28:	d354      	bcc.n	8000dd4 <__udivmoddi4+0x298>
 8000d2a:	d051      	beq.n	8000dd0 <__udivmoddi4+0x294>
 8000d2c:	2e00      	cmp	r6, #0
 8000d2e:	d069      	beq.n	8000e04 <__udivmoddi4+0x2c8>
 8000d30:	ebb1 050a 	subs.w	r5, r1, sl
 8000d34:	eb64 0403 	sbc.w	r4, r4, r3
 8000d38:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d3c:	40fd      	lsrs	r5, r7
 8000d3e:	40fc      	lsrs	r4, r7
 8000d40:	ea4c 0505 	orr.w	r5, ip, r5
 8000d44:	e9c6 5400 	strd	r5, r4, [r6]
 8000d48:	2700      	movs	r7, #0
 8000d4a:	e747      	b.n	8000bdc <__udivmoddi4+0xa0>
 8000d4c:	f1c2 0320 	rsb	r3, r2, #32
 8000d50:	fa20 f703 	lsr.w	r7, r0, r3
 8000d54:	4095      	lsls	r5, r2
 8000d56:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d62:	4338      	orrs	r0, r7
 8000d64:	0c01      	lsrs	r1, r0, #16
 8000d66:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d6a:	fa1f f885 	uxth.w	r8, r5
 8000d6e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d76:	fb07 f308 	mul.w	r3, r7, r8
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d80:	d907      	bls.n	8000d92 <__udivmoddi4+0x256>
 8000d82:	1869      	adds	r1, r5, r1
 8000d84:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d88:	d22f      	bcs.n	8000dea <__udivmoddi4+0x2ae>
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	d92d      	bls.n	8000dea <__udivmoddi4+0x2ae>
 8000d8e:	3f02      	subs	r7, #2
 8000d90:	4429      	add	r1, r5
 8000d92:	1acb      	subs	r3, r1, r3
 8000d94:	b281      	uxth	r1, r0
 8000d96:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da2:	fb00 f308 	mul.w	r3, r0, r8
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x27e>
 8000daa:	1869      	adds	r1, r5, r1
 8000dac:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db0:	d217      	bcs.n	8000de2 <__udivmoddi4+0x2a6>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d915      	bls.n	8000de2 <__udivmoddi4+0x2a6>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4429      	add	r1, r5
 8000dba:	1ac9      	subs	r1, r1, r3
 8000dbc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc0:	e73b      	b.n	8000c3a <__udivmoddi4+0xfe>
 8000dc2:	4637      	mov	r7, r6
 8000dc4:	4630      	mov	r0, r6
 8000dc6:	e709      	b.n	8000bdc <__udivmoddi4+0xa0>
 8000dc8:	4607      	mov	r7, r0
 8000dca:	e6e7      	b.n	8000b9c <__udivmoddi4+0x60>
 8000dcc:	4618      	mov	r0, r3
 8000dce:	e6fb      	b.n	8000bc8 <__udivmoddi4+0x8c>
 8000dd0:	4541      	cmp	r1, r8
 8000dd2:	d2ab      	bcs.n	8000d2c <__udivmoddi4+0x1f0>
 8000dd4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dd8:	eb69 020e 	sbc.w	r2, r9, lr
 8000ddc:	3801      	subs	r0, #1
 8000dde:	4613      	mov	r3, r2
 8000de0:	e7a4      	b.n	8000d2c <__udivmoddi4+0x1f0>
 8000de2:	4660      	mov	r0, ip
 8000de4:	e7e9      	b.n	8000dba <__udivmoddi4+0x27e>
 8000de6:	4618      	mov	r0, r3
 8000de8:	e795      	b.n	8000d16 <__udivmoddi4+0x1da>
 8000dea:	4667      	mov	r7, ip
 8000dec:	e7d1      	b.n	8000d92 <__udivmoddi4+0x256>
 8000dee:	4681      	mov	r9, r0
 8000df0:	e77c      	b.n	8000cec <__udivmoddi4+0x1b0>
 8000df2:	3802      	subs	r0, #2
 8000df4:	442c      	add	r4, r5
 8000df6:	e747      	b.n	8000c88 <__udivmoddi4+0x14c>
 8000df8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dfc:	442b      	add	r3, r5
 8000dfe:	e72f      	b.n	8000c60 <__udivmoddi4+0x124>
 8000e00:	4638      	mov	r0, r7
 8000e02:	e708      	b.n	8000c16 <__udivmoddi4+0xda>
 8000e04:	4637      	mov	r7, r6
 8000e06:	e6e9      	b.n	8000bdc <__udivmoddi4+0xa0>

08000e08 <__aeabi_idiv0>:
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e30:	68fb      	ldr	r3, [r7, #12]
}
 8000e32:	bf00      	nop
 8000e34:	3714      	adds	r7, #20
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
	...

08000e40 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e46:	463b      	mov	r3, r7
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
 8000e54:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000e56:	4b2b      	ldr	r3, [pc, #172]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e58:	4a2b      	ldr	r2, [pc, #172]	; (8000f08 <MX_ADC1_Init+0xc8>)
 8000e5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8000e5c:	4b29      	ldr	r3, [pc, #164]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e5e:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8000e62:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000e64:	4b27      	ldr	r3, [pc, #156]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e66:	2210      	movs	r2, #16
 8000e68:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e6a:	4b26      	ldr	r3, [pc, #152]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e70:	4b24      	ldr	r3, [pc, #144]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e76:	4b23      	ldr	r3, [pc, #140]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e78:	2204      	movs	r2, #4
 8000e7a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e7c:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e82:	4b20      	ldr	r3, [pc, #128]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000e88:	4b1e      	ldr	r3, [pc, #120]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e8e:	4b1d      	ldr	r3, [pc, #116]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000e96:	4b1b      	ldr	r3, [pc, #108]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ea2:	4b18      	ldr	r3, [pc, #96]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000ea8:	4b16      	ldr	r3, [pc, #88]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000eb0:	4b14      	ldr	r3, [pc, #80]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000eb6:	4b13      	ldr	r3, [pc, #76]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ebe:	4811      	ldr	r0, [pc, #68]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000ec0:	f005 fbc6 	bl	8006650 <HAL_ADC_Init>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000eca:	f003 f9f3 	bl	80042b4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ece:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <MX_ADC1_Init+0xcc>)
 8000ed0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ed2:	2306      	movs	r3, #6
 8000ed4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000ed6:	2306      	movs	r3, #6
 8000ed8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000eda:	237f      	movs	r3, #127	; 0x7f
 8000edc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ede:	2304      	movs	r3, #4
 8000ee0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4806      	ldr	r0, [pc, #24]	; (8000f04 <MX_ADC1_Init+0xc4>)
 8000eec:	f005 fde6 	bl	8006abc <HAL_ADC_ConfigChannel>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8000ef6:	f003 f9dd 	bl	80042b4 <Error_Handler>
  }

}
 8000efa:	bf00      	nop
 8000efc:	3718      	adds	r7, #24
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	200279f8 	.word	0x200279f8
 8000f08:	50040000 	.word	0x50040000
 8000f0c:	14f00020 	.word	0x14f00020

08000f10 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a21      	ldr	r2, [pc, #132]	; (8000fb4 <HAL_ADC_MspInit+0xa4>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d13c      	bne.n	8000fac <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f32:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f36:	f7ff ff69 	bl	8000e0c <LL_AHB2_GRP1_EnableClock>
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f7ff ff66 	bl	8000e0c <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f40:	2301      	movs	r3, #1
 8000f42:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f44:	2303      	movs	r3, #3
 8000f46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4c:	f107 030c 	add.w	r3, r7, #12
 8000f50:	4619      	mov	r1, r3
 8000f52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f56:	f007 fbdf 	bl	8008718 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000f5a:	4b17      	ldr	r3, [pc, #92]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f5c:	4a17      	ldr	r2, [pc, #92]	; (8000fbc <HAL_ADC_MspInit+0xac>)
 8000f5e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000f60:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f62:	2205      	movs	r2, #5
 8000f64:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f66:	4b14      	ldr	r3, [pc, #80]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f6c:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f72:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f74:	2280      	movs	r2, #128	; 0x80
 8000f76:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f78:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f86:	2220      	movs	r2, #32
 8000f88:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f90:	4809      	ldr	r0, [pc, #36]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000f92:	f006 fead 	bl	8007cf0 <HAL_DMA_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <HAL_ADC_MspInit+0x90>
    {
      Error_Handler();
 8000f9c:	f003 f98a 	bl	80042b4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a05      	ldr	r2, [pc, #20]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000fa4:	64da      	str	r2, [r3, #76]	; 0x4c
 8000fa6:	4a04      	ldr	r2, [pc, #16]	; (8000fb8 <HAL_ADC_MspInit+0xa8>)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fac:	bf00      	nop
 8000fae:	3720      	adds	r7, #32
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	50040000 	.word	0x50040000
 8000fb8:	20027a5c 	.word	0x20027a5c
 8000fbc:	40020008 	.word	0x40020008

08000fc0 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000fd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	608b      	str	r3, [r1, #8]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <APPE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPE_Init( void )
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  SystemPower_Config(); /**< Configure the system Power Mode */
 8000fec:	f000 f80a 	bl	8001004 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000ff0:	4903      	ldr	r1, [pc, #12]	; (8001000 <APPE_Init+0x18>)
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f002 f8fc 	bl	80031f0 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  //UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000ff8:	f000 f80e 	bl	8001018 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8000ffc:	bf00      	nop
}
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20028720 	.word	0x20028720

08001004 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config( void )
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0

  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001008:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800100c:	f7ff ffd8 	bl	8000fc0 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init( );
 8001010:	f015 fad8 	bl	80165c4 <UTIL_LPM_Init>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 8001014:	bf00      	nop
}
 8001016:	bd80      	pop	{r7, pc}

08001018 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 800101e:	f013 f941 	bl	80142a4 <TL_Init>

  MtxShciId = osMutexNew( NULL );
 8001022:	2000      	movs	r0, #0
 8001024:	f00d fd08 	bl	800ea38 <osMutexNew>
 8001028:	4602      	mov	r2, r0
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <appe_Tl_Init+0x70>)
 800102c:	601a      	str	r2, [r3, #0]
  SemShciId = osSemaphoreNew( 1, 0, NULL ); /*< Create the semaphore and make it busy at initialization */
 800102e:	2200      	movs	r2, #0
 8001030:	2100      	movs	r1, #0
 8001032:	2001      	movs	r0, #1
 8001034:	f00d fe48 	bl	800ecc8 <osSemaphoreNew>
 8001038:	4602      	mov	r2, r0
 800103a:	4b14      	ldr	r3, [pc, #80]	; (800108c <appe_Tl_Init+0x74>)
 800103c:	601a      	str	r2, [r3, #0]

  /** FreeRTOS system task creation */
  ShciUserEvtProcessId = osThreadNew(ShciUserEvtProcess, NULL, &ShciUserEvtProcess_attr);
 800103e:	4a14      	ldr	r2, [pc, #80]	; (8001090 <appe_Tl_Init+0x78>)
 8001040:	2100      	movs	r1, #0
 8001042:	4814      	ldr	r0, [pc, #80]	; (8001094 <appe_Tl_Init+0x7c>)
 8001044:	f00d f9b4 	bl	800e3b0 <osThreadNew>
 8001048:	4602      	mov	r2, r0
 800104a:	4b13      	ldr	r3, [pc, #76]	; (8001098 <appe_Tl_Init+0x80>)
 800104c:	601a      	str	r2, [r3, #0]

  /**< System channel initialization */
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 800104e:	4b13      	ldr	r3, [pc, #76]	; (800109c <appe_Tl_Init+0x84>)
 8001050:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001052:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <appe_Tl_Init+0x88>)
 8001054:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001056:	463b      	mov	r3, r7
 8001058:	4619      	mov	r1, r3
 800105a:	4812      	ldr	r0, [pc, #72]	; (80010a4 <appe_Tl_Init+0x8c>)
 800105c:	f012 fe26 	bl	8013cac <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001064:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <appe_Tl_Init+0x90>)
 8001066:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8001068:	4b10      	ldr	r3, [pc, #64]	; (80010ac <appe_Tl_Init+0x94>)
 800106a:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800106c:	f240 533c 	movw	r3, #1340	; 0x53c
 8001070:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8001072:	f107 0308 	add.w	r3, r7, #8
 8001076:	4618      	mov	r0, r3
 8001078:	f013 fa52 	bl	8014520 <TL_MM_Init>

  TL_Enable();
 800107c:	f013 f90c 	bl	8014298 <TL_Enable>

  return;
 8001080:	bf00      	nop
}
 8001082:	3720      	adds	r7, #32
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20027abc 	.word	0x20027abc
 800108c:	20027ad4 	.word	0x20027ad4
 8001090:	080188a8 	.word	0x080188a8
 8001094:	08001199 	.word	0x08001199
 8001098:	20027ac0 	.word	0x20027ac0
 800109c:	20030600 	.word	0x20030600
 80010a0:	080010b1 	.word	0x080010b1
 80010a4:	080010f1 	.word	0x080010f1
 80010a8:	2003070c 	.word	0x2003070c
 80010ac:	200300c4 	.word	0x200300c4

080010b0 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
  switch (status)
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d002      	beq.n	80010c6 <APPE_SysStatusNot+0x16>
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d008      	beq.n	80010d6 <APPE_SysStatusNot+0x26>
    case SHCI_TL_CmdAvailable:
      osMutexRelease( MtxShciId );
      break;

    default:
      break;
 80010c4:	e00d      	b.n	80010e2 <APPE_SysStatusNot+0x32>
      osMutexAcquire( MtxShciId, osWaitForever );
 80010c6:	4b09      	ldr	r3, [pc, #36]	; (80010ec <APPE_SysStatusNot+0x3c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f04f 31ff 	mov.w	r1, #4294967295
 80010ce:	4618      	mov	r0, r3
 80010d0:	f00d fd4c 	bl	800eb6c <osMutexAcquire>
      break;
 80010d4:	e005      	b.n	80010e2 <APPE_SysStatusNot+0x32>
      osMutexRelease( MtxShciId );
 80010d6:	4b05      	ldr	r3, [pc, #20]	; (80010ec <APPE_SysStatusNot+0x3c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4618      	mov	r0, r3
 80010dc:	f00d fda4 	bl	800ec28 <osMutexRelease>
      break;
 80010e0:	bf00      	nop
  }
  return;
 80010e2:	bf00      	nop
}
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20027abc 	.word	0x20027abc

080010f0 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx( void * pPayload )
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	330b      	adds	r3, #11
 80010fe:	60fb      	str	r3, [r7, #12]

  switch(p_sys_event->subevtcode)
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	b29b      	uxth	r3, r3
 8001106:	f5b3 4f12 	cmp.w	r3, #37376	; 0x9200
 800110a:	d004      	beq.n	8001116 <APPE_SysUserEvtRx+0x26>
 800110c:	f249 2201 	movw	r2, #37377	; 0x9201
 8001110:	4293      	cmp	r3, r2
 8001112:	d003      	beq.n	800111c <APPE_SysUserEvtRx+0x2c>
         break;
     case SHCI_SUB_EVT_ERROR_NOTIF:
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
         break;
     default:
         break;
 8001114:	e008      	b.n	8001128 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtReadyProcessing();
 8001116:	f000 f833 	bl	8001180 <APPE_SysEvtReadyProcessing>
         break;
 800111a:	e005      	b.n	8001128 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	789b      	ldrb	r3, [r3, #2]
 8001120:	4618      	mov	r0, r3
 8001122:	f000 f805 	bl	8001130 <APPE_SysEvtError>
         break;
 8001126:	bf00      	nop
  }
  return;
 8001128:	bf00      	nop
}
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError( SCHI_SystemErrCode_t ErrorCode)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
  switch(ErrorCode)
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	2b7d      	cmp	r3, #125	; 0x7d
 800113e:	d002      	beq.n	8001146 <APPE_SysEvtError+0x16>
 8001140:	2b7e      	cmp	r3, #126	; 0x7e
 8001142:	d006      	beq.n	8001152 <APPE_SysEvtError+0x22>
 8001144:	e00b      	b.n	800115e <APPE_SysEvtError+0x2e>
  {
  case ERR_THREAD_LLD_FATAL_ERROR:
       APP_DBG("** ERR_THREAD : LLD_FATAL_ERROR \n");
 8001146:	4a0b      	ldr	r2, [pc, #44]	; (8001174 <APPE_SysEvtError+0x44>)
 8001148:	2101      	movs	r1, #1
 800114a:	2000      	movs	r0, #0
 800114c:	f004 f96a 	bl	8005424 <logApplication>
       break;
 8001150:	e00c      	b.n	800116c <APPE_SysEvtError+0x3c>
  case ERR_THREAD_UNKNOWN_CMD:
       APP_DBG("** ERR_THREAD : UNKNOWN_CMD \n");
 8001152:	4a09      	ldr	r2, [pc, #36]	; (8001178 <APPE_SysEvtError+0x48>)
 8001154:	2101      	movs	r1, #1
 8001156:	2000      	movs	r0, #0
 8001158:	f004 f964 	bl	8005424 <logApplication>
       break;
 800115c:	e006      	b.n	800116c <APPE_SysEvtError+0x3c>
  default:
       APP_DBG("** ERR_THREAD : ErroCode=%d \n",ErrorCode);
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	4a06      	ldr	r2, [pc, #24]	; (800117c <APPE_SysEvtError+0x4c>)
 8001162:	2101      	movs	r1, #1
 8001164:	2000      	movs	r0, #0
 8001166:	f004 f95d 	bl	8005424 <logApplication>
       break;
 800116a:	bf00      	nop
  }
  return;
 800116c:	bf00      	nop
}
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	08017e48 	.word	0x08017e48
 8001178:	08017e6c 	.word	0x08017e6c
 800117c:	08017e8c 	.word	0x08017e8c

08001180 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing( void )
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* Traces channel initialization */
  TL_TRACES_Init( );
 8001184:	f013 fa3c 	bl	8014600 <TL_TRACES_Init>

  APP_THREAD_Init();
 8001188:	f013 faba 	bl	8014700 <APP_THREAD_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 800118c:	2100      	movs	r1, #0
 800118e:	2001      	movs	r0, #1
 8001190:	f015 fa2a 	bl	80165e8 <UTIL_LPM_SetOffMode>
  return;
 8001194:	bf00      	nop
}
 8001196:	bd80      	pop	{r7, pc}

08001198 <ShciUserEvtProcess>:
 *
 * FREERTOS WRAPPER FUNCTIONS
 *
*************************************************************/
static void ShciUserEvtProcess(void *argument)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* USER CODE BEGIN SHCI_USER_EVT_PROCESS_1 */

    /* USER CODE END SHCI_USER_EVT_PROCESS_1 */
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 80011a0:	f04f 32ff 	mov.w	r2, #4294967295
 80011a4:	2100      	movs	r1, #0
 80011a6:	2001      	movs	r0, #1
 80011a8:	f00d fa60 	bl	800e66c <osThreadFlagsWait>
     shci_user_evt_proc();
 80011ac:	f012 fd9a 	bl	8013ce4 <shci_user_evt_proc>
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 80011b0:	e7f6      	b.n	80011a0 <ShciUserEvtProcess+0x8>
	...

080011b4 <shci_notify_asynch_evt>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void shci_notify_asynch_evt(void* pdata)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  osThreadFlagsSet(ShciUserEvtProcessId,1);
 80011bc:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <shci_notify_asynch_evt+0x1c>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2101      	movs	r1, #1
 80011c2:	4618      	mov	r0, r3
 80011c4:	f00d f9a0 	bl	800e508 <osThreadFlagsSet>
  return;
 80011c8:	bf00      	nop
}
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20027ac0 	.word	0x20027ac0

080011d4 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  osSemaphoreRelease( SemShciId );
 80011dc:	4b04      	ldr	r3, [pc, #16]	; (80011f0 <shci_cmd_resp_release+0x1c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f00d fe75 	bl	800eed0 <osSemaphoreRelease>
  return;
 80011e6:	bf00      	nop
}
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20027ad4 	.word	0x20027ad4

080011f4 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  osSemaphoreAcquire( SemShciId, osWaitForever );
 80011fc:	4b05      	ldr	r3, [pc, #20]	; (8001214 <shci_cmd_resp_wait+0x20>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f04f 31ff 	mov.w	r1, #4294967295
 8001204:	4618      	mov	r0, r3
 8001206:	f00d fdfd 	bl	800ee04 <osSemaphoreAcquire>
  return;
 800120a:	bf00      	nop
}
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20027ad4 	.word	0x20027ad4

08001218 <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
#endif /* CFG_DEBUG_TRACE */
  /* Release buffer */
  TL_MM_EvtDone( hcievt );
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f013 f9b9 	bl	8014598 <TL_MM_EvtDone>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <configureTimerForRunTimeStats>:

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
volatile unsigned long ulHighFrequencyTimerTicks;
__weak void configureTimerForRunTimeStats(void)
{
 800122e:	b480      	push	{r7}
 8001230:	af00      	add	r7, sp, #0

}
 8001232:	bf00      	nop
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
return HAL_GetTick();
 8001240:	f004 ffcc 	bl	80061dc <HAL_GetTick>
 8001244:	4603      	mov	r3, r0
}
 8001246:	4618      	mov	r0, r3
 8001248:	bd80      	pop	{r7, pc}

0800124a <vApplicationTickHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 3 */
__weak void vApplicationTickHook( void )
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 800124e:	bf00      	nop
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
volatile uint8_t test=0;
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]

   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
	test += 1;
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <vApplicationStackOverflowHook+0x24>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	3301      	adds	r3, #1
 800126a:	b2da      	uxtb	r2, r3
 800126c:	4b03      	ldr	r3, [pc, #12]	; (800127c <vApplicationStackOverflowHook+0x24>)
 800126e:	701a      	strb	r2, [r3, #0]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	2000027c 	.word	0x2000027c

08001280 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
	test += 1;
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <vApplicationMallocFailedHook+0x1c>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	3301      	adds	r3, #1
 800128c:	b2da      	uxtb	r2, r3
 800128e:	4b03      	ldr	r3, [pc, #12]	; (800129c <vApplicationMallocFailedHook+0x1c>)
 8001290:	701a      	strb	r2, [r3, #0]

}
 8001292:	bf00      	nop
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	2000027c 	.word	0x2000027c

080012a0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of messageI2C_Lock */
  messageI2C_LockHandle = osSemaphoreNew(1, 1, &messageI2C_Lock_attributes);
 80012a4:	4a5c      	ldr	r2, [pc, #368]	; (8001418 <MX_FREERTOS_Init+0x178>)
 80012a6:	2101      	movs	r1, #1
 80012a8:	2001      	movs	r0, #1
 80012aa:	f00d fd0d 	bl	800ecc8 <osSemaphoreNew>
 80012ae:	4602      	mov	r2, r0
 80012b0:	4b5a      	ldr	r3, [pc, #360]	; (800141c <MX_FREERTOS_Init+0x17c>)
 80012b2:	601a      	str	r2, [r3, #0]

  /* creation of locNotify */
  locNotifyHandle = osSemaphoreNew(1, 1, &locNotify_attributes);
 80012b4:	4a5a      	ldr	r2, [pc, #360]	; (8001420 <MX_FREERTOS_Init+0x180>)
 80012b6:	2101      	movs	r1, #1
 80012b8:	2001      	movs	r0, #1
 80012ba:	f00d fd05 	bl	800ecc8 <osSemaphoreNew>
 80012be:	4602      	mov	r2, r0
 80012c0:	4b58      	ldr	r3, [pc, #352]	; (8001424 <MX_FREERTOS_Init+0x184>)
 80012c2:	601a      	str	r2, [r3, #0]

  /* creation of locComplete */
  locCompleteHandle = osSemaphoreNew(1, 1, &locComplete_attributes);
 80012c4:	4a58      	ldr	r2, [pc, #352]	; (8001428 <MX_FREERTOS_Init+0x188>)
 80012c6:	2101      	movs	r1, #1
 80012c8:	2001      	movs	r0, #1
 80012ca:	f00d fcfd 	bl	800ecc8 <osSemaphoreNew>
 80012ce:	4602      	mov	r2, r0
 80012d0:	4b56      	ldr	r3, [pc, #344]	; (800142c <MX_FREERTOS_Init+0x18c>)
 80012d2:	601a      	str	r2, [r3, #0]
//  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of viveTimer */
  viveTimerHandle = osTimerNew(get3D_location, osTimerPeriodic, NULL, &viveTimer_attributes);
 80012d4:	4b56      	ldr	r3, [pc, #344]	; (8001430 <MX_FREERTOS_Init+0x190>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	2101      	movs	r1, #1
 80012da:	4856      	ldr	r0, [pc, #344]	; (8001434 <MX_FREERTOS_Init+0x194>)
 80012dc:	f00d fa9e 	bl	800e81c <osTimerNew>
 80012e0:	4602      	mov	r2, r0
 80012e2:	4b55      	ldr	r3, [pc, #340]	; (8001438 <MX_FREERTOS_Init+0x198>)
 80012e4:	601a      	str	r2, [r3, #0]
//  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of blinkMsgQueue */
  blinkMsgQueueHandle = osMessageQueueNew (10, 108, &blinkMsgQueue_attributes);
 80012e6:	4a55      	ldr	r2, [pc, #340]	; (800143c <MX_FREERTOS_Init+0x19c>)
 80012e8:	216c      	movs	r1, #108	; 0x6c
 80012ea:	200a      	movs	r0, #10
 80012ec:	f00d fe48 	bl	800ef80 <osMessageQueueNew>
 80012f0:	4602      	mov	r2, r0
 80012f2:	4b53      	ldr	r3, [pc, #332]	; (8001440 <MX_FREERTOS_Init+0x1a0>)
 80012f4:	601a      	str	r2, [r3, #0]

  /* creation of lightsSimpleQueue */
  lightsSimpleQueueHandle = osMessageQueueNew (3, 4, &lightsSimpleQueue_attributes);
 80012f6:	4a53      	ldr	r2, [pc, #332]	; (8001444 <MX_FREERTOS_Init+0x1a4>)
 80012f8:	2104      	movs	r1, #4
 80012fa:	2003      	movs	r0, #3
 80012fc:	f00d fe40 	bl	800ef80 <osMessageQueueNew>
 8001300:	4602      	mov	r2, r0
 8001302:	4b51      	ldr	r3, [pc, #324]	; (8001448 <MX_FREERTOS_Init+0x1a8>)
 8001304:	601a      	str	r2, [r3, #0]

  /* creation of togLoggingQueue */
  togLoggingQueueHandle = osMessageQueueNew (4, 6, &togLoggingQueue_attributes);
 8001306:	4a51      	ldr	r2, [pc, #324]	; (800144c <MX_FREERTOS_Init+0x1ac>)
 8001308:	2106      	movs	r1, #6
 800130a:	2004      	movs	r0, #4
 800130c:	f00d fe38 	bl	800ef80 <osMessageQueueNew>
 8001310:	4602      	mov	r2, r0
 8001312:	4b4f      	ldr	r3, [pc, #316]	; (8001450 <MX_FREERTOS_Init+0x1b0>)
 8001314:	601a      	str	r2, [r3, #0]

  /* creation of interProcessorMsgQueue */
  interProcessorMsgQueueHandle = osMessageQueueNew (10, 24, &interProcessorMsgQueue_attributes);
 8001316:	4a4f      	ldr	r2, [pc, #316]	; (8001454 <MX_FREERTOS_Init+0x1b4>)
 8001318:	2118      	movs	r1, #24
 800131a:	200a      	movs	r0, #10
 800131c:	f00d fe30 	bl	800ef80 <osMessageQueueNew>
 8001320:	4602      	mov	r2, r0
 8001322:	4b4d      	ldr	r3, [pc, #308]	; (8001458 <MX_FREERTOS_Init+0x1b8>)
 8001324:	601a      	str	r2, [r3, #0]

  /* creation of inertialSensingQueue */
  inertialSensingQueueHandle = osMessageQueueNew (10, 40, &inertialSensingQueue_attributes);
 8001326:	4a4d      	ldr	r2, [pc, #308]	; (800145c <MX_FREERTOS_Init+0x1bc>)
 8001328:	2128      	movs	r1, #40	; 0x28
 800132a:	200a      	movs	r0, #10
 800132c:	f00d fe28 	bl	800ef80 <osMessageQueueNew>
 8001330:	4602      	mov	r2, r0
 8001332:	4b4b      	ldr	r3, [pc, #300]	; (8001460 <MX_FREERTOS_Init+0x1c0>)
 8001334:	601a      	str	r2, [r3, #0]

  /* creation of activitySampleQueue */
  activitySampleQueueHandle = osMessageQueueNew (10, 16, &activitySampleQueue_attributes);
 8001336:	4a4b      	ldr	r2, [pc, #300]	; (8001464 <MX_FREERTOS_Init+0x1c4>)
 8001338:	2110      	movs	r1, #16
 800133a:	200a      	movs	r0, #10
 800133c:	f00d fe20 	bl	800ef80 <osMessageQueueNew>
 8001340:	4602      	mov	r2, r0
 8001342:	4b49      	ldr	r3, [pc, #292]	; (8001468 <MX_FREERTOS_Init+0x1c8>)
 8001344:	601a      	str	r2, [r3, #0]

  /* creation of rotationSampleQueue */
  rotationSampleQueueHandle = osMessageQueueNew (3, 24, &rotationSampleQueue_attributes);
 8001346:	4a49      	ldr	r2, [pc, #292]	; (800146c <MX_FREERTOS_Init+0x1cc>)
 8001348:	2118      	movs	r1, #24
 800134a:	2003      	movs	r0, #3
 800134c:	f00d fe18 	bl	800ef80 <osMessageQueueNew>
 8001350:	4602      	mov	r2, r0
 8001352:	4b47      	ldr	r3, [pc, #284]	; (8001470 <MX_FREERTOS_Init+0x1d0>)
 8001354:	601a      	str	r2, [r3, #0]

  /* creation of pulseQueue */
  pulseQueueHandle = osMessageQueueNew (10, 6, &pulseQueue_attributes);
 8001356:	4a47      	ldr	r2, [pc, #284]	; (8001474 <MX_FREERTOS_Init+0x1d4>)
 8001358:	2106      	movs	r1, #6
 800135a:	200a      	movs	r0, #10
 800135c:	f00d fe10 	bl	800ef80 <osMessageQueueNew>
 8001360:	4602      	mov	r2, r0
 8001362:	4b45      	ldr	r3, [pc, #276]	; (8001478 <MX_FREERTOS_Init+0x1d8>)
 8001364:	601a      	str	r2, [r3, #0]

  /* creation of viveQueue */
  viveQueueHandle = osMessageQueueNew (10, 24, &viveQueue_attributes);
 8001366:	4a45      	ldr	r2, [pc, #276]	; (800147c <MX_FREERTOS_Init+0x1dc>)
 8001368:	2118      	movs	r1, #24
 800136a:	200a      	movs	r0, #10
 800136c:	f00d fe08 	bl	800ef80 <osMessageQueueNew>
 8001370:	4602      	mov	r2, r0
 8001372:	4b43      	ldr	r3, [pc, #268]	; (8001480 <MX_FREERTOS_Init+0x1e0>)
 8001374:	601a      	str	r2, [r3, #0]

  /* creation of statusQueue */
  statusQueueHandle = osMessageQueueNew (1, sizeof(uint32_t), &statusQueue_attributes);
 8001376:	4a43      	ldr	r2, [pc, #268]	; (8001484 <MX_FREERTOS_Init+0x1e4>)
 8001378:	2104      	movs	r1, #4
 800137a:	2001      	movs	r0, #1
 800137c:	f00d fe00 	bl	800ef80 <osMessageQueueNew>
 8001380:	4602      	mov	r2, r0
 8001382:	4b41      	ldr	r3, [pc, #260]	; (8001488 <MX_FREERTOS_Init+0x1e8>)
 8001384:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(DefaultTask, NULL, &defaultTask_attributes);
 8001386:	4a41      	ldr	r2, [pc, #260]	; (800148c <MX_FREERTOS_Init+0x1ec>)
 8001388:	2100      	movs	r1, #0
 800138a:	4841      	ldr	r0, [pc, #260]	; (8001490 <MX_FREERTOS_Init+0x1f0>)
 800138c:	f00d f810 	bl	800e3b0 <osThreadNew>
 8001390:	4602      	mov	r2, r0
 8001392:	4b40      	ldr	r3, [pc, #256]	; (8001494 <MX_FREERTOS_Init+0x1f4>)
 8001394:	601a      	str	r2, [r3, #0]

  /* creation of frontLightsTask */
  frontLightsTaskHandle = osThreadNew(ThreadFrontLightsTask, NULL, &frontLightsTask_attributes);
 8001396:	4a40      	ldr	r2, [pc, #256]	; (8001498 <MX_FREERTOS_Init+0x1f8>)
 8001398:	2100      	movs	r1, #0
 800139a:	4840      	ldr	r0, [pc, #256]	; (800149c <MX_FREERTOS_Init+0x1fc>)
 800139c:	f00d f808 	bl	800e3b0 <osThreadNew>
 80013a0:	4602      	mov	r2, r0
 80013a2:	4b3f      	ldr	r3, [pc, #252]	; (80014a0 <MX_FREERTOS_Init+0x200>)
 80013a4:	601a      	str	r2, [r3, #0]

  /* creation of masterTask */
  masterTaskHandle = osThreadNew(MasterThreadTask, NULL, &masterTask_attributes);
 80013a6:	4a3f      	ldr	r2, [pc, #252]	; (80014a4 <MX_FREERTOS_Init+0x204>)
 80013a8:	2100      	movs	r1, #0
 80013aa:	483f      	ldr	r0, [pc, #252]	; (80014a8 <MX_FREERTOS_Init+0x208>)
 80013ac:	f00d f800 	bl	800e3b0 <osThreadNew>
 80013b0:	4602      	mov	r2, r0
 80013b2:	4b3e      	ldr	r3, [pc, #248]	; (80014ac <MX_FREERTOS_Init+0x20c>)
 80013b4:	601a      	str	r2, [r3, #0]

  /* creation of inertialTask */
  inertialTaskHandle = osThreadNew(InertialSensingTask, NULL, &inertialTask_attributes);
 80013b6:	4a3e      	ldr	r2, [pc, #248]	; (80014b0 <MX_FREERTOS_Init+0x210>)
 80013b8:	2100      	movs	r1, #0
 80013ba:	483e      	ldr	r0, [pc, #248]	; (80014b4 <MX_FREERTOS_Init+0x214>)
 80013bc:	f00c fff8 	bl	800e3b0 <osThreadNew>
 80013c0:	4602      	mov	r2, r0
 80013c2:	4b3d      	ldr	r3, [pc, #244]	; (80014b8 <MX_FREERTOS_Init+0x218>)
 80013c4:	601a      	str	r2, [r3, #0]

  /* creation of pulseTask */
  pulseTaskHandle = osThreadNew(PulseHandlerTask, NULL, &pulseTask_attributes);
 80013c6:	4a3d      	ldr	r2, [pc, #244]	; (80014bc <MX_FREERTOS_Init+0x21c>)
 80013c8:	2100      	movs	r1, #0
 80013ca:	483d      	ldr	r0, [pc, #244]	; (80014c0 <MX_FREERTOS_Init+0x220>)
 80013cc:	f00c fff0 	bl	800e3b0 <osThreadNew>
 80013d0:	4602      	mov	r2, r0
 80013d2:	4b3c      	ldr	r3, [pc, #240]	; (80014c4 <MX_FREERTOS_Init+0x224>)
 80013d4:	601a      	str	r2, [r3, #0]

  /* creation of interProcTask */
  interProcTaskHandle = osThreadNew(InterProcessorTask, NULL, &interProcTask_attributes);
 80013d6:	4a3c      	ldr	r2, [pc, #240]	; (80014c8 <MX_FREERTOS_Init+0x228>)
 80013d8:	2100      	movs	r1, #0
 80013da:	483c      	ldr	r0, [pc, #240]	; (80014cc <MX_FREERTOS_Init+0x22c>)
 80013dc:	f00c ffe8 	bl	800e3b0 <osThreadNew>
 80013e0:	4602      	mov	r2, r0
 80013e2:	4b3b      	ldr	r3, [pc, #236]	; (80014d0 <MX_FREERTOS_Init+0x230>)
 80013e4:	601a      	str	r2, [r3, #0]

  /* creation of blinkTask */
  blinkTaskHandle = osThreadNew(BlinkTask, NULL, &blinkTask_attributes);
 80013e6:	4a3b      	ldr	r2, [pc, #236]	; (80014d4 <MX_FREERTOS_Init+0x234>)
 80013e8:	2100      	movs	r1, #0
 80013ea:	483b      	ldr	r0, [pc, #236]	; (80014d8 <MX_FREERTOS_Init+0x238>)
 80013ec:	f00c ffe0 	bl	800e3b0 <osThreadNew>
 80013f0:	4602      	mov	r2, r0
 80013f2:	4b3a      	ldr	r3, [pc, #232]	; (80014dc <MX_FREERTOS_Init+0x23c>)
 80013f4:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  // ensure binary notification semaphores are initially empty
  osSemaphoreAcquire(locNotifyHandle, 0);
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <MX_FREERTOS_Init+0x184>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2100      	movs	r1, #0
 80013fc:	4618      	mov	r0, r3
 80013fe:	f00d fd01 	bl	800ee04 <osSemaphoreAcquire>
  osSemaphoreAcquire(locCompleteHandle, 0);
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <MX_FREERTOS_Init+0x18c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f00d fcfb 	bl	800ee04 <osSemaphoreAcquire>

   /* add threads, ... */


	/* Init code for STM32_WPAN */
	APPE_Init();
 800140e:	f7ff fdeb 	bl	8000fe8 <APPE_Init>


  /* USER CODE END RTOS_THREADS */

}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	08018ac8 	.word	0x08018ac8
 800141c:	20027bc4 	.word	0x20027bc4
 8001420:	08018ad8 	.word	0x08018ad8
 8001424:	20028008 	.word	0x20028008
 8001428:	08018ae8 	.word	0x08018ae8
 800142c:	20028000 	.word	0x20028000
 8001430:	08018ab8 	.word	0x08018ab8
 8001434:	08003a71 	.word	0x08003a71
 8001438:	20027bb4 	.word	0x20027bb4
 800143c:	080189c8 	.word	0x080189c8
 8001440:	20028014 	.word	0x20028014
 8001444:	080189e0 	.word	0x080189e0
 8001448:	20027bcc 	.word	0x20027bcc
 800144c:	080189f8 	.word	0x080189f8
 8001450:	20027ff8 	.word	0x20027ff8
 8001454:	08018a10 	.word	0x08018a10
 8001458:	20027bd0 	.word	0x20027bd0
 800145c:	08018a28 	.word	0x08018a28
 8001460:	20027bc8 	.word	0x20027bc8
 8001464:	08018a40 	.word	0x08018a40
 8001468:	20027bbc 	.word	0x20027bbc
 800146c:	08018a58 	.word	0x08018a58
 8001470:	20027bd8 	.word	0x20027bd8
 8001474:	08018a70 	.word	0x08018a70
 8001478:	20027ac4 	.word	0x20027ac4
 800147c:	08018a88 	.word	0x08018a88
 8001480:	20027ac8 	.word	0x20027ac8
 8001484:	08018aa0 	.word	0x08018aa0
 8001488:	20027bd4 	.word	0x20027bd4
 800148c:	080188cc 	.word	0x080188cc
 8001490:	080014e1 	.word	0x080014e1
 8001494:	20027bac 	.word	0x20027bac
 8001498:	080188f0 	.word	0x080188f0
 800149c:	08003ebd 	.word	0x08003ebd
 80014a0:	20027bb8 	.word	0x20027bb8
 80014a4:	08018914 	.word	0x08018914
 80014a8:	080042c5 	.word	0x080042c5
 80014ac:	20027ffc 	.word	0x20027ffc
 80014b0:	08018938 	.word	0x08018938
 80014b4:	08003875 	.word	0x08003875
 80014b8:	20028018 	.word	0x20028018
 80014bc:	0801895c 	.word	0x0801895c
 80014c0:	080039e1 	.word	0x080039e1
 80014c4:	2002800c 	.word	0x2002800c
 80014c8:	08018980 	.word	0x08018980
 80014cc:	08003b99 	.word	0x08003b99
 80014d0:	20028004 	.word	0x20028004
 80014d4:	080189a4 	.word	0x080189a4
 80014d8:	080014f1 	.word	0x080014f1
 80014dc:	20027bb0 	.word	0x20027bb0

080014e0 <DefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_DefaultTask */
__weak void DefaultTask(void *argument)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80014e8:	2001      	movs	r0, #1
 80014ea:	f00d f953 	bl	800e794 <osDelay>
 80014ee:	e7fb      	b.n	80014e8 <DefaultTask+0x8>

080014f0 <BlinkTask>:
/**
 * @brief Thread initialization.
 * @param  None
 * @retval None
 */
void BlinkTask(void *argument) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

	uint32_t evt;

	while (1) {
		evt = osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 80014f8:	f04f 32ff 	mov.w	r2, #4294967295
 80014fc:	2100      	movs	r1, #0
 80014fe:	2001      	movs	r0, #1
 8001500:	f00d f8b4 	bl	800e66c <osThreadFlagsWait>
 8001504:	60f8      	str	r0, [r7, #12]

		// if signal was received successfully, start blink task
		if ((evt & 0x00000001U) == 0x00000001U) {
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	2b00      	cmp	r3, #0
 800150e:	d0f3      	beq.n	80014f8 <BlinkTask+0x8>

			// tell other threads that blink has been activated
			osMessageQueueGet(statusQueueHandle, &statusMessage, 0U, osWaitForever);
 8001510:	4b62      	ldr	r3, [pc, #392]	; (800169c <BlinkTask+0x1ac>)
 8001512:	6818      	ldr	r0, [r3, #0]
 8001514:	f04f 33ff 	mov.w	r3, #4294967295
 8001518:	2200      	movs	r2, #0
 800151a:	4961      	ldr	r1, [pc, #388]	; (80016a0 <BlinkTask+0x1b0>)
 800151c:	f00d fe2a 	bl	800f174 <osMessageQueueGet>
			statusMessage.blinkEnabled = 1;
 8001520:	4b5f      	ldr	r3, [pc, #380]	; (80016a0 <BlinkTask+0x1b0>)
 8001522:	2201      	movs	r2, #1
 8001524:	709a      	strb	r2, [r3, #2]
			osMessageQueuePut(statusQueueHandle, (void*) &statusMessage, 0U, 0);
 8001526:	4b5d      	ldr	r3, [pc, #372]	; (800169c <BlinkTask+0x1ac>)
 8001528:	6818      	ldr	r0, [r3, #0]
 800152a:	2300      	movs	r3, #0
 800152c:	2200      	movs	r2, #0
 800152e:	495c      	ldr	r1, [pc, #368]	; (80016a0 <BlinkTask+0x1b0>)
 8001530:	f00d fdac 	bl	800f08c <osMessageQueuePut>

			// start timer and PWM channel for blink LED
			HAL_TIM_Base_Start(&htim2);
 8001534:	485b      	ldr	r0, [pc, #364]	; (80016a4 <BlinkTask+0x1b4>)
 8001536:	f00b fc57 	bl	800cde8 <HAL_TIM_Base_Start>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800153a:	2104      	movs	r1, #4
 800153c:	4859      	ldr	r0, [pc, #356]	; (80016a4 <BlinkTask+0x1b4>)
 800153e:	f00b fd09 	bl	800cf54 <HAL_TIM_PWM_Start>

			// start timer for ADC to sample at 1kHz
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) blink_buffer, sizeof(blink_buffer));
 8001542:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001546:	4958      	ldr	r1, [pc, #352]	; (80016a8 <BlinkTask+0x1b8>)
 8001548:	4858      	ldr	r0, [pc, #352]	; (80016ac <BlinkTask+0x1bc>)
 800154a:	f005 f9c7 	bl	80068dc <HAL_ADC_Start_DMA>
			// message passing until told to stop
			//      note: DMA triggers callback where buffers are switched and the full one
			//      is passed by reference via queue to masterThread for packetization
			while (1) {
				// wait for data ready flag and/or stop task flasg
				evt = osThreadFlagsWait(0x00000006U, osFlagsWaitAny, osWaitForever);
 800154e:	f04f 32ff 	mov.w	r2, #4294967295
 8001552:	2100      	movs	r1, #0
 8001554:	2006      	movs	r0, #6
 8001556:	f00d f889 	bl	800e66c <osThreadFlagsWait>
 800155a:	60f8      	str	r0, [r7, #12]

				if ((evt & 0x00000004U) == 0x00000004U) {
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f003 0304 	and.w	r3, r3, #4
 8001562:	2b00      	cmp	r3, #0
 8001564:	d064      	beq.n	8001630 <BlinkTask+0x140>

					// interpolate timestamps for blink packets
					if (previousTick_ms == 0) {
 8001566:	4b52      	ldr	r3, [pc, #328]	; (80016b0 <BlinkTask+0x1c0>)
 8001568:	edd3 7a00 	vldr	s15, [r3]
 800156c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001574:	d108      	bne.n	8001588 <BlinkTask+0x98>
						previousTick_ms = HAL_GetTick();
 8001576:	f004 fe31 	bl	80061dc <HAL_GetTick>
 800157a:	ee07 0a90 	vmov	s15, r0
 800157e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001582:	4b4b      	ldr	r3, [pc, #300]	; (80016b0 <BlinkTask+0x1c0>)
 8001584:	edc3 7a00 	vstr	s15, [r3]
					}
					tick_ms_diff = (HAL_GetTick() - previousTick_ms) / ((float) BLINK_ITERATOR_COUNT);
 8001588:	f004 fe28 	bl	80061dc <HAL_GetTick>
 800158c:	ee07 0a90 	vmov	s15, r0
 8001590:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001594:	4b46      	ldr	r3, [pc, #280]	; (80016b0 <BlinkTask+0x1c0>)
 8001596:	edd3 7a00 	vldr	s15, [r3]
 800159a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800159e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80015a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015a6:	4b43      	ldr	r3, [pc, #268]	; (80016b4 <BlinkTask+0x1c4>)
 80015a8:	edc3 7a00 	vstr	s15, [r3]

					// because of COAP packet size restrictions, separate blink packet into chunks of size BLINK_PACKET_SIZE
					for (iterator = 0; iterator < BLINK_ITERATOR_COUNT; iterator++) {
 80015ac:	4b42      	ldr	r3, [pc, #264]	; (80016b8 <BlinkTask+0x1c8>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	e039      	b.n	8001628 <BlinkTask+0x138>

						// grab packet of size BLINK_PACKET_SIZE
						memcpy(blinkMsgBuffer_1.data, &(blink_buffer[iterator * BLINK_PACKET_SIZE]), BLINK_PACKET_SIZE);
 80015b4:	4b40      	ldr	r3, [pc, #256]	; (80016b8 <BlinkTask+0x1c8>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2264      	movs	r2, #100	; 0x64
 80015ba:	fb02 f303 	mul.w	r3, r2, r3
 80015be:	4a3a      	ldr	r2, [pc, #232]	; (80016a8 <BlinkTask+0x1b8>)
 80015c0:	4413      	add	r3, r2
 80015c2:	4a3e      	ldr	r2, [pc, #248]	; (80016bc <BlinkTask+0x1cc>)
 80015c4:	4610      	mov	r0, r2
 80015c6:	4619      	mov	r1, r3
 80015c8:	2364      	movs	r3, #100	; 0x64
 80015ca:	461a      	mov	r2, r3
 80015cc:	f015 fb2a 	bl	8016c24 <memcpy>
						blinkMsgBuffer_1.tick_ms = previousTick_ms + tick_ms_diff;
 80015d0:	4b37      	ldr	r3, [pc, #220]	; (80016b0 <BlinkTask+0x1c0>)
 80015d2:	ed93 7a00 	vldr	s14, [r3]
 80015d6:	4b37      	ldr	r3, [pc, #220]	; (80016b4 <BlinkTask+0x1c4>)
 80015d8:	edd3 7a00 	vldr	s15, [r3]
 80015dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015e4:	ee17 2a90 	vmov	r2, s15
 80015e8:	4b34      	ldr	r3, [pc, #208]	; (80016bc <BlinkTask+0x1cc>)
 80015ea:	665a      	str	r2, [r3, #100]	; 0x64
						blinkMsgBuffer_1.payload_ID = payload_ID;
 80015ec:	4b34      	ldr	r3, [pc, #208]	; (80016c0 <BlinkTask+0x1d0>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a32      	ldr	r2, [pc, #200]	; (80016bc <BlinkTask+0x1cc>)
 80015f2:	6693      	str	r3, [r2, #104]	; 0x68

						// add tick cnt
						previousTick_ms = blinkMsgBuffer_1.tick_ms;
 80015f4:	4b31      	ldr	r3, [pc, #196]	; (80016bc <BlinkTask+0x1cc>)
 80015f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80015f8:	ee07 3a90 	vmov	s15, r3
 80015fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001600:	4b2b      	ldr	r3, [pc, #172]	; (80016b0 <BlinkTask+0x1c0>)
 8001602:	edc3 7a00 	vstr	s15, [r3]
						payload_ID++;
 8001606:	4b2e      	ldr	r3, [pc, #184]	; (80016c0 <BlinkTask+0x1d0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	3301      	adds	r3, #1
 800160c:	4a2c      	ldr	r2, [pc, #176]	; (80016c0 <BlinkTask+0x1d0>)
 800160e:	6013      	str	r3, [r2, #0]

						// put into queue
						osMessageQueuePut(blinkMsgQueueHandle, (void*) &blinkMsgBuffer_1, 0U, 0);
 8001610:	4b2c      	ldr	r3, [pc, #176]	; (80016c4 <BlinkTask+0x1d4>)
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	2300      	movs	r3, #0
 8001616:	2200      	movs	r2, #0
 8001618:	4928      	ldr	r1, [pc, #160]	; (80016bc <BlinkTask+0x1cc>)
 800161a:	f00d fd37 	bl	800f08c <osMessageQueuePut>
					for (iterator = 0; iterator < BLINK_ITERATOR_COUNT; iterator++) {
 800161e:	4b26      	ldr	r3, [pc, #152]	; (80016b8 <BlinkTask+0x1c8>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	3301      	adds	r3, #1
 8001624:	4a24      	ldr	r2, [pc, #144]	; (80016b8 <BlinkTask+0x1c8>)
 8001626:	6013      	str	r3, [r2, #0]
 8001628:	4b23      	ldr	r3, [pc, #140]	; (80016b8 <BlinkTask+0x1c8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b09      	cmp	r3, #9
 800162e:	d9c1      	bls.n	80015b4 <BlinkTask+0xc4>
					}
				}

				// stop timer and put thread in idle if signal was reset
				if ((evt & 0x00000002U) == 0x00000002U) {
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d089      	beq.n	800154e <BlinkTask+0x5e>

					HAL_ADC_Stop_DMA(&hadc1);
 800163a:	481c      	ldr	r0, [pc, #112]	; (80016ac <BlinkTask+0x1bc>)
 800163c:	f005 f9d2 	bl	80069e4 <HAL_ADC_Stop_DMA>
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001640:	2104      	movs	r1, #4
 8001642:	4818      	ldr	r0, [pc, #96]	; (80016a4 <BlinkTask+0x1b4>)
 8001644:	f00b fcd0 	bl	800cfe8 <HAL_TIM_PWM_Stop>
					HAL_TIM_Base_Stop(&htim2);
 8001648:	4816      	ldr	r0, [pc, #88]	; (80016a4 <BlinkTask+0x1b4>)
 800164a:	f00b fbf7 	bl	800ce3c <HAL_TIM_Base_Stop>
					previousTick_ms = 0;
 800164e:	4b18      	ldr	r3, [pc, #96]	; (80016b0 <BlinkTask+0x1c0>)
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	601a      	str	r2, [r3, #0]

					/* tell threads that blink is disabled */
					osMessageQueueGet(statusQueueHandle, &statusMessage, 0U, osWaitForever);
 8001656:	4b11      	ldr	r3, [pc, #68]	; (800169c <BlinkTask+0x1ac>)
 8001658:	6818      	ldr	r0, [r3, #0]
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	2200      	movs	r2, #0
 8001660:	490f      	ldr	r1, [pc, #60]	; (80016a0 <BlinkTask+0x1b0>)
 8001662:	f00d fd87 	bl	800f174 <osMessageQueueGet>
					statusMessage.blinkEnabled = 0;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <BlinkTask+0x1b0>)
 8001668:	2200      	movs	r2, #0
 800166a:	709a      	strb	r2, [r3, #2]
					// notify 3D localization thread that blink is deactivating if active
					if (statusMessage.positionEnabled == 1) {
 800166c:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <BlinkTask+0x1b0>)
 800166e:	795b      	ldrb	r3, [r3, #5]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d104      	bne.n	800167e <BlinkTask+0x18e>
						osSemaphoreRelease(locNotifyHandle);
 8001674:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <BlinkTask+0x1d8>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f00d fc29 	bl	800eed0 <osSemaphoreRelease>
					}
					osMessageQueuePut(statusQueueHandle, (void*) &statusMessage, 0U, 0);
 800167e:	4b07      	ldr	r3, [pc, #28]	; (800169c <BlinkTask+0x1ac>)
 8001680:	6818      	ldr	r0, [r3, #0]
 8001682:	2300      	movs	r3, #0
 8001684:	2200      	movs	r2, #0
 8001686:	4906      	ldr	r1, [pc, #24]	; (80016a0 <BlinkTask+0x1b0>)
 8001688:	f00d fd00 	bl	800f08c <osMessageQueuePut>

					// empty queue
					osMessageQueueReset(blinkMsgQueueHandle);
 800168c:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <BlinkTask+0x1d4>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f00d fde1 	bl	800f258 <osMessageQueueReset>

					break;
 8001696:	bf00      	nop
		evt = osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8001698:	e72e      	b.n	80014f8 <BlinkTask+0x8>
 800169a:	bf00      	nop
 800169c:	20027bd4 	.word	0x20027bd4
 80016a0:	20028020 	.word	0x20028020
 80016a4:	20028784 	.word	0x20028784
 80016a8:	200002ec 	.word	0x200002ec
 80016ac:	200279f8 	.word	0x200279f8
 80016b0:	20000ac4 	.word	0x20000ac4
 80016b4:	20000ac8 	.word	0x20000ac8
 80016b8:	20000ac0 	.word	0x20000ac0
 80016bc:	20000280 	.word	0x20000280
 80016c0:	20000abc 	.word	0x20000abc
 80016c4:	20028014 	.word	0x20028014
 80016c8:	20028008 	.word	0x20028008

080016cc <HAL_ADC_ConvCpltCallback>:
//volatile uint8_t i = 0;
//void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc) {
//	i++;
//}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	blink_ptr = &blink_buffer[BLINK_HALF_BUFFER_SIZE];
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <HAL_ADC_ConvCpltCallback+0x24>)
 80016d6:	4a07      	ldr	r2, [pc, #28]	; (80016f4 <HAL_ADC_ConvCpltCallback+0x28>)
 80016d8:	601a      	str	r2, [r3, #0]
	osThreadFlagsSet(blinkTaskHandle, 0x00000004U);
 80016da:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <HAL_ADC_ConvCpltCallback+0x2c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2104      	movs	r1, #4
 80016e0:	4618      	mov	r0, r3
 80016e2:	f00c ff11 	bl	800e508 <osThreadFlagsSet>

}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	2002801c 	.word	0x2002801c
 80016f4:	200006d4 	.word	0x200006d4
 80016f8:	20027bb0 	.word	0x20027bb0

080016fc <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	blink_ptr = blink_buffer;
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 8001706:	4a07      	ldr	r2, [pc, #28]	; (8001724 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8001708:	601a      	str	r2, [r3, #0]
	osThreadFlagsSet(blinkTaskHandle, 0x00000004U);
 800170a:	4b07      	ldr	r3, [pc, #28]	; (8001728 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2104      	movs	r1, #4
 8001710:	4618      	mov	r0, r3
 8001712:	f00c fef9 	bl	800e508 <osThreadFlagsSet>

}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	2002801c 	.word	0x2002801c
 8001724:	200002ec 	.word	0x200002ec
 8001728:	20027bb0 	.word	0x20027bb0

0800172c <LL_AHB2_GRP1_EnableClock>:
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001734:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001738:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800173a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4313      	orrs	r3, r2
 8001742:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001748:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4013      	ands	r3, r2
 800174e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001750:	68fb      	ldr	r3, [r7, #12]
}
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8001764:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <MX_COMP1_Init+0x50>)
 8001766:	4a13      	ldr	r2, [pc, #76]	; (80017b4 <MX_COMP1_Init+0x54>)
 8001768:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_1_2VREFINT;
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <MX_COMP1_Init+0x50>)
 800176c:	4a12      	ldr	r2, [pc, #72]	; (80017b8 <MX_COMP1_Init+0x58>)
 800176e:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO3;
 8001770:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <MX_COMP1_Init+0x50>)
 8001772:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001776:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001778:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <MX_COMP1_Init+0x50>)
 800177a:	2200      	movs	r2, #0
 800177c:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <MX_COMP1_Init+0x50>)
 8001780:	2200      	movs	r2, #0
 8001782:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001784:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <MX_COMP1_Init+0x50>)
 8001786:	2200      	movs	r2, #0
 8001788:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <MX_COMP1_Init+0x50>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8001790:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <MX_COMP1_Init+0x50>)
 8001792:	2200      	movs	r2, #0
 8001794:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <MX_COMP1_Init+0x50>)
 8001798:	2231      	movs	r2, #49	; 0x31
 800179a:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800179c:	4804      	ldr	r0, [pc, #16]	; (80017b0 <MX_COMP1_Init+0x50>)
 800179e:	f005 ff87 	bl	80076b0 <HAL_COMP_Init>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_COMP1_Init+0x4c>
  {
    Error_Handler();
 80017a8:	f002 fd84 	bl	80042b4 <Error_Handler>
  }

}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	20028028 	.word	0x20028028
 80017b4:	40010200 	.word	0x40010200
 80017b8:	00c00010 	.word	0x00c00010

080017bc <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b088      	sub	sp, #32
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a0f      	ldr	r2, [pc, #60]	; (8001818 <HAL_COMP_MspInit+0x5c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d117      	bne.n	800180e <HAL_COMP_MspInit+0x52>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017de:	2001      	movs	r0, #1
 80017e0:	f7ff ffa4 	bl	800172c <LL_AHB2_GRP1_EnableClock>
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = LH_SIG_Pin;
 80017e4:	2302      	movs	r3, #2
 80017e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017e8:	2303      	movs	r3, #3
 80017ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(LH_SIG_GPIO_Port, &GPIO_InitStruct);
 80017f0:	f107 030c 	add.w	r3, r7, #12
 80017f4:	4619      	mov	r1, r3
 80017f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017fa:	f006 ff8d 	bl	8008718 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP_IRQn, 5, 0);
 80017fe:	2200      	movs	r2, #0
 8001800:	2105      	movs	r1, #5
 8001802:	2016      	movs	r0, #22
 8001804:	f006 fa1d 	bl	8007c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP_IRQn);
 8001808:	2016      	movs	r0, #22
 800180a:	f006 fa34 	bl	8007c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 800180e:	bf00      	nop
 8001810:	3720      	adds	r7, #32
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40010200 	.word	0x40010200

0800181c <process_pulse_lengths>:
    kPhaseFixAcquired = 4,
    kPhaseFixFinal = 16,
};

//length of pulse_lens is num_base_stations
void process_pulse_lengths(CyclePhaseClassifier * self, uint32_t cycle_idx, const uint16_t *pulse_lens){
 800181c:	b480      	push	{r7}
 800181e:	b089      	sub	sp, #36	; 0x24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
	int cur_phase_id = -1;
 8001828:	f04f 33ff 	mov.w	r3, #4294967295
 800182c:	61fb      	str	r3, [r7, #28]
	if(pulse_lens[0] > 0 && pulse_lens[1] > 0){
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d02a      	beq.n	800188c <process_pulse_lengths+0x70>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3302      	adds	r3, #2
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d025      	beq.n	800188c <process_pulse_lengths+0x70>
		uint8_t cur_more = pulse_lens[0] > pulse_lens[1];
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	881a      	ldrh	r2, [r3, #0]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3302      	adds	r3, #2
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	429a      	cmp	r2, r3
 800184c:	bf8c      	ite	hi
 800184e:	2301      	movhi	r3, #1
 8001850:	2300      	movls	r3, #0
 8001852:	b2db      	uxtb	r3, r3
 8001854:	76fb      	strb	r3, [r7, #27]
        if (cycle_idx == self->prev_full_cycle_idx_ + 1) {
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	3301      	adds	r3, #1
 800185c:	68ba      	ldr	r2, [r7, #8]
 800185e:	429a      	cmp	r2, r3
 8001860:	d10e      	bne.n	8001880 <process_pulse_lengths+0x64>
            // To get current phase, we use simple fact that in phases 0 and 1, first pulse is shorter than the second,
            // and in phases 2, 3 it is longer. This allows us to estimate current phase using comparison between
            // the pair of pulses in current cycle (cur_more) and the previous one.
            self->phase_history_ = (self->phase_history_ << 1) | cur_more;  // phase_history_ keeps a bit for each pulse comparison.
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	005a      	lsls	r2, r3, #1
 8001868:	7efb      	ldrb	r3, [r7, #27]
 800186a:	431a      	orrs	r2, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	605a      	str	r2, [r3, #4]
            static const char phases[4] = {1, 2, 0, 3};
            cur_phase_id = phases[self->phase_history_ & 0x3];  // 2 least significant bits give us enough info to get phase.
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 0303 	and.w	r3, r3, #3
 8001878:	4a1c      	ldr	r2, [pc, #112]	; (80018ec <process_pulse_lengths+0xd0>)
 800187a:	5cd3      	ldrb	r3, [r2, r3]
 800187c:	61fb      	str	r3, [r7, #28]
 800187e:	e002      	b.n	8001886 <process_pulse_lengths+0x6a>
            //UART_Print_int32_t(cur_phase_id);
        }
        else {
            self->phase_history_ = cur_more;
 8001880:	7efa      	ldrb	r2, [r7, #27]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	605a      	str	r2, [r3, #4]
        }
        self->prev_full_cycle_idx_ = cycle_idx;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	68ba      	ldr	r2, [r7, #8]
 800188a:	601a      	str	r2, [r3, #0]
	}

    // If we haven't achieved final fix yet, check the cur_phase_id is as expected.
    if (cur_phase_id >= 0 && self->fix_level_ < kPhaseFixFinal) {
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	2b00      	cmp	r3, #0
 8001890:	db26      	blt.n	80018e0 <process_pulse_lengths+0xc4>
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	2b0f      	cmp	r3, #15
 8001898:	dc22      	bgt.n	80018e0 <process_pulse_lengths+0xc4>
        if (self->fix_level_ == kPhaseFixNone) {
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10a      	bne.n	80018b8 <process_pulse_lengths+0x9c>
            // Use current phase_id as the candidate.
            self->fix_level_ = kPhaseFixCandidate;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2201      	movs	r2, #1
 80018a6:	609a      	str	r2, [r3, #8]
            self->phase_shift_ = (cur_phase_id - cycle_idx) & 0x3;
 80018a8:	69fa      	ldr	r2, [r7, #28]
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	f003 0203 	and.w	r2, r3, #3
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	60da      	str	r2, [r3, #12]
            // Either add or remove confidence that the phase_shift_ is correct.
            int expected_phase_id = (cycle_idx + self->phase_shift_) & 0x3;
            self->fix_level_ += (cur_phase_id == expected_phase_id) ? +1 : -1;
        }
    }
}
 80018b6:	e013      	b.n	80018e0 <process_pulse_lengths+0xc4>
            int expected_phase_id = (cycle_idx + self->phase_shift_) & 0x3;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	68da      	ldr	r2, [r3, #12]
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	4413      	add	r3, r2
 80018c0:	f003 0303 	and.w	r3, r3, #3
 80018c4:	617b      	str	r3, [r7, #20]
            self->fix_level_ += (cur_phase_id == expected_phase_id) ? +1 : -1;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	69f9      	ldr	r1, [r7, #28]
 80018cc:	697a      	ldr	r2, [r7, #20]
 80018ce:	4291      	cmp	r1, r2
 80018d0:	d101      	bne.n	80018d6 <process_pulse_lengths+0xba>
 80018d2:	2201      	movs	r2, #1
 80018d4:	e001      	b.n	80018da <process_pulse_lengths+0xbe>
 80018d6:	f04f 32ff 	mov.w	r2, #4294967295
 80018da:	441a      	add	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	609a      	str	r2, [r3, #8]
}
 80018e0:	bf00      	nop
 80018e2:	3724      	adds	r7, #36	; 0x24
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	08018af8 	.word	0x08018af8

080018f0 <get_phase>:
float expected_pulse_len(CyclePhaseClassifier * self, uint8_t skip, uint8_t data, uint8_t axis) {
    // See https://github.com/nairol/LighthouseRedox/blob/master/docs/Light%20Emissions.md
    return self->pulse_base_len_ + (skip << 2 | data << 1 | axis) * 10.416f;
}

int get_phase(CyclePhaseClassifier * self, uint32_t cycle_idx) {
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
    if (self->fix_level_ >= kPhaseFixAcquired) {
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	2b03      	cmp	r3, #3
 8001900:	dd06      	ble.n	8001910 <get_phase+0x20>
        return (cycle_idx + self->phase_shift_) & 0x3;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68da      	ldr	r2, [r3, #12]
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	4413      	add	r3, r2
 800190a:	f003 0303 	and.w	r3, r3, #3
 800190e:	e001      	b.n	8001914 <get_phase+0x24>
    } else {
        return -1;
 8001910:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8001914:	4618      	mov	r0, r3
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <reset>:

void reset(CyclePhaseClassifier * self) {
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
    self->fix_level_ = kPhaseFixNone;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
    self->prev_full_cycle_idx_ = -1;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f04f 32ff 	mov.w	r2, #4294967295
 8001934:	601a      	str	r2, [r3, #0]
    self->pulse_base_len_ = 62.5f;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a05      	ldr	r2, [pc, #20]	; (8001950 <reset+0x30>)
 800193a:	611a      	str	r2, [r3, #16]
    self->phase_history_ = 0;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	605a      	str	r2, [r3, #4]
}
 8001942:	bf00      	nop
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	427a0000 	.word	0x427a0000

08001954 <LL_AHB1_GRP1_EnableClock>:
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800195c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001960:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001962:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4313      	orrs	r3, r2
 800196a:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800196c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001970:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4013      	ands	r3, r2
 8001976:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001978:	68fb      	ldr	r3, [r7, #12]
}
 800197a:	bf00      	nop
 800197c:	3714      	adds	r7, #20
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001986:	b580      	push	{r7, lr}
 8001988:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800198a:	2004      	movs	r0, #4
 800198c:	f7ff ffe2 	bl	8001954 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001990:	2001      	movs	r0, #1
 8001992:	f7ff ffdf 	bl	8001954 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001996:	2200      	movs	r2, #0
 8001998:	2105      	movs	r1, #5
 800199a:	200b      	movs	r0, #11
 800199c:	f006 f951 	bl	8007c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80019a0:	200b      	movs	r0, #11
 80019a2:	f006 f968 	bl	8007c76 <HAL_NVIC_EnableIRQ>

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
	...

080019ac <IMU_dataAvailable>:
//}

//Updates the latest variables if possible
//Returns false if new readings are not available
bool IMU_dataAvailable(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is not set, then we'll rely on receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (_int != 255)
 80019b0:	4b17      	ldr	r3, [pc, #92]	; (8001a10 <IMU_dataAvailable+0x64>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2bff      	cmp	r3, #255	; 0xff
 80019b6:	d00d      	beq.n	80019d4 <IMU_dataAvailable+0x28>
	{
		if( HAL_GPIO_ReadPin(_intPort, _int) == GPIO_PIN_SET)
 80019b8:	4b16      	ldr	r3, [pc, #88]	; (8001a14 <IMU_dataAvailable+0x68>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	4b14      	ldr	r3, [pc, #80]	; (8001a10 <IMU_dataAvailable+0x64>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	4619      	mov	r1, r3
 80019c4:	4610      	mov	r0, r2
 80019c6:	f007 f817 	bl	80089f8 <HAL_GPIO_ReadPin>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d101      	bne.n	80019d4 <IMU_dataAvailable+0x28>
			return (false);
 80019d0:	2300      	movs	r3, #0
 80019d2:	e01b      	b.n	8001a0c <IMU_dataAvailable+0x60>
//			return (false);
	}

//	if(HAL_GPIO_ReadPin(_intPort, _int) == GPIO_PIN_SET)
//	{
	if (IMU_receivePacket() == true)
 80019d4:	f000 fb3c 	bl	8002050 <IMU_receivePacket>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d015      	beq.n	8001a0a <IMU_dataAvailable+0x5e>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <IMU_dataAvailable+0x6c>)
 80019e0:	789b      	ldrb	r3, [r3, #2]
 80019e2:	2203      	movs	r2, #3
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d107      	bne.n	80019f8 <IMU_dataAvailable+0x4c>
 80019e8:	4b0c      	ldr	r3, [pc, #48]	; (8001a1c <IMU_dataAvailable+0x70>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2bfb      	cmp	r3, #251	; 0xfb
 80019ee:	d103      	bne.n	80019f8 <IMU_dataAvailable+0x4c>
		{
			IMU_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 80019f0:	f000 f832 	bl	8001a58 <IMU_parseInputReport>
			return (true);
 80019f4:	2301      	movs	r3, #1
 80019f6:	e009      	b.n	8001a0c <IMU_dataAvailable+0x60>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 80019f8:	4b07      	ldr	r3, [pc, #28]	; (8001a18 <IMU_dataAvailable+0x6c>)
 80019fa:	789b      	ldrb	r3, [r3, #2]
 80019fc:	2202      	movs	r2, #2
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d103      	bne.n	8001a0a <IMU_dataAvailable+0x5e>
		{
			IMU_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8001a02:	f000 f80d 	bl	8001a20 <IMU_parseCommandReport>
			return (true);
 8001a06:	2301      	movs	r3, #1
 8001a08:	e000      	b.n	8001a0c <IMU_dataAvailable+0x60>
		}
	}
//	}
	return (false);
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	200280aa 	.word	0x200280aa
 8001a14:	20028170 	.word	0x20028170
 8001a18:	20028058 	.word	0x20028058
 8001a1c:	200280e8 	.word	0x200280e8

08001a20 <IMU_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void IMU_parseCommandReport(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8001a26:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <IMU_parseCommandReport+0x30>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2bf1      	cmp	r3, #241	; 0xf1
 8001a2c:	d109      	bne.n	8001a42 <IMU_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 8001a2e:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <IMU_parseCommandReport+0x30>)
 8001a30:	789b      	ldrb	r3, [r3, #2]
 8001a32:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	2b07      	cmp	r3, #7
 8001a38:	d103      	bne.n	8001a42 <IMU_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5 + 0]; //R0 - Status (0 = success, non-zero = fail)
 8001a3a:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <IMU_parseCommandReport+0x30>)
 8001a3c:	795a      	ldrb	r2, [r3, #5]
 8001a3e:	4b05      	ldr	r3, [pc, #20]	; (8001a54 <IMU_parseCommandReport+0x34>)
 8001a40:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	200280e8 	.word	0x200280e8
 8001a54:	2002819b 	.word	0x2002819b

08001a58 <IMU_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void IMU_parseInputReport(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 8001a5e:	4b96      	ldr	r3, [pc, #600]	; (8001cb8 <IMU_parseInputReport+0x260>)
 8001a60:	785b      	ldrb	r3, [r3, #1]
 8001a62:	021b      	lsls	r3, r3, #8
 8001a64:	b21a      	sxth	r2, r3
 8001a66:	4b94      	ldr	r3, [pc, #592]	; (8001cb8 <IMU_parseInputReport+0x260>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b21b      	sxth	r3, r3
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 8001a70:	8a3b      	ldrh	r3, [r7, #16]
 8001a72:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001a76:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8001a78:	8a3b      	ldrh	r3, [r7, #16]
 8001a7a:	3b04      	subs	r3, #4
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | ((uint32_t)shtpData[3] << (8 * 2)) | ((uint32_t)shtpData[2] << (8 * 1)) | ((uint32_t)shtpData[1] << (8 * 0));
 8001a80:	4b8e      	ldr	r3, [pc, #568]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001a82:	791b      	ldrb	r3, [r3, #4]
 8001a84:	061a      	lsls	r2, r3, #24
 8001a86:	4b8d      	ldr	r3, [pc, #564]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001a88:	78db      	ldrb	r3, [r3, #3]
 8001a8a:	041b      	lsls	r3, r3, #16
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	4b8b      	ldr	r3, [pc, #556]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001a90:	789b      	ldrb	r3, [r3, #2]
 8001a92:	021b      	lsls	r3, r3, #8
 8001a94:	4313      	orrs	r3, r2
 8001a96:	4a89      	ldr	r2, [pc, #548]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001a98:	7852      	ldrb	r2, [r2, #1]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	4a88      	ldr	r2, [pc, #544]	; (8001cc0 <IMU_parseInputReport+0x268>)
 8001a9e:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[5 + 2] & 0x03; //Get status bits
 8001aa0:	4b86      	ldr	r3, [pc, #536]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001aa2:	79db      	ldrb	r3, [r3, #7]
 8001aa4:	f003 0303 	and.w	r3, r3, #3
 8001aa8:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[5 + 5] << 8 | shtpData[5 + 4];
 8001aaa:	4b84      	ldr	r3, [pc, #528]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001aac:	7a9b      	ldrb	r3, [r3, #10]
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	b21a      	sxth	r2, r3
 8001ab2:	4b82      	ldr	r3, [pc, #520]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001ab4:	7a5b      	ldrb	r3, [r3, #9]
 8001ab6:	b21b      	sxth	r3, r3
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	b21b      	sxth	r3, r3
 8001abc:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[5 + 7] << 8 | shtpData[5 + 6];
 8001abe:	4b7f      	ldr	r3, [pc, #508]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001ac0:	7b1b      	ldrb	r3, [r3, #12]
 8001ac2:	021b      	lsls	r3, r3, #8
 8001ac4:	b21a      	sxth	r2, r3
 8001ac6:	4b7d      	ldr	r3, [pc, #500]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001ac8:	7adb      	ldrb	r3, [r3, #11]
 8001aca:	b21b      	sxth	r3, r3
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b21b      	sxth	r3, r3
 8001ad0:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[5 + 9] << 8 | shtpData[5 + 8];
 8001ad2:	4b7a      	ldr	r3, [pc, #488]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001ad4:	7b9b      	ldrb	r3, [r3, #14]
 8001ad6:	021b      	lsls	r3, r3, #8
 8001ad8:	b21a      	sxth	r2, r3
 8001ada:	4b78      	ldr	r3, [pc, #480]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001adc:	7b5b      	ldrb	r3, [r3, #13]
 8001ade:	b21b      	sxth	r3, r3
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	b21b      	sxth	r3, r3
 8001ae4:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0; //We would need to change this to uin32_t to capture time stamp value on Raw Accel/Gyro/Mag reports
 8001aea:	2300      	movs	r3, #0
 8001aec:	82bb      	strh	r3, [r7, #20]

	if (dataLength - 5 > 9)
 8001aee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001af2:	3b05      	subs	r3, #5
 8001af4:	2b09      	cmp	r3, #9
 8001af6:	dd09      	ble.n	8001b0c <IMU_parseInputReport+0xb4>
	{
		data4 = (uint16_t)shtpData[5 + 11] << 8 | shtpData[5 + 10];
 8001af8:	4b70      	ldr	r3, [pc, #448]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001afa:	7c1b      	ldrb	r3, [r3, #16]
 8001afc:	021b      	lsls	r3, r3, #8
 8001afe:	b21a      	sxth	r2, r3
 8001b00:	4b6e      	ldr	r3, [pc, #440]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001b02:	7bdb      	ldrb	r3, [r3, #15]
 8001b04:	b21b      	sxth	r3, r3
 8001b06:	4313      	orrs	r3, r2
 8001b08:	b21b      	sxth	r3, r3
 8001b0a:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength - 5 > 11)
 8001b0c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001b10:	3b05      	subs	r3, #5
 8001b12:	2b0b      	cmp	r3, #11
 8001b14:	dd09      	ble.n	8001b2a <IMU_parseInputReport+0xd2>
	{
		data5 = (uint16_t)shtpData[5 + 13] << 8 | shtpData[5 + 12];
 8001b16:	4b69      	ldr	r3, [pc, #420]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001b18:	7c9b      	ldrb	r3, [r3, #18]
 8001b1a:	021b      	lsls	r3, r3, #8
 8001b1c:	b21a      	sxth	r2, r3
 8001b1e:	4b67      	ldr	r3, [pc, #412]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001b20:	7c5b      	ldrb	r3, [r3, #17]
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	4313      	orrs	r3, r2
 8001b26:	b21b      	sxth	r3, r3
 8001b28:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	if (shtpData[5] == SENSOR_REPORTID_ACCELEROMETER)
 8001b2a:	4b64      	ldr	r3, [pc, #400]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001b2c:	795b      	ldrb	r3, [r3, #5]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d10d      	bne.n	8001b4e <IMU_parseInputReport+0xf6>
	{
		accelAccuracy = status;
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	4b63      	ldr	r3, [pc, #396]	; (8001cc4 <IMU_parseInputReport+0x26c>)
 8001b38:	801a      	strh	r2, [r3, #0]
		rawAccelX = data1;
 8001b3a:	4a63      	ldr	r2, [pc, #396]	; (8001cc8 <IMU_parseInputReport+0x270>)
 8001b3c:	89bb      	ldrh	r3, [r7, #12]
 8001b3e:	8013      	strh	r3, [r2, #0]
		rawAccelY = data2;
 8001b40:	4a62      	ldr	r2, [pc, #392]	; (8001ccc <IMU_parseInputReport+0x274>)
 8001b42:	897b      	ldrh	r3, [r7, #10]
 8001b44:	8013      	strh	r3, [r2, #0]
		rawAccelZ = data3;
 8001b46:	4a62      	ldr	r2, [pc, #392]	; (8001cd0 <IMU_parseInputReport+0x278>)
 8001b48:	893b      	ldrh	r3, [r7, #8]
 8001b4a:	8013      	strh	r3, [r2, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001b4c:	e16a      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_LINEAR_ACCELERATION)
 8001b4e:	4b5b      	ldr	r3, [pc, #364]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001b50:	795b      	ldrb	r3, [r3, #5]
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d10d      	bne.n	8001b72 <IMU_parseInputReport+0x11a>
		accelLinAccuracy = status;
 8001b56:	7bfb      	ldrb	r3, [r7, #15]
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	4b5e      	ldr	r3, [pc, #376]	; (8001cd4 <IMU_parseInputReport+0x27c>)
 8001b5c:	801a      	strh	r2, [r3, #0]
		rawLinAccelX = data1;
 8001b5e:	4a5e      	ldr	r2, [pc, #376]	; (8001cd8 <IMU_parseInputReport+0x280>)
 8001b60:	89bb      	ldrh	r3, [r7, #12]
 8001b62:	8013      	strh	r3, [r2, #0]
		rawLinAccelY = data2;
 8001b64:	4a5d      	ldr	r2, [pc, #372]	; (8001cdc <IMU_parseInputReport+0x284>)
 8001b66:	897b      	ldrh	r3, [r7, #10]
 8001b68:	8013      	strh	r3, [r2, #0]
		rawLinAccelZ = data3;
 8001b6a:	4a5d      	ldr	r2, [pc, #372]	; (8001ce0 <IMU_parseInputReport+0x288>)
 8001b6c:	893b      	ldrh	r3, [r7, #8]
 8001b6e:	8013      	strh	r3, [r2, #0]
}
 8001b70:	e158      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_GYROSCOPE)
 8001b72:	4b52      	ldr	r3, [pc, #328]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001b74:	795b      	ldrb	r3, [r3, #5]
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d10d      	bne.n	8001b96 <IMU_parseInputReport+0x13e>
		gyroAccuracy = status;
 8001b7a:	7bfb      	ldrb	r3, [r7, #15]
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	4b59      	ldr	r3, [pc, #356]	; (8001ce4 <IMU_parseInputReport+0x28c>)
 8001b80:	801a      	strh	r2, [r3, #0]
		rawGyroX = data1;
 8001b82:	4a59      	ldr	r2, [pc, #356]	; (8001ce8 <IMU_parseInputReport+0x290>)
 8001b84:	89bb      	ldrh	r3, [r7, #12]
 8001b86:	8013      	strh	r3, [r2, #0]
		rawGyroY = data2;
 8001b88:	4a58      	ldr	r2, [pc, #352]	; (8001cec <IMU_parseInputReport+0x294>)
 8001b8a:	897b      	ldrh	r3, [r7, #10]
 8001b8c:	8013      	strh	r3, [r2, #0]
		rawGyroZ = data3;
 8001b8e:	4a58      	ldr	r2, [pc, #352]	; (8001cf0 <IMU_parseInputReport+0x298>)
 8001b90:	893b      	ldrh	r3, [r7, #8]
 8001b92:	8013      	strh	r3, [r2, #0]
}
 8001b94:	e146      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_MAGNETIC_FIELD)
 8001b96:	4b49      	ldr	r3, [pc, #292]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001b98:	795b      	ldrb	r3, [r3, #5]
 8001b9a:	2b03      	cmp	r3, #3
 8001b9c:	d10d      	bne.n	8001bba <IMU_parseInputReport+0x162>
		magAccuracy = status;
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	4b54      	ldr	r3, [pc, #336]	; (8001cf4 <IMU_parseInputReport+0x29c>)
 8001ba4:	801a      	strh	r2, [r3, #0]
		rawMagX = data1;
 8001ba6:	4a54      	ldr	r2, [pc, #336]	; (8001cf8 <IMU_parseInputReport+0x2a0>)
 8001ba8:	89bb      	ldrh	r3, [r7, #12]
 8001baa:	8013      	strh	r3, [r2, #0]
		rawMagY = data2;
 8001bac:	4a53      	ldr	r2, [pc, #332]	; (8001cfc <IMU_parseInputReport+0x2a4>)
 8001bae:	897b      	ldrh	r3, [r7, #10]
 8001bb0:	8013      	strh	r3, [r2, #0]
		rawMagZ = data3;
 8001bb2:	4a53      	ldr	r2, [pc, #332]	; (8001d00 <IMU_parseInputReport+0x2a8>)
 8001bb4:	893b      	ldrh	r3, [r7, #8]
 8001bb6:	8013      	strh	r3, [r2, #0]
}
 8001bb8:	e134      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_ROTATION_VECTOR || shtpData[5] == SENSOR_REPORTID_GAME_ROTATION_VECTOR)
 8001bba:	4b40      	ldr	r3, [pc, #256]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001bbc:	795b      	ldrb	r3, [r3, #5]
 8001bbe:	2b05      	cmp	r3, #5
 8001bc0:	d003      	beq.n	8001bca <IMU_parseInputReport+0x172>
 8001bc2:	4b3e      	ldr	r3, [pc, #248]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001bc4:	795b      	ldrb	r3, [r3, #5]
 8001bc6:	2b08      	cmp	r3, #8
 8001bc8:	d166      	bne.n	8001c98 <IMU_parseInputReport+0x240>
		rotSample.tick_ms = HAL_GetTick();
 8001bca:	f004 fb07 	bl	80061dc <HAL_GetTick>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	4b4c      	ldr	r3, [pc, #304]	; (8001d04 <IMU_parseInputReport+0x2ac>)
 8001bd2:	615a      	str	r2, [r3, #20]
		rotSample.quatI =  IMU_qToFloat(data1, rotationVector_Q1);;
 8001bd4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001bd8:	4b4b      	ldr	r3, [pc, #300]	; (8001d08 <IMU_parseInputReport+0x2b0>)
 8001bda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	4619      	mov	r1, r3
 8001be2:	4610      	mov	r0, r2
 8001be4:	f000 f964 	bl	8001eb0 <IMU_qToFloat>
 8001be8:	eef0 7a40 	vmov.f32	s15, s0
 8001bec:	4b45      	ldr	r3, [pc, #276]	; (8001d04 <IMU_parseInputReport+0x2ac>)
 8001bee:	edc3 7a00 	vstr	s15, [r3]
		rotSample.quatJ =  IMU_qToFloat(data2, rotationVector_Q1);;
 8001bf2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001bf6:	4b44      	ldr	r3, [pc, #272]	; (8001d08 <IMU_parseInputReport+0x2b0>)
 8001bf8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4610      	mov	r0, r2
 8001c02:	f000 f955 	bl	8001eb0 <IMU_qToFloat>
 8001c06:	eef0 7a40 	vmov.f32	s15, s0
 8001c0a:	4b3e      	ldr	r3, [pc, #248]	; (8001d04 <IMU_parseInputReport+0x2ac>)
 8001c0c:	edc3 7a01 	vstr	s15, [r3, #4]
		rotSample.quatK =  IMU_qToFloat(data3, rotationVector_Q1);;
 8001c10:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001c14:	4b3c      	ldr	r3, [pc, #240]	; (8001d08 <IMU_parseInputReport+0x2b0>)
 8001c16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4610      	mov	r0, r2
 8001c20:	f000 f946 	bl	8001eb0 <IMU_qToFloat>
 8001c24:	eef0 7a40 	vmov.f32	s15, s0
 8001c28:	4b36      	ldr	r3, [pc, #216]	; (8001d04 <IMU_parseInputReport+0x2ac>)
 8001c2a:	edc3 7a02 	vstr	s15, [r3, #8]
		rotSample.quatReal = IMU_qToFloat(data4, rotationVector_Q1);
 8001c2e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001c32:	4b35      	ldr	r3, [pc, #212]	; (8001d08 <IMU_parseInputReport+0x2b0>)
 8001c34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	f000 f937 	bl	8001eb0 <IMU_qToFloat>
 8001c42:	eef0 7a40 	vmov.f32	s15, s0
 8001c46:	4b2f      	ldr	r3, [pc, #188]	; (8001d04 <IMU_parseInputReport+0x2ac>)
 8001c48:	edc3 7a03 	vstr	s15, [r3, #12]
		rotSample.quatRadianAccuracy = IMU_qToFloat(data5, 12);
 8001c4c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c50:	210c      	movs	r1, #12
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 f92c 	bl	8001eb0 <IMU_qToFloat>
 8001c58:	eef0 7a40 	vmov.f32	s15, s0
 8001c5c:	4b29      	ldr	r3, [pc, #164]	; (8001d04 <IMU_parseInputReport+0x2ac>)
 8001c5e:	edc3 7a04 	vstr	s15, [r3, #16]
		osMessageQueuePut(rotationSampleQueueHandle, &rotSample, 0U, 0);
 8001c62:	4b2a      	ldr	r3, [pc, #168]	; (8001d0c <IMU_parseInputReport+0x2b4>)
 8001c64:	6818      	ldr	r0, [r3, #0]
 8001c66:	2300      	movs	r3, #0
 8001c68:	2200      	movs	r2, #0
 8001c6a:	4926      	ldr	r1, [pc, #152]	; (8001d04 <IMU_parseInputReport+0x2ac>)
 8001c6c:	f00d fa0e 	bl	800f08c <osMessageQueuePut>
		quatAccuracy = status;
 8001c70:	7bfb      	ldrb	r3, [r7, #15]
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	4b26      	ldr	r3, [pc, #152]	; (8001d10 <IMU_parseInputReport+0x2b8>)
 8001c76:	801a      	strh	r2, [r3, #0]
		rawQuatI = data1;
 8001c78:	4a26      	ldr	r2, [pc, #152]	; (8001d14 <IMU_parseInputReport+0x2bc>)
 8001c7a:	89bb      	ldrh	r3, [r7, #12]
 8001c7c:	8013      	strh	r3, [r2, #0]
		rawQuatJ = data2;
 8001c7e:	4a26      	ldr	r2, [pc, #152]	; (8001d18 <IMU_parseInputReport+0x2c0>)
 8001c80:	897b      	ldrh	r3, [r7, #10]
 8001c82:	8013      	strh	r3, [r2, #0]
		rawQuatK = data3;
 8001c84:	4a25      	ldr	r2, [pc, #148]	; (8001d1c <IMU_parseInputReport+0x2c4>)
 8001c86:	893b      	ldrh	r3, [r7, #8]
 8001c88:	8013      	strh	r3, [r2, #0]
		rawQuatReal = data4;
 8001c8a:	4a25      	ldr	r2, [pc, #148]	; (8001d20 <IMU_parseInputReport+0x2c8>)
 8001c8c:	8afb      	ldrh	r3, [r7, #22]
 8001c8e:	8013      	strh	r3, [r2, #0]
		rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 8001c90:	4a24      	ldr	r2, [pc, #144]	; (8001d24 <IMU_parseInputReport+0x2cc>)
 8001c92:	8abb      	ldrh	r3, [r7, #20]
 8001c94:	8013      	strh	r3, [r2, #0]
}
 8001c96:	e0c5      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_STEP_COUNTER)
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <IMU_parseInputReport+0x264>)
 8001c9a:	795b      	ldrb	r3, [r3, #5]
 8001c9c:	2b11      	cmp	r3, #17
 8001c9e:	d147      	bne.n	8001d30 <IMU_parseInputReport+0x2d8>
		stepSample.tick_ms = HAL_GetTick();
 8001ca0:	f004 fa9c 	bl	80061dc <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	4b20      	ldr	r3, [pc, #128]	; (8001d28 <IMU_parseInputReport+0x2d0>)
 8001ca8:	605a      	str	r2, [r3, #4]
		stepSample.stepCount = data3;
 8001caa:	4a1f      	ldr	r2, [pc, #124]	; (8001d28 <IMU_parseInputReport+0x2d0>)
 8001cac:	893b      	ldrh	r3, [r7, #8]
 8001cae:	8013      	strh	r3, [r2, #0]
		stepCount = data3; //Bytes 8/9
 8001cb0:	4a1e      	ldr	r2, [pc, #120]	; (8001d2c <IMU_parseInputReport+0x2d4>)
 8001cb2:	893b      	ldrh	r3, [r7, #8]
 8001cb4:	8013      	strh	r3, [r2, #0]
}
 8001cb6:	e0b5      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
 8001cb8:	20028058 	.word	0x20028058
 8001cbc:	200280e8 	.word	0x200280e8
 8001cc0:	20028074 	.word	0x20028074
 8001cc4:	200281b0 	.word	0x200281b0
 8001cc8:	20028198 	.word	0x20028198
 8001ccc:	200281b4 	.word	0x200281b4
 8001cd0:	200280b0 	.word	0x200280b0
 8001cd4:	200280ac 	.word	0x200280ac
 8001cd8:	2002807e 	.word	0x2002807e
 8001cdc:	2002819c 	.word	0x2002819c
 8001ce0:	200280da 	.word	0x200280da
 8001ce4:	200280dc 	.word	0x200280dc
 8001ce8:	200280de 	.word	0x200280de
 8001cec:	200280a6 	.word	0x200280a6
 8001cf0:	200280a4 	.word	0x200280a4
 8001cf4:	2002805c 	.word	0x2002805c
 8001cf8:	200280a8 	.word	0x200280a8
 8001cfc:	2002819e 	.word	0x2002819e
 8001d00:	200280ae 	.word	0x200280ae
 8001d04:	200280c0 	.word	0x200280c0
 8001d08:	20000004 	.word	0x20000004
 8001d0c:	20027bd8 	.word	0x20027bd8
 8001d10:	2002807a 	.word	0x2002807a
 8001d14:	200281b2 	.word	0x200281b2
 8001d18:	200280d8 	.word	0x200280d8
 8001d1c:	20028054 	.word	0x20028054
 8001d20:	20028070 	.word	0x20028070
 8001d24:	200280b2 	.word	0x200280b2
 8001d28:	20028060 	.word	0x20028060
 8001d2c:	200281b6 	.word	0x200281b6
	else if (shtpData[5] == SENSOR_REPORTID_STABILITY_CLASSIFIER)
 8001d30:	4b3e      	ldr	r3, [pc, #248]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001d32:	795b      	ldrb	r3, [r3, #5]
 8001d34:	2b13      	cmp	r3, #19
 8001d36:	d10d      	bne.n	8001d54 <IMU_parseInputReport+0x2fc>
		stabilitySample.tick_ms = HAL_GetTick();
 8001d38:	f004 fa50 	bl	80061dc <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	4b3c      	ldr	r3, [pc, #240]	; (8001e30 <IMU_parseInputReport+0x3d8>)
 8001d40:	605a      	str	r2, [r3, #4]
		stabilitySample.stabilityClass = shtpData[5 + 4];
 8001d42:	4b3a      	ldr	r3, [pc, #232]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001d44:	7a5a      	ldrb	r2, [r3, #9]
 8001d46:	4b3a      	ldr	r3, [pc, #232]	; (8001e30 <IMU_parseInputReport+0x3d8>)
 8001d48:	701a      	strb	r2, [r3, #0]
		stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 8001d4a:	4b38      	ldr	r3, [pc, #224]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001d4c:	7a5a      	ldrb	r2, [r3, #9]
 8001d4e:	4b39      	ldr	r3, [pc, #228]	; (8001e34 <IMU_parseInputReport+0x3dc>)
 8001d50:	701a      	strb	r2, [r3, #0]
}
 8001d52:	e067      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_PERSONAL_ACTIVITY_CLASSIFIER)
 8001d54:	4b35      	ldr	r3, [pc, #212]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001d56:	795b      	ldrb	r3, [r3, #5]
 8001d58:	2b1e      	cmp	r3, #30
 8001d5a:	d12b      	bne.n	8001db4 <IMU_parseInputReport+0x35c>
		activitySample.tick_ms = HAL_GetTick();
 8001d5c:	f004 fa3e 	bl	80061dc <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	4b35      	ldr	r3, [pc, #212]	; (8001e38 <IMU_parseInputReport+0x3e0>)
 8001d64:	60da      	str	r2, [r3, #12]
		for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001d66:	2300      	movs	r3, #0
 8001d68:	74fb      	strb	r3, [r7, #19]
 8001d6a:	e00c      	b.n	8001d86 <IMU_parseInputReport+0x32e>
			_activityConfidences[x] = shtpData[5 + 6 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 8001d6c:	7cfb      	ldrb	r3, [r7, #19]
 8001d6e:	f103 020b 	add.w	r2, r3, #11
 8001d72:	4b32      	ldr	r3, [pc, #200]	; (8001e3c <IMU_parseInputReport+0x3e4>)
 8001d74:	6819      	ldr	r1, [r3, #0]
 8001d76:	7cfb      	ldrb	r3, [r7, #19]
 8001d78:	440b      	add	r3, r1
 8001d7a:	492c      	ldr	r1, [pc, #176]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001d7c:	5c8a      	ldrb	r2, [r1, r2]
 8001d7e:	701a      	strb	r2, [r3, #0]
		for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001d80:	7cfb      	ldrb	r3, [r7, #19]
 8001d82:	3301      	adds	r3, #1
 8001d84:	74fb      	strb	r3, [r7, #19]
 8001d86:	7cfb      	ldrb	r3, [r7, #19]
 8001d88:	2b08      	cmp	r3, #8
 8001d8a:	d9ef      	bls.n	8001d6c <IMU_parseInputReport+0x314>
		activityClassifier = shtpData[5 + 5]; //Most likely state
 8001d8c:	4b27      	ldr	r3, [pc, #156]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001d8e:	7a9a      	ldrb	r2, [r3, #10]
 8001d90:	4b2b      	ldr	r3, [pc, #172]	; (8001e40 <IMU_parseInputReport+0x3e8>)
 8001d92:	701a      	strb	r2, [r3, #0]
		memcpy(activitySample.activityConfidence, _activityConfidences, 9);
 8001d94:	4b29      	ldr	r3, [pc, #164]	; (8001e3c <IMU_parseInputReport+0x3e4>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <IMU_parseInputReport+0x3e0>)
 8001d9a:	6810      	ldr	r0, [r2, #0]
 8001d9c:	6851      	ldr	r1, [r2, #4]
 8001d9e:	c303      	stmia	r3!, {r0, r1}
 8001da0:	7a12      	ldrb	r2, [r2, #8]
 8001da2:	701a      	strb	r2, [r3, #0]
		osMessageQueuePut(activitySampleQueueHandle, &activitySample, 0U, 0);
 8001da4:	4b27      	ldr	r3, [pc, #156]	; (8001e44 <IMU_parseInputReport+0x3ec>)
 8001da6:	6818      	ldr	r0, [r3, #0]
 8001da8:	2300      	movs	r3, #0
 8001daa:	2200      	movs	r2, #0
 8001dac:	4922      	ldr	r1, [pc, #136]	; (8001e38 <IMU_parseInputReport+0x3e0>)
 8001dae:	f00d f96d 	bl	800f08c <osMessageQueuePut>
}
 8001db2:	e037      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_RAW_ACCELEROMETER)
 8001db4:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001db6:	795b      	ldrb	r3, [r3, #5]
 8001db8:	2b14      	cmp	r3, #20
 8001dba:	d109      	bne.n	8001dd0 <IMU_parseInputReport+0x378>
		memsRawAccelX = data1;
 8001dbc:	4a22      	ldr	r2, [pc, #136]	; (8001e48 <IMU_parseInputReport+0x3f0>)
 8001dbe:	89bb      	ldrh	r3, [r7, #12]
 8001dc0:	8013      	strh	r3, [r2, #0]
		memsRawAccelY = data2;
 8001dc2:	4a22      	ldr	r2, [pc, #136]	; (8001e4c <IMU_parseInputReport+0x3f4>)
 8001dc4:	897b      	ldrh	r3, [r7, #10]
 8001dc6:	8013      	strh	r3, [r2, #0]
		memsRawAccelZ = data3;
 8001dc8:	4a21      	ldr	r2, [pc, #132]	; (8001e50 <IMU_parseInputReport+0x3f8>)
 8001dca:	893b      	ldrh	r3, [r7, #8]
 8001dcc:	8013      	strh	r3, [r2, #0]
}
 8001dce:	e029      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_RAW_GYROSCOPE)
 8001dd0:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001dd2:	795b      	ldrb	r3, [r3, #5]
 8001dd4:	2b15      	cmp	r3, #21
 8001dd6:	d109      	bne.n	8001dec <IMU_parseInputReport+0x394>
		memsRawGyroX = data1;
 8001dd8:	4a1e      	ldr	r2, [pc, #120]	; (8001e54 <IMU_parseInputReport+0x3fc>)
 8001dda:	89bb      	ldrh	r3, [r7, #12]
 8001ddc:	8013      	strh	r3, [r2, #0]
		memsRawGyroY = data2;
 8001dde:	4a1e      	ldr	r2, [pc, #120]	; (8001e58 <IMU_parseInputReport+0x400>)
 8001de0:	897b      	ldrh	r3, [r7, #10]
 8001de2:	8013      	strh	r3, [r2, #0]
		memsRawGyroZ = data3;
 8001de4:	4a1d      	ldr	r2, [pc, #116]	; (8001e5c <IMU_parseInputReport+0x404>)
 8001de6:	893b      	ldrh	r3, [r7, #8]
 8001de8:	8013      	strh	r3, [r2, #0]
}
 8001dea:	e01b      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SENSOR_REPORTID_RAW_MAGNETOMETER)
 8001dec:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001dee:	795b      	ldrb	r3, [r3, #5]
 8001df0:	2b16      	cmp	r3, #22
 8001df2:	d109      	bne.n	8001e08 <IMU_parseInputReport+0x3b0>
		memsRawMagX = data1;
 8001df4:	4a1a      	ldr	r2, [pc, #104]	; (8001e60 <IMU_parseInputReport+0x408>)
 8001df6:	89bb      	ldrh	r3, [r7, #12]
 8001df8:	8013      	strh	r3, [r2, #0]
		memsRawMagY = data2;
 8001dfa:	4a1a      	ldr	r2, [pc, #104]	; (8001e64 <IMU_parseInputReport+0x40c>)
 8001dfc:	897b      	ldrh	r3, [r7, #10]
 8001dfe:	8013      	strh	r3, [r2, #0]
		memsRawMagZ = data3;
 8001e00:	4a19      	ldr	r2, [pc, #100]	; (8001e68 <IMU_parseInputReport+0x410>)
 8001e02:	893b      	ldrh	r3, [r7, #8]
 8001e04:	8013      	strh	r3, [r2, #0]
}
 8001e06:	e00d      	b.n	8001e24 <IMU_parseInputReport+0x3cc>
	else if (shtpData[5] == SHTP_REPORT_COMMAND_RESPONSE)
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001e0a:	795b      	ldrb	r3, [r3, #5]
 8001e0c:	2bf1      	cmp	r3, #241	; 0xf1
 8001e0e:	d109      	bne.n	8001e24 <IMU_parseInputReport+0x3cc>
		uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001e12:	79db      	ldrb	r3, [r3, #7]
 8001e14:	71fb      	strb	r3, [r7, #7]
		if (command == COMMAND_ME_CALIBRATE)
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	2b07      	cmp	r3, #7
 8001e1a:	d103      	bne.n	8001e24 <IMU_parseInputReport+0x3cc>
			calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 8001e1c:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <IMU_parseInputReport+0x3d4>)
 8001e1e:	7a9a      	ldrb	r2, [r3, #10]
 8001e20:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <IMU_parseInputReport+0x414>)
 8001e22:	701a      	strb	r2, [r3, #0]
}
 8001e24:	bf00      	nop
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	200280e8 	.word	0x200280e8
 8001e30:	20028068 	.word	0x20028068
 8001e34:	200280e2 	.word	0x200280e2
 8001e38:	200281a0 	.word	0x200281a0
 8001e3c:	200280bc 	.word	0x200280bc
 8001e40:	2002819a 	.word	0x2002819a
 8001e44:	20027bbc 	.word	0x20027bbc
 8001e48:	200280e0 	.word	0x200280e0
 8001e4c:	200280ba 	.word	0x200280ba
 8001e50:	2002816a 	.word	0x2002816a
 8001e54:	2002805e 	.word	0x2002805e
 8001e58:	200280e4 	.word	0x200280e4
 8001e5c:	200280b4 	.word	0x200280b4
 8001e60:	200280b8 	.word	0x200280b8
 8001e64:	200280b6 	.word	0x200280b6
 8001e68:	2002807c 	.word	0x2002807c
 8001e6c:	2002819b 	.word	0x2002819b

08001e70 <IMU_softReset>:
//Send command to reset IC
//Read all advertisement packets from sensor
//The sensor has been seen to reset twice if we attempt too much too quickly.
//This seems to work reliably.
void IMU_softReset(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
	shtpData[0] = 1; //Reset
 8001e74:	4b0d      	ldr	r3, [pc, #52]	; (8001eac <IMU_softReset+0x3c>)
 8001e76:	2201      	movs	r2, #1
 8001e78:	701a      	strb	r2, [r3, #0]

	//Attempt to start communication with sensor
	IMU_sendPacket(CHANNEL_EXECUTABLE, 1); //Transmit packet on channel 1, 1 byte
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 f98e 	bl	80021a0 <IMU_sendPacket>

	//Read all incoming data and flush it
	HAL_Delay(200);
 8001e84:	20c8      	movs	r0, #200	; 0xc8
 8001e86:	f004 f9c1 	bl	800620c <HAL_Delay>
	while (IMU_receivePacket() == true)
 8001e8a:	bf00      	nop
 8001e8c:	f000 f8e0 	bl	8002050 <IMU_receivePacket>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1fa      	bne.n	8001e8c <IMU_softReset+0x1c>
		;
	HAL_Delay(200);
 8001e96:	20c8      	movs	r0, #200	; 0xc8
 8001e98:	f004 f9b8 	bl	800620c <HAL_Delay>
	while (IMU_receivePacket() == true)
 8001e9c:	bf00      	nop
 8001e9e:	f000 f8d7 	bl	8002050 <IMU_receivePacket>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1fa      	bne.n	8001e9e <IMU_softReset+0x2e>
		;
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200280e8 	.word	0x200280e8

08001eb0 <IMU_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float IMU_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460a      	mov	r2, r1
 8001eba:	80fb      	strh	r3, [r7, #6]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	717b      	strb	r3, [r7, #5]
	float qFloat = fixedPointValue;
 8001ec0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ec4:	ee07 3a90 	vmov	s15, r3
 8001ec8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ecc:	edc7 7a03 	vstr	s15, [r7, #12]
	qFloat *= pow(2, qPoint * -1);
 8001ed0:	797b      	ldrb	r3, [r7, #5]
 8001ed2:	425b      	negs	r3, r3
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7fe faaf 	bl	8000438 <__aeabi_i2d>
 8001eda:	4603      	mov	r3, r0
 8001edc:	460c      	mov	r4, r1
 8001ede:	ec44 3b11 	vmov	d1, r3, r4
 8001ee2:	ed9f 0b11 	vldr	d0, [pc, #68]	; 8001f28 <IMU_qToFloat+0x78>
 8001ee6:	f014 feb1 	bl	8016c4c <pow>
 8001eea:	ec56 5b10 	vmov	r5, r6, d0
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f7fe fab4 	bl	800045c <__aeabi_f2d>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	460c      	mov	r4, r1
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4623      	mov	r3, r4
 8001efc:	4628      	mov	r0, r5
 8001efe:	4631      	mov	r1, r6
 8001f00:	f7fe fb04 	bl	800050c <__aeabi_dmul>
 8001f04:	4603      	mov	r3, r0
 8001f06:	460c      	mov	r4, r1
 8001f08:	4618      	mov	r0, r3
 8001f0a:	4621      	mov	r1, r4
 8001f0c:	f7fe fdae 	bl	8000a6c <__aeabi_d2f>
 8001f10:	4603      	mov	r3, r0
 8001f12:	60fb      	str	r3, [r7, #12]
	return (qFloat);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	ee07 3a90 	vmov	s15, r3
}
 8001f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f24:	f3af 8000 	nop.w
 8001f28:	00000000 	.word	0x00000000
 8001f2c:	40000000 	.word	0x40000000

08001f30 <IMU_enableRotationVector>:

//Sends the packet to enable the rotation vector
void IMU_enableRotationVector(uint16_t timeBetweenReports)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	80fb      	strh	r3, [r7, #6]
	IMU_setFeatureCommand_2(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports);
 8001f3a:	88fb      	ldrh	r3, [r7, #6]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	2005      	movs	r0, #5
 8001f40:	f000 f81a 	bl	8001f78 <IMU_setFeatureCommand_2>
}
 8001f44:	bf00      	nop
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <IMU_enableActivityClassifier>:
	IMU_setFeatureCommand_2(SENSOR_REPORTID_RAW_MAGNETOMETER, timeBetweenReports);
}

//Sends the packet to enable the various activity classifiers
void IMU_enableActivityClassifier(uint16_t timeBetweenReports, uint32_t activitiesToEnable, uint8_t *activityConfidences)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
 8001f58:	81fb      	strh	r3, [r7, #14]
	_activityConfidences = activityConfidences; //Store pointer to array
 8001f5a:	4a06      	ldr	r2, [pc, #24]	; (8001f74 <IMU_enableActivityClassifier+0x28>)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6013      	str	r3, [r2, #0]

	IMU_setFeatureCommand_3(SENSOR_REPORTID_PERSONAL_ACTIVITY_CLASSIFIER, timeBetweenReports, activitiesToEnable);
 8001f60:	89fb      	ldrh	r3, [r7, #14]
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	4619      	mov	r1, r3
 8001f66:	201e      	movs	r0, #30
 8001f68:	f000 f818 	bl	8001f9c <IMU_setFeatureCommand_3>
}
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	200280bc 	.word	0x200280bc

08001f78 <IMU_setFeatureCommand_2>:
	return (false);
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
void IMU_setFeatureCommand_2(uint8_t reportID, uint16_t timeBetweenReports)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	460a      	mov	r2, r1
 8001f82:	71fb      	strb	r3, [r7, #7]
 8001f84:	4613      	mov	r3, r2
 8001f86:	80bb      	strh	r3, [r7, #4]
	IMU_setFeatureCommand_3(reportID, timeBetweenReports, 0); //No specific config
 8001f88:	88b9      	ldrh	r1, [r7, #4]
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f804 	bl	8001f9c <IMU_setFeatureCommand_3>
}
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <IMU_setFeatureCommand_3>:

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void IMU_setFeatureCommand_3(uint8_t reportID, uint16_t timeBetweenReports, uint32_t specificConfig)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	603a      	str	r2, [r7, #0]
 8001fa6:	71fb      	strb	r3, [r7, #7]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	80bb      	strh	r3, [r7, #4]
	long microsBetweenReports = (long)timeBetweenReports * 1000L;
 8001fac:	88bb      	ldrh	r3, [r7, #4]
 8001fae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fb2:	fb02 f303 	mul.w	r3, r2, r3
 8001fb6:	60fb      	str	r3, [r7, #12]

	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001fb8:	4b24      	ldr	r3, [pc, #144]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001fba:	22fd      	movs	r2, #253	; 0xfd
 8001fbc:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;							   //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001fbe:	4a23      	ldr	r2, [pc, #140]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;								   //Feature flags
 8001fc4:	4b21      	ldr	r3, [pc, #132]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;								   //Change sensitivity (LSB)
 8001fca:	4b20      	ldr	r3, [pc, #128]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;								   //Change sensitivity (MSB)
 8001fd0:	4b1e      	ldr	r3, [pc, #120]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	4b1c      	ldr	r3, [pc, #112]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001fdc:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	121b      	asrs	r3, r3, #8
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	4b19      	ldr	r3, [pc, #100]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001fe6:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	141b      	asrs	r3, r3, #16
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	4b17      	ldr	r3, [pc, #92]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001ff0:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	0e1b      	lsrs	r3, r3, #24
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	4b14      	ldr	r3, [pc, #80]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001ffa:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;								   //Batch Interval (LSB)
 8001ffc:	4b13      	ldr	r3, [pc, #76]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;								   //Batch Interval
 8002002:	4b12      	ldr	r3, [pc, #72]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8002004:	2200      	movs	r2, #0
 8002006:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;								   //Batch Interval
 8002008:	4b10      	ldr	r3, [pc, #64]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 800200a:	2200      	movs	r2, #0
 800200c:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;								   //Batch Interval (MSB)
 800200e:	4b0f      	ldr	r3, [pc, #60]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8002010:	2200      	movs	r2, #0
 8002012:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   //Sensor-specific config (LSB)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	b2da      	uxtb	r2, r3
 8002018:	4b0c      	ldr	r3, [pc, #48]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 800201a:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   //Sensor-specific config
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	0a1b      	lsrs	r3, r3, #8
 8002020:	b2da      	uxtb	r2, r3
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8002024:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	  //Sensor-specific config
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	0c1b      	lsrs	r3, r3, #16
 800202a:	b2da      	uxtb	r2, r3
 800202c:	4b07      	ldr	r3, [pc, #28]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 800202e:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	  //Sensor-specific config (MSB)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	0e1b      	lsrs	r3, r3, #24
 8002034:	b2da      	uxtb	r2, r3
 8002036:	4b05      	ldr	r3, [pc, #20]	; (800204c <IMU_setFeatureCommand_3+0xb0>)
 8002038:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	IMU_sendPacket(CHANNEL_CONTROL, 17);
 800203a:	2302      	movs	r3, #2
 800203c:	2111      	movs	r1, #17
 800203e:	4618      	mov	r0, r3
 8002040:	f000 f8ae 	bl	80021a0 <IMU_sendPacket>
}
 8002044:	bf00      	nop
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	200280e8 	.word	0x200280e8

08002050 <IMU_receivePacket>:
//}

//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
bool IMU_receivePacket(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af02      	add	r7, sp, #8
	if( HAL_GPIO_ReadPin(_intPort, _int) == GPIO_PIN_SET)
 8002056:	4b22      	ldr	r3, [pc, #136]	; (80020e0 <IMU_receivePacket+0x90>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	4b22      	ldr	r3, [pc, #136]	; (80020e4 <IMU_receivePacket+0x94>)
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	b29b      	uxth	r3, r3
 8002060:	4619      	mov	r1, r3
 8002062:	4610      	mov	r0, r2
 8002064:	f006 fcc8 	bl	80089f8 <HAL_GPIO_ReadPin>
 8002068:	4603      	mov	r3, r0
 800206a:	2b01      	cmp	r3, #1
 800206c:	d101      	bne.n	8002072 <IMU_receivePacket+0x22>
		return (false);
 800206e:	2300      	movs	r3, #0
 8002070:	e031      	b.n	80020d6 <IMU_receivePacket+0x86>

	//Ask for four bytes to find out how much data we need to read
	osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8002072:	4b1d      	ldr	r3, [pc, #116]	; (80020e8 <IMU_receivePacket+0x98>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f04f 31ff 	mov.w	r1, #4294967295
 800207a:	4618      	mov	r0, r3
 800207c:	f00c fec2 	bl	800ee04 <osSemaphoreAcquire>
//	taskENTER_CRITICAL();
	HAL_I2C_Master_Receive(&hi2c1, _deviceAddress, shtpHeader, (uint8_t) 4, 100);
 8002080:	4b1a      	ldr	r3, [pc, #104]	; (80020ec <IMU_receivePacket+0x9c>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	b299      	uxth	r1, r3
 8002086:	2364      	movs	r3, #100	; 0x64
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	2304      	movs	r3, #4
 800208c:	4a18      	ldr	r2, [pc, #96]	; (80020f0 <IMU_receivePacket+0xa0>)
 800208e:	4819      	ldr	r0, [pc, #100]	; (80020f4 <IMU_receivePacket+0xa4>)
 8002090:	f006 fe98 	bl	8008dc4 <HAL_I2C_Master_Receive>
//		osSemaphoreRelease(messageI2C_LockSem);
//		osDelay(100);
//		osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
//	}
//	taskEXIT_CRITICAL();
	osSemaphoreRelease(messageI2C_LockHandle);
 8002094:	4b14      	ldr	r3, [pc, #80]	; (80020e8 <IMU_receivePacket+0x98>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f00c ff19 	bl	800eed0 <osSemaphoreRelease>

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ( ((uint16_t)shtpHeader[PACKET_MSB] << 8) | shtpHeader[PACKET_LSB]);
 800209e:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <IMU_receivePacket+0xa0>)
 80020a0:	785b      	ldrb	r3, [r3, #1]
 80020a2:	021b      	lsls	r3, r3, #8
 80020a4:	b21a      	sxth	r2, r3
 80020a6:	4b12      	ldr	r3, [pc, #72]	; (80020f0 <IMU_receivePacket+0xa0>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b21b      	sxth	r3, r3
 80020ac:	4313      	orrs	r3, r2
 80020ae:	80fb      	strh	r3, [r7, #6]
	dataLength &= ~(1 << 15); //Clear the MSbit.
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80020b6:	80fb      	strh	r3, [r7, #6]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 80020b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <IMU_receivePacket+0x74>
	{
		//Packet is empty
		return (false); //All done
 80020c0:	2300      	movs	r3, #0
 80020c2:	e008      	b.n	80020d6 <IMU_receivePacket+0x86>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 80020c4:	88fb      	ldrh	r3, [r7, #6]
 80020c6:	3b04      	subs	r3, #4
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	80fb      	strh	r3, [r7, #6]

	IMU_getData(dataLength);
 80020cc:	88fb      	ldrh	r3, [r7, #6]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 f812 	bl	80020f8 <IMU_getData>


	return (true); //We're done!
 80020d4:	2301      	movs	r3, #1
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20028170 	.word	0x20028170
 80020e4:	200280aa 	.word	0x200280aa
 80020e8:	20027bc4 	.word	0x20027bc4
 80020ec:	20000006 	.word	0x20000006
 80020f0:	20028058 	.word	0x20028058
 80020f4:	200281b8 	.word	0x200281b8

080020f8 <IMU_getData>:

//Sends multiple requests to sensor until all data bytes are received from sensor
//The shtpData buffer has max capacity of MAX_PACKET_SIZE. Any bytes over this amount will be lost.
//Arduino I2C read limit is 32 bytes. Header is 4 bytes, so max data we can read per interation is 28 bytes
bool IMU_getData(uint16_t bytesRemaining)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af02      	add	r7, sp, #8
 80020fe:	4603      	mov	r3, r0
 8002100:	80fb      	strh	r3, [r7, #6]
	uint16_t dataSpot = 0; //Start at the beginning of shtpData array
 8002102:	2300      	movs	r3, #0
 8002104:	81fb      	strh	r3, [r7, #14]
//	uint8_t receiveBuffer[28] = {0};
//	uint8_t receivePacket[I2C_BUFFER_LENGTH - 4] = {0};


	//Setup a series of chunked 32 byte reads
	while (bytesRemaining > 0)
 8002106:	e036      	b.n	8002176 <IMU_getData+0x7e>
	{
		uint16_t numberOfBytesToRead = bytesRemaining;
 8002108:	88fb      	ldrh	r3, [r7, #6]
 800210a:	81bb      	strh	r3, [r7, #12]
		if (numberOfBytesToRead > (I2C_BUFFER_LENGTH - 4))
 800210c:	89bb      	ldrh	r3, [r7, #12]
 800210e:	2b1c      	cmp	r3, #28
 8002110:	d901      	bls.n	8002116 <IMU_getData+0x1e>
			numberOfBytesToRead = (I2C_BUFFER_LENGTH - 4);
 8002112:	231c      	movs	r3, #28
 8002114:	81bb      	strh	r3, [r7, #12]

		osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8002116:	4b1c      	ldr	r3, [pc, #112]	; (8002188 <IMU_getData+0x90>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f04f 31ff 	mov.w	r1, #4294967295
 800211e:	4618      	mov	r0, r3
 8002120:	f00c fe70 	bl	800ee04 <osSemaphoreAcquire>
//		taskENTER_CRITICAL();
		HAL_I2C_Master_Receive(&hi2c1, _deviceAddress, receiveBuffer, (uint8_t)(numberOfBytesToRead + 4), 100);
 8002124:	4b19      	ldr	r3, [pc, #100]	; (800218c <IMU_getData+0x94>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	b299      	uxth	r1, r3
 800212a:	89bb      	ldrh	r3, [r7, #12]
 800212c:	b2db      	uxtb	r3, r3
 800212e:	3304      	adds	r3, #4
 8002130:	b2db      	uxtb	r3, r3
 8002132:	b29a      	uxth	r2, r3
 8002134:	2364      	movs	r3, #100	; 0x64
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	4613      	mov	r3, r2
 800213a:	4a15      	ldr	r2, [pc, #84]	; (8002190 <IMU_getData+0x98>)
 800213c:	4815      	ldr	r0, [pc, #84]	; (8002194 <IMU_getData+0x9c>)
 800213e:	f006 fe41 	bl	8008dc4 <HAL_I2C_Master_Receive>
//			osSemaphoreRelease(messageI2C_LockSem);
//			osDelay(100);
//			osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
//		}
//		taskEXIT_CRITICAL();
		osSemaphoreRelease(messageI2C_LockHandle);
 8002142:	4b11      	ldr	r3, [pc, #68]	; (8002188 <IMU_getData+0x90>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f00c fec2 	bl	800eed0 <osSemaphoreRelease>
//		_i2cPort->requestFrom((uint8_t)_deviceAddress, (uint8_t)(numberOfBytesToRead + 4));
//		if (waitForI2C() == false)
//			return (0); //Error

		// first four bytes are header bytes and can be thrown away
		if ( (dataSpot + numberOfBytesToRead) < MAX_PACKET_SIZE){
 800214c:	89fa      	ldrh	r2, [r7, #14]
 800214e:	89bb      	ldrh	r3, [r7, #12]
 8002150:	4413      	add	r3, r2
 8002152:	2b7f      	cmp	r3, #127	; 0x7f
 8002154:	dc07      	bgt.n	8002166 <IMU_getData+0x6e>
			memcpy(&(shtpData[dataSpot]), &(receiveBuffer[4]), numberOfBytesToRead);
 8002156:	89fb      	ldrh	r3, [r7, #14]
 8002158:	4a0f      	ldr	r2, [pc, #60]	; (8002198 <IMU_getData+0xa0>)
 800215a:	4413      	add	r3, r2
 800215c:	89ba      	ldrh	r2, [r7, #12]
 800215e:	490f      	ldr	r1, [pc, #60]	; (800219c <IMU_getData+0xa4>)
 8002160:	4618      	mov	r0, r3
 8002162:	f014 fd5f 	bl	8016c24 <memcpy>
			// Do nothing with the data
		}

		// increment data index
		// TODO: this can be changed to receive a larger buffer since this constraint is for the Arduino
		dataSpot += numberOfBytesToRead;
 8002166:	89fa      	ldrh	r2, [r7, #14]
 8002168:	89bb      	ldrh	r3, [r7, #12]
 800216a:	4413      	add	r3, r2
 800216c:	81fb      	strh	r3, [r7, #14]

		bytesRemaining -= numberOfBytesToRead;
 800216e:	88fa      	ldrh	r2, [r7, #6]
 8002170:	89bb      	ldrh	r3, [r7, #12]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	80fb      	strh	r3, [r7, #6]
	while (bytesRemaining > 0)
 8002176:	88fb      	ldrh	r3, [r7, #6]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1c5      	bne.n	8002108 <IMU_getData+0x10>
	}
	return (true); //Done!
 800217c:	2301      	movs	r3, #1
}
 800217e:	4618      	mov	r0, r3
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20027bc4 	.word	0x20027bc4
 800218c:	20000006 	.word	0x20000006
 8002190:	20000ad4 	.word	0x20000ad4
 8002194:	200281b8 	.word	0x200281b8
 8002198:	200280e8 	.word	0x200280e8
 800219c:	20000ad8 	.word	0x20000ad8

080021a0 <IMU_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
bool IMU_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b086      	sub	sp, #24
 80021a4:	af02      	add	r7, sp, #8
 80021a6:	4603      	mov	r3, r0
 80021a8:	460a      	mov	r2, r1
 80021aa:	71fb      	strb	r3, [r7, #7]
 80021ac:	4613      	mov	r3, r2
 80021ae:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80021b0:	79bb      	ldrb	r3, [r7, #6]
 80021b2:	3304      	adds	r3, #4
 80021b4:	73fb      	strb	r3, [r7, #15]

	/*  *********** POPULATE HEADER ****************************** */
	outPacket[0] = packetLength & 0xFF; 				//Packet length LSB
 80021b6:	4a1b      	ldr	r2, [pc, #108]	; (8002224 <IMU_sendPacket+0x84>)
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
 80021ba:	7013      	strb	r3, [r2, #0]
	outPacket[1] = packetLength >> 8; 					//Packet length MSB
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	121b      	asrs	r3, r3, #8
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	4b18      	ldr	r3, [pc, #96]	; (8002224 <IMU_sendPacket+0x84>)
 80021c4:	705a      	strb	r2, [r3, #1]
	outPacket[2] = channelNumber; 						//Channel number
 80021c6:	4a17      	ldr	r2, [pc, #92]	; (8002224 <IMU_sendPacket+0x84>)
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	7093      	strb	r3, [r2, #2]
	outPacket[3] = sequenceNumber[channelNumber]++;	//Send the sequence number, increments with each packet sent, different counter for each channel
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	4a16      	ldr	r2, [pc, #88]	; (8002228 <IMU_sendPacket+0x88>)
 80021d0:	5cd2      	ldrb	r2, [r2, r3]
 80021d2:	1c51      	adds	r1, r2, #1
 80021d4:	b2c8      	uxtb	r0, r1
 80021d6:	4914      	ldr	r1, [pc, #80]	; (8002228 <IMU_sendPacket+0x88>)
 80021d8:	54c8      	strb	r0, [r1, r3]
 80021da:	4b12      	ldr	r3, [pc, #72]	; (8002224 <IMU_sendPacket+0x84>)
 80021dc:	70da      	strb	r2, [r3, #3]

	/*  *********** FILL PAYLOAD ********************************* */
	memcpy(&(outPacket[4]), shtpData, dataLength);
 80021de:	79bb      	ldrb	r3, [r7, #6]
 80021e0:	461a      	mov	r2, r3
 80021e2:	4912      	ldr	r1, [pc, #72]	; (800222c <IMU_sendPacket+0x8c>)
 80021e4:	4812      	ldr	r0, [pc, #72]	; (8002230 <IMU_sendPacket+0x90>)
 80021e6:	f014 fd1d 	bl	8016c24 <memcpy>

	/*  *********** SEND TO IMU ********************************** */
	osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 80021ea:	4b12      	ldr	r3, [pc, #72]	; (8002234 <IMU_sendPacket+0x94>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f04f 31ff 	mov.w	r1, #4294967295
 80021f2:	4618      	mov	r0, r3
 80021f4:	f00c fe06 	bl	800ee04 <osSemaphoreAcquire>
//	taskENTER_CRITICAL();
	HAL_I2C_Master_Transmit(&hi2c1, _deviceAddress, outPacket, packetLength, 100);
 80021f8:	4b0f      	ldr	r3, [pc, #60]	; (8002238 <IMU_sendPacket+0x98>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	b299      	uxth	r1, r3
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
 8002200:	b29a      	uxth	r2, r3
 8002202:	2364      	movs	r3, #100	; 0x64
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	4613      	mov	r3, r2
 8002208:	4a06      	ldr	r2, [pc, #24]	; (8002224 <IMU_sendPacket+0x84>)
 800220a:	480c      	ldr	r0, [pc, #48]	; (800223c <IMU_sendPacket+0x9c>)
 800220c:	f006 fce6 	bl	8008bdc <HAL_I2C_Master_Transmit>
//		osSemaphoreRelease(messageI2C_LockSem);
//		osDelay(100);
//		osSemaphoreAcquire(messageI2C_LockSem, osWaitForever);
//	}
//	taskEXIT_CRITICAL();
	osSemaphoreRelease(messageI2C_LockHandle);
 8002210:	4b08      	ldr	r3, [pc, #32]	; (8002234 <IMU_sendPacket+0x94>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f00c fe5b 	bl	800eed0 <osSemaphoreRelease>

	return (true);
 800221a:	2301      	movs	r3, #1
}
 800221c:	4618      	mov	r0, r3
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	20028174 	.word	0x20028174
 8002228:	20000acc 	.word	0x20000acc
 800222c:	200280e8 	.word	0x200280e8
 8002230:	20028178 	.word	0x20028178
 8002234:	20027bc4 	.word	0x20027bc4
 8002238:	20000006 	.word	0x20000006
 800223c:	200281b8 	.word	0x200281b8

08002240 <vPortSuppressTicksAndSleep>:
 *
 * @param: xExpectedIdleTime is given in number of FreeRTOS Ticks
 * @retval: None
 */
void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  /* Stop the SysTick  to avoid the interrupt to occur while in the critical section.
   * Otherwise, this will prevent the device to enter low power mode
   * At this time, an update of the systick will not be considered
   *
   */
  portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8002248:	4b1e      	ldr	r3, [pc, #120]	; (80022c4 <vPortSuppressTicksAndSleep+0x84>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a1d      	ldr	r2, [pc, #116]	; (80022c4 <vPortSuppressTicksAndSleep+0x84>)
 800224e:	f023 0301 	bic.w	r3, r3, #1
 8002252:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002254:	b672      	cpsid	i
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002256:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800225a:	f3bf 8f6f 	isb	sy
  __DSB();
  __ISB();

  /* If a context switch is pending or a task is waiting for the scheduler
        to be unsuspended then abandon the low power entry. */
  if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800225e:	f00f fbbf 	bl	80119e0 <eTaskConfirmSleepModeStatus>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d107      	bne.n	8002278 <vPortSuppressTicksAndSleep+0x38>
  {
    /* Restart SysTick. */
    portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8002268:	4b16      	ldr	r3, [pc, #88]	; (80022c4 <vPortSuppressTicksAndSleep+0x84>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a15      	ldr	r2, [pc, #84]	; (80022c4 <vPortSuppressTicksAndSleep+0x84>)
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002274:	b662      	cpsie	i
    portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

    /* Exit with interrUpts enabled. */
    __enable_irq();
  }
}
 8002276:	e021      	b.n	80022bc <vPortSuppressTicksAndSleep+0x7c>
    if (xExpectedIdleTime != (~0))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800227e:	d002      	beq.n	8002286 <vPortSuppressTicksAndSleep+0x46>
      LpTimerStart( xExpectedIdleTime );
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f000 f869 	bl	8002358 <LpTimerStart>
    LpEnter( );
 8002286:	f000 f8cb 	bl	8002420 <LpEnter>
    if (xExpectedIdleTime != (~0))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d005      	beq.n	800229e <vPortSuppressTicksAndSleep+0x5e>
      ulCompleteTickPeriods = LpGetElapsedTime( );
 8002292:	f000 f8cd 	bl	8002430 <LpGetElapsedTime>
 8002296:	60f8      	str	r0, [r7, #12]
      vTaskStepTick( ulCompleteTickPeriods );
 8002298:	68f8      	ldr	r0, [r7, #12]
 800229a:	f00f f8bb 	bl	8011414 <vTaskStepTick>
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800229e:	4b0a      	ldr	r3, [pc, #40]	; (80022c8 <vPortSuppressTicksAndSleep+0x88>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80022a4:	4b07      	ldr	r3, [pc, #28]	; (80022c4 <vPortSuppressTicksAndSleep+0x84>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a06      	ldr	r2, [pc, #24]	; (80022c4 <vPortSuppressTicksAndSleep+0x84>)
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <vPortSuppressTicksAndSleep+0x8c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a06      	ldr	r2, [pc, #24]	; (80022d0 <vPortSuppressTicksAndSleep+0x90>)
 80022b6:	3b01      	subs	r3, #1
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	b662      	cpsie	i
}
 80022bc:	bf00      	nop
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	e000e010 	.word	0xe000e010
 80022c8:	e000e018 	.word	0xe000e018
 80022cc:	20000af4 	.word	0x20000af4
 80022d0:	e000e014 	.word	0xe000e014

080022d4 <vPortSetupTimerInterrupt>:
 * However, as at that time, it is not yet known whereas the low power mode that will be used is stop mode or
 * sleep mode, it is easier and simpler to go with a low power timer as soon as the tick need to be
 * suppressed.
 */
void vPortSetupTimerInterrupt( void )
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  LpTimerInit( );
 80022d8:	f000 f828 	bl	800232c <LpTimerInit>

  /* Calculate the constants required to configure the tick interrupt. */
  ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 80022dc:	4b0d      	ldr	r3, [pc, #52]	; (8002314 <vPortSetupTimerInterrupt+0x40>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a0d      	ldr	r2, [pc, #52]	; (8002318 <vPortSetupTimerInterrupt+0x44>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	099b      	lsrs	r3, r3, #6
 80022e8:	4a0c      	ldr	r2, [pc, #48]	; (800231c <vPortSetupTimerInterrupt+0x48>)
 80022ea:	6013      	str	r3, [r2, #0]

  /* Stop and clear the SysTick. */
  portNVIC_SYSTICK_CTRL_REG = 0UL;
 80022ec:	4b0c      	ldr	r3, [pc, #48]	; (8002320 <vPortSetupTimerInterrupt+0x4c>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]
  portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80022f2:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <vPortSetupTimerInterrupt+0x50>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]

  /* Configure SysTick to interrupt at the requested rate. */
  portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80022f8:	4b06      	ldr	r3, [pc, #24]	; (8002314 <vPortSetupTimerInterrupt+0x40>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a06      	ldr	r2, [pc, #24]	; (8002318 <vPortSetupTimerInterrupt+0x44>)
 80022fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002302:	099b      	lsrs	r3, r3, #6
 8002304:	4a08      	ldr	r2, [pc, #32]	; (8002328 <vPortSetupTimerInterrupt+0x54>)
 8002306:	3b01      	subs	r3, #1
 8002308:	6013      	str	r3, [r2, #0]
  portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800230a:	4b05      	ldr	r3, [pc, #20]	; (8002320 <vPortSetupTimerInterrupt+0x4c>)
 800230c:	2207      	movs	r2, #7
 800230e:	601a      	str	r2, [r3, #0]
}
 8002310:	bf00      	nop
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000078 	.word	0x20000078
 8002318:	10624dd3 	.word	0x10624dd3
 800231c:	20000af4 	.word	0x20000af4
 8002320:	e000e010 	.word	0xe000e010
 8002324:	e000e018 	.word	0xe000e018
 8002328:	e000e014 	.word	0xe000e014

0800232c <LpTimerInit>:
 *
 * @param  None
 * @retval None
 */
static void LpTimerInit( void )
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  ( void ) HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(LpTimerContext.LpTimerFreeRTOS_Id), hw_ts_SingleShot, LpTimerCb);
 8002330:	4b03      	ldr	r3, [pc, #12]	; (8002340 <LpTimerInit+0x14>)
 8002332:	2200      	movs	r2, #0
 8002334:	4903      	ldr	r1, [pc, #12]	; (8002344 <LpTimerInit+0x18>)
 8002336:	2000      	movs	r0, #0
 8002338:	f001 f83a 	bl	80033b0 <HW_TS_Create>

  return;
 800233c:	bf00      	nop
}
 800233e:	bd80      	pop	{r7, pc}
 8002340:	08002349 	.word	0x08002349
 8002344:	20000afc 	.word	0x20000afc

08002348 <LpTimerCb>:
 *
 * @param  None
 * @retval None
 */
static void LpTimerCb( void )
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /**
   * Nothing to be done
   */

  return;
 800234c:	bf00      	nop
}
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
	...

08002358 <LpTimerStart>:
 *
 * @param  time_to_sleep : Number of FreeRTOS ticks
 * @retval None
 */
static void LpTimerStart( uint32_t time_to_sleep )
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Converts the number of FreeRTOS ticks into hw timer tick */
  if(time_to_sleep <=  0x10C6)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f241 02c6 	movw	r2, #4294	; 0x10c6
 8002366:	4293      	cmp	r3, r2
 8002368:	d80c      	bhi.n	8002384 <LpTimerStart+0x2c>
  {
    /**
     * ( time_to_sleep * 1000 * 1000 ) fit a 32bits word
     */
    time_to_sleep = (time_to_sleep * 1000 * 1000 );
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a28      	ldr	r2, [pc, #160]	; (8002410 <LpTimerStart+0xb8>)
 800236e:	fb02 f303 	mul.w	r3, r2, r3
 8002372:	607b      	str	r3, [r7, #4]
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	099b      	lsrs	r3, r3, #6
 8002378:	4a26      	ldr	r2, [pc, #152]	; (8002414 <LpTimerStart+0xbc>)
 800237a:	fba2 2303 	umull	r2, r3, r2, r3
 800237e:	095b      	lsrs	r3, r3, #5
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	e034      	b.n	80023ee <LpTimerStart+0x96>
  }
  else if(time_to_sleep <= 0x418937)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a24      	ldr	r2, [pc, #144]	; (8002418 <LpTimerStart+0xc0>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d81b      	bhi.n	80023c4 <LpTimerStart+0x6c>
  {
    /**
     * ( time_to_sleep * 1000 ) fit a 32bits word
     */
    time_to_sleep = (time_to_sleep * 1000);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002392:	fb02 f303 	mul.w	r3, r2, r3
 8002396:	607b      	str	r3, [r7, #4]
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	099b      	lsrs	r3, r3, #6
 800239c:	4a1d      	ldr	r2, [pc, #116]	; (8002414 <LpTimerStart+0xbc>)
 800239e:	fba2 2303 	umull	r2, r3, r2, r3
 80023a2:	095b      	lsrs	r3, r3, #5
 80023a4:	607b      	str	r3, [r7, #4]
    if(time_to_sleep <= 0x418937)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a1b      	ldr	r2, [pc, #108]	; (8002418 <LpTimerStart+0xc0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d806      	bhi.n	80023bc <LpTimerStart+0x64>
    {
      /**
       * ( time_to_sleep * 1000 ) fit a 32bits word
       */
      time_to_sleep = (time_to_sleep * 1000);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80023b4:	fb02 f303 	mul.w	r3, r2, r3
 80023b8:	607b      	str	r3, [r7, #4]
 80023ba:	e018      	b.n	80023ee <LpTimerStart+0x96>
    }
    else
    {
      time_to_sleep = (~0); /* Max value */
 80023bc:	f04f 33ff 	mov.w	r3, #4294967295
 80023c0:	607b      	str	r3, [r7, #4]
 80023c2:	e014      	b.n	80023ee <LpTimerStart+0x96>
    }
  }
  else
  {
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	099b      	lsrs	r3, r3, #6
 80023c8:	4a12      	ldr	r2, [pc, #72]	; (8002414 <LpTimerStart+0xbc>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	095b      	lsrs	r3, r3, #5
 80023d0:	607b      	str	r3, [r7, #4]
    if(time_to_sleep <= 0x10C6)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f241 02c6 	movw	r2, #4294	; 0x10c6
 80023d8:	4293      	cmp	r3, r2
 80023da:	d805      	bhi.n	80023e8 <LpTimerStart+0x90>
    {
      /**
       * ( time_to_sleep * 1000 * 1000 ) fit a 32bits word
       */
      time_to_sleep = (time_to_sleep * 1000 * 1000 );
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a0c      	ldr	r2, [pc, #48]	; (8002410 <LpTimerStart+0xb8>)
 80023e0:	fb02 f303 	mul.w	r3, r2, r3
 80023e4:	607b      	str	r3, [r7, #4]
 80023e6:	e002      	b.n	80023ee <LpTimerStart+0x96>
    }
    else
    {
      time_to_sleep = (~0); /* Max value */
 80023e8:	f04f 33ff 	mov.w	r3, #4294967295
 80023ec:	607b      	str	r3, [r7, #4]
    }
  }

  HW_TS_Start(LpTimerContext.LpTimerFreeRTOS_Id, time_to_sleep);
 80023ee:	4b0b      	ldr	r3, [pc, #44]	; (800241c <LpTimerStart+0xc4>)
 80023f0:	791b      	ldrb	r3, [r3, #4]
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f001 f8db 	bl	80035b0 <HW_TS_Start>
   * There might be other timers already running in the timer server that may elapse
   * before this one.
   * Store how long before the next event so that on wakeup, it will be possible to calculate
   * how long the tick has been suppressed
   */
  LpTimerContext.LpTimeLeftOnEntry = HW_TS_RTC_ReadLeftTicksToCount( );
 80023fa:	f001 f95f 	bl	80036bc <HW_TS_RTC_ReadLeftTicksToCount>
 80023fe:	4603      	mov	r3, r0
 8002400:	461a      	mov	r2, r3
 8002402:	4b06      	ldr	r3, [pc, #24]	; (800241c <LpTimerStart+0xc4>)
 8002404:	601a      	str	r2, [r3, #0]

  return;
 8002406:	bf00      	nop
}
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	000f4240 	.word	0x000f4240
 8002414:	0113094d 	.word	0x0113094d
 8002418:	00418937 	.word	0x00418937
 800241c:	20000af8 	.word	0x20000af8

08002420 <LpEnter>:
 *
 * @param  None
 * @retval None
 */
static void LpEnter( void )
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
#if ( CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif
  return;
 8002424:	bf00      	nop
}
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
	...

08002430 <LpGetElapsedTime>:
 *
 * @param  None
 * @retval The number of tick rate (FreeRTOS tick)
 */
static uint32_t LpGetElapsedTime( void )
{
 8002430:	b590      	push	{r4, r7, lr}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
  uint64_t return_value;

  return_value = (configTICK_RATE_HZ) * (CFG_TS_TICK_VAL) * (uint64_t)(LpTimerContext.LpTimeLeftOnEntry - HW_TS_RTC_ReadLeftTicksToCount( ));
 8002436:	4b16      	ldr	r3, [pc, #88]	; (8002490 <LpGetElapsedTime+0x60>)
 8002438:	681c      	ldr	r4, [r3, #0]
 800243a:	f001 f93f 	bl	80036bc <HW_TS_RTC_ReadLeftTicksToCount>
 800243e:	4603      	mov	r3, r0
 8002440:	1ae3      	subs	r3, r4, r3
 8002442:	f04f 0400 	mov.w	r4, #0
 8002446:	4a13      	ldr	r2, [pc, #76]	; (8002494 <LpGetElapsedTime+0x64>)
 8002448:	fb02 f104 	mul.w	r1, r2, r4
 800244c:	2200      	movs	r2, #0
 800244e:	fb02 f203 	mul.w	r2, r2, r3
 8002452:	440a      	add	r2, r1
 8002454:	490f      	ldr	r1, [pc, #60]	; (8002494 <LpGetElapsedTime+0x64>)
 8002456:	fba3 3401 	umull	r3, r4, r3, r1
 800245a:	4422      	add	r2, r4
 800245c:	4614      	mov	r4, r2
 800245e:	e9c7 3400 	strd	r3, r4, [r7]
 8002462:	e9c7 3400 	strd	r3, r4, [r7]
  return_value = return_value / (1000 * 1000);
 8002466:	e9d7 0100 	ldrd	r0, r1, [r7]
 800246a:	4a0b      	ldr	r2, [pc, #44]	; (8002498 <LpGetElapsedTime+0x68>)
 800246c:	f04f 0300 	mov.w	r3, #0
 8002470:	f7fe fb4c 	bl	8000b0c <__aeabi_uldivmod>
 8002474:	4603      	mov	r3, r0
 8002476:	460c      	mov	r4, r1
 8002478:	e9c7 3400 	strd	r3, r4, [r7]
   * The system may have been out from another reason than the timer
   * Stop the timer after the elapsed time is calculated other wise, HW_TS_RTC_ReadLeftTicksToCount()
   * may return 0xFFFF ( TIMER LIST EMPTY )
   * It does not hurt stopping a timer that exists but is not running.
   */
  HW_TS_Stop(LpTimerContext.LpTimerFreeRTOS_Id);
 800247c:	4b04      	ldr	r3, [pc, #16]	; (8002490 <LpGetElapsedTime+0x60>)
 800247e:	791b      	ldrb	r3, [r3, #4]
 8002480:	4618      	mov	r0, r3
 8002482:	f001 f80b 	bl	800349c <HW_TS_Stop>

  return (uint32_t)return_value;
 8002486:	683b      	ldr	r3, [r7, #0]
}
 8002488:	4618      	mov	r0, r3
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	bd90      	pop	{r4, r7, pc}
 8002490:	20000af8 	.word	0x20000af8
 8002494:	00077240 	.word	0x00077240
 8002498:	000f4240 	.word	0x000f4240

0800249c <_GeometryBuilder>:

BaseStationGeometryDef bs_1 = {{1.738303, 2.430314,  0.781285},
							  {0.285992, -0.253563, 0.924075, 0.040683, 0.966697, 0.252668, -0.957368, -0.034667, 0.286784}};
SensorLocalGeometry s_loc_geo = {0, {0.0, 0.0, 0.0}};

void _GeometryBuilder(GeometryBuilder *self){
 800249c:	b4b0      	push	{r4, r5, r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]

	self->base_stations_[0] = bs_0;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <_GeometryBuilder+0x54>)
 80024a8:	461c      	mov	r4, r3
 80024aa:	4615      	mov	r5, r2
 80024ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80024b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	self->base_stations_[1] = bs_1;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a0d      	ldr	r2, [pc, #52]	; (80024f4 <_GeometryBuilder+0x58>)
 80024c0:	f103 0430 	add.w	r4, r3, #48	; 0x30
 80024c4:	4615      	mov	r5, r2
 80024c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024ce:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80024d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	self->sensors[0] = s_loc_geo;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a07      	ldr	r2, [pc, #28]	; (80024f8 <_GeometryBuilder+0x5c>)
 80024da:	f103 0460 	add.w	r4, r3, #96	; 0x60
 80024de:	4613      	mov	r3, r2
 80024e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bcb0      	pop	{r4, r5, r7}
 80024ee:	4770      	bx	lr
 80024f0:	20000008 	.word	0x20000008
 80024f4:	20000038 	.word	0x20000038
 80024f8:	20000b00 	.word	0x20000b00

080024fc <consume_angles>:

void consume_angles(GeometryBuilder * self, const SensorAnglesFrame * f) {
 80024fc:	b5b0      	push	{r4, r5, r7, lr}
 80024fe:	b096      	sub	sp, #88	; 0x58
 8002500:	af02      	add	r7, sp, #8
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
    // First 2 angles - x, y of station B; second 2 angles - x, y of station C.
    // Coordinate system: Y - Up;  X ->  Z v  (to the viewer)
    // Station 'looks' to inverse Z axis (vector 0;0;-1).
    if (f->fix_level >= kCycleSynced) {
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2bc7      	cmp	r3, #199	; 0xc7
 800250c:	f340 8093 	ble.w	8002636 <consume_angles+0x13a>
        SensorLocalGeometry *sens_def = &self->sensors[0];
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3360      	adds	r3, #96	; 0x60
 8002514:	643b      	str	r3, [r7, #64]	; 0x40
        SensorAngles *sens = &f->sensors[sens_def->input_idx];
 8002516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	015b      	lsls	r3, r3, #5
 800251c:	3310      	adds	r3, #16
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	4413      	add	r3, r2
 8002522:	63fb      	str	r3, [r7, #60]	; 0x3c

        // Check angles are fresh enough.
        uint32_t max_stale = 0;
 8002524:	2300      	movs	r3, #0
 8002526:	64fb      	str	r3, [r7, #76]	; 0x4c
        for (int i = 0; i < NUM_CYCLE_PHASES; i++){
 8002528:	2300      	movs	r3, #0
 800252a:	64bb      	str	r3, [r7, #72]	; 0x48
 800252c:	e011      	b.n	8002552 <consume_angles+0x56>
        	//Get time since we last updated the angles for phase i
        	int stale = f->cycle_idx - sens->updated_cycles[i];
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002534:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002536:	3104      	adds	r1, #4
 8002538:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	63bb      	str	r3, [r7, #56]	; 0x38
        	max_stale = (stale > max_stale) ? stale : max_stale;
 8002540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002542:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002544:	4293      	cmp	r3, r2
 8002546:	bf38      	it	cc
 8002548:	4613      	movcc	r3, r2
 800254a:	64fb      	str	r3, [r7, #76]	; 0x4c
        for (int i = 0; i < NUM_CYCLE_PHASES; i++){
 800254c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800254e:	3301      	adds	r3, #1
 8002550:	64bb      	str	r3, [r7, #72]	; 0x48
 8002552:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002554:	2b03      	cmp	r3, #3
 8002556:	ddea      	ble.n	800252e <consume_angles+0x32>
        }

        if (max_stale < NUM_CYCLE_PHASES * 3) {  // We tolerate stale angles up to 2 cycles old.
 8002558:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800255a:	2b0b      	cmp	r3, #11
 800255c:	d86b      	bhi.n	8002636 <consume_angles+0x13a>
            float ray1[VEC3D_SIZE], ray2[VEC3D_SIZE], origin1[VEC3D_SIZE], origin2[VEC3D_SIZE];
            calc_ray_vec(&self->base_stations_[0], sens->angles[0], sens->angles[1], ray1, origin1);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002562:	edd3 7a00 	vldr	s15, [r3]
 8002566:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002568:	ed93 7a01 	vldr	s14, [r3, #4]
 800256c:	f107 0214 	add.w	r2, r7, #20
 8002570:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002574:	4619      	mov	r1, r3
 8002576:	eef0 0a47 	vmov.f32	s1, s14
 800257a:	eeb0 0a67 	vmov.f32	s0, s15
 800257e:	f000 f8e5 	bl	800274c <calc_ray_vec>
            calc_ray_vec(&self->base_stations_[1], sens->angles[2], sens->angles[3], ray2, origin2);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8002588:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800258a:	edd3 7a02 	vldr	s15, [r3, #8]
 800258e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002590:	ed93 7a03 	vldr	s14, [r3, #12]
 8002594:	f107 0208 	add.w	r2, r7, #8
 8002598:	f107 0320 	add.w	r3, r7, #32
 800259c:	4619      	mov	r1, r3
 800259e:	eef0 0a47 	vmov.f32	s1, s14
 80025a2:	eeb0 0a67 	vmov.f32	s0, s15
 80025a6:	f000 f8d1 	bl	800274c <calc_ray_vec>

            intersect_lines(origin1, ray1, origin2, ray2, self->vive_vars_.pos, &self->vive_vars_.pos_delta);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	3370      	adds	r3, #112	; 0x70
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	327c      	adds	r2, #124	; 0x7c
 80025b2:	f107 0520 	add.w	r5, r7, #32
 80025b6:	f107 0408 	add.w	r4, r7, #8
 80025ba:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80025be:	f107 0014 	add.w	r0, r7, #20
 80025c2:	9201      	str	r2, [sp, #4]
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	462b      	mov	r3, r5
 80025c8:	4622      	mov	r2, r4
 80025ca:	f000 f945 	bl	8002858 <intersect_lines>

            // Translate object position depending on the position of sensor relative to object.
            for (int i = 0; i < VEC3D_SIZE; i++){
 80025ce:	2300      	movs	r3, #0
 80025d0:	647b      	str	r3, [r7, #68]	; 0x44
 80025d2:	e019      	b.n	8002608 <consume_angles+0x10c>
            	self->vive_vars_.pos[i] -= sens_def->pos[i];
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025d8:	331c      	adds	r3, #28
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	4413      	add	r3, r2
 80025de:	ed93 7a00 	vldr	s14, [r3]
 80025e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80025e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4413      	add	r3, r2
 80025ea:	3304      	adds	r3, #4
 80025ec:	edd3 7a00 	vldr	s15, [r3]
 80025f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025f8:	331c      	adds	r3, #28
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	4413      	add	r3, r2
 80025fe:	edc3 7a00 	vstr	s15, [r3]
            for (int i = 0; i < VEC3D_SIZE; i++){
 8002602:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002604:	3301      	adds	r3, #1
 8002606:	647b      	str	r3, [r7, #68]	; 0x44
 8002608:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800260a:	2b02      	cmp	r3, #2
 800260c:	dde2      	ble.n	80025d4 <consume_angles+0xd8>
            }

            self->vive_vars_.time_ms = HAL_GetTick();
 800260e:	f003 fde5 	bl	80061dc <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

            //Put VIVE measurements in the message queue
            osMessageQueuePut(viveQueueHandle, (void *) &self->vive_vars_, NULL, 0);
 800261a:	4b09      	ldr	r3, [pc, #36]	; (8002640 <consume_angles+0x144>)
 800261c:	6818      	ldr	r0, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f103 0170 	add.w	r1, r3, #112	; 0x70
 8002624:	2300      	movs	r3, #0
 8002626:	2200      	movs	r2, #0
 8002628:	f00c fd30 	bl	800f08c <osMessageQueuePut>
            // tell timer function that localization is complete
			osSemaphoreRelease(locCompleteHandle);
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <consume_angles+0x148>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4618      	mov	r0, r3
 8002632:	f00c fc4d 	bl	800eed0 <osSemaphoreRelease>
        else {
            // Angles too stale - cannot calculate position anymore.

        }
    }
}
 8002636:	bf00      	nop
 8002638:	3750      	adds	r7, #80	; 0x50
 800263a:	46bd      	mov	sp, r7
 800263c:	bdb0      	pop	{r4, r5, r7, pc}
 800263e:	bf00      	nop
 8002640:	20027ac8 	.word	0x20027ac8
 8002644:	20028000 	.word	0x20028000

08002648 <vec_cross_product>:
    // TODO: Make compatible with multiple geometry objects.
    //set_led_state(self->pos_.fix_level >= kStaleFix ? kFixFound : kNoFix);
}
*/

void vec_cross_product(float *a, float *b, float *res) {
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
    res[0] = a[1] * b[2] - a[2] * b[1];
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	3304      	adds	r3, #4
 8002658:	ed93 7a00 	vldr	s14, [r3]
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	3308      	adds	r3, #8
 8002660:	edd3 7a00 	vldr	s15, [r3]
 8002664:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	3308      	adds	r3, #8
 800266c:	edd3 6a00 	vldr	s13, [r3]
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	3304      	adds	r3, #4
 8002674:	edd3 7a00 	vldr	s15, [r3]
 8002678:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800267c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	edc3 7a00 	vstr	s15, [r3]
    res[1] = a[2] * b[0] - a[0] * b[2];
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	3308      	adds	r3, #8
 800268a:	ed93 7a00 	vldr	s14, [r3]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	edd3 7a00 	vldr	s15, [r3]
 8002694:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	edd3 6a00 	vldr	s13, [r3]
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	3308      	adds	r3, #8
 80026a2:	edd3 7a00 	vldr	s15, [r3]
 80026a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3304      	adds	r3, #4
 80026ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026b2:	edc3 7a00 	vstr	s15, [r3]
    res[2] = a[0] * b[1] - a[1] * b[0];
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	ed93 7a00 	vldr	s14, [r3]
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	3304      	adds	r3, #4
 80026c0:	edd3 7a00 	vldr	s15, [r3]
 80026c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	3304      	adds	r3, #4
 80026cc:	edd3 6a00 	vldr	s13, [r3]
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	edd3 7a00 	vldr	s15, [r3]
 80026d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3308      	adds	r3, #8
 80026de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026e2:	edc3 7a00 	vstr	s15, [r3]
}
 80026e6:	bf00      	nop
 80026e8:	3714      	adds	r7, #20
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr

080026f2 <vec_length>:

float vec_length(float *vec) {
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b086      	sub	sp, #24
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
    float pow, res;

    arm_power_f32(vec, VEC3D_SIZE, &pow); // returns sum of squares
 80026fa:	f107 030c 	add.w	r3, r7, #12
 80026fe:	461a      	mov	r2, r3
 8002700:	2103      	movs	r1, #3
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f013 ff9e 	bl	8016644 <arm_power_f32>
    arm_sqrt_f32(pow, &res);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	f107 0308 	add.w	r3, r7, #8
 8002710:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8002712:	edd7 7a05 	vldr	s15, [r7, #20]
 8002716:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800271a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800271e:	db09      	blt.n	8002734 <vec_length+0x42>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8002720:	ed97 0a05 	vldr	s0, [r7, #20]
 8002724:	f014 fc02 	bl	8016f2c <sqrtf>
 8002728:	eef0 7a40 	vmov.f32	s15, s0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	edc3 7a00 	vstr	s15, [r3]
 8002732:	e003      	b.n	800273c <vec_length+0x4a>

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	601a      	str	r2, [r3, #0]

    return res;
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	ee07 3a90 	vmov	s15, r3
}
 8002742:	eeb0 0a67 	vmov.f32	s0, s15
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <calc_ray_vec>:

void calc_ray_vec(const BaseStationGeometryDef * bs, float angle1, float angle2, float *res, float *origin) {
 800274c:	b580      	push	{r7, lr}
 800274e:	b09a      	sub	sp, #104	; 0x68
 8002750:	af00      	add	r7, sp, #0
 8002752:	6178      	str	r0, [r7, #20]
 8002754:	ed87 0a04 	vstr	s0, [r7, #16]
 8002758:	edc7 0a03 	vstr	s1, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
    float a[VEC3D_SIZE] = {arm_cos_f32(angle1), 0, -arm_sin_f32(angle1)};  // Normal vector to X plane
 8002760:	ed97 0a04 	vldr	s0, [r7, #16]
 8002764:	f014 f89a 	bl	801689c <arm_cos_f32>
 8002768:	eef0 7a40 	vmov.f32	s15, s0
 800276c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
 8002770:	f04f 0300 	mov.w	r3, #0
 8002774:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002776:	ed97 0a04 	vldr	s0, [r7, #16]
 800277a:	f014 f849 	bl	8016810 <arm_sin_f32>
 800277e:	eef0 7a40 	vmov.f32	s15, s0
 8002782:	eef1 7a67 	vneg.f32	s15, s15
 8002786:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    float b[VEC3D_SIZE] = {0, arm_cos_f32(angle2), arm_sin_f32(angle2)};   // Normal vector to Y plane
 800278a:	f04f 0300 	mov.w	r3, #0
 800278e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002790:	ed97 0a03 	vldr	s0, [r7, #12]
 8002794:	f014 f882 	bl	801689c <arm_cos_f32>
 8002798:	eef0 7a40 	vmov.f32	s15, s0
 800279c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
 80027a0:	ed97 0a03 	vldr	s0, [r7, #12]
 80027a4:	f014 f834 	bl	8016810 <arm_sin_f32>
 80027a8:	eef0 7a40 	vmov.f32	s15, s0
 80027ac:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    float ray[VEC3D_SIZE] = {};
 80027b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	609a      	str	r2, [r3, #8]
    vec_cross_product(b, a, ray); // Intersection of two planes -> ray vector.
 80027bc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80027c0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80027c4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff ff3d 	bl	8002648 <vec_cross_product>
    float len = vec_length(ray);
 80027ce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7ff ff8d 	bl	80026f2 <vec_length>
 80027d8:	ed87 0a19 	vstr	s0, [r7, #100]	; 0x64
    arm_scale_f32(ray, 1/len, ray, VEC3D_SIZE); // Normalize ray length.
 80027dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027e0:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80027e4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80027e8:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80027ec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027f0:	2203      	movs	r2, #3
 80027f2:	eeb0 0a66 	vmov.f32	s0, s13
 80027f6:	4618      	mov	r0, r3
 80027f8:	f014 f8f4 	bl	80169e4 <arm_scale_f32>

    arm_matrix_instance_f32 source_rotation_matrix = {3, 3, (const float*) bs->mat};
 80027fc:	2303      	movs	r3, #3
 80027fe:	873b      	strh	r3, [r7, #56]	; 0x38
 8002800:	2303      	movs	r3, #3
 8002802:	877b      	strh	r3, [r7, #58]	; 0x3a
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	330c      	adds	r3, #12
 8002808:	63fb      	str	r3, [r7, #60]	; 0x3c
    arm_matrix_instance_f32 ray_vec = {3, 1, ray};
 800280a:	2303      	movs	r3, #3
 800280c:	863b      	strh	r3, [r7, #48]	; 0x30
 800280e:	2301      	movs	r3, #1
 8002810:	867b      	strh	r3, [r7, #50]	; 0x32
 8002812:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002816:	637b      	str	r3, [r7, #52]	; 0x34
    arm_matrix_instance_f32 ray_rotated_vec = {3, 1, res};
 8002818:	2303      	movs	r3, #3
 800281a:	853b      	strh	r3, [r7, #40]	; 0x28
 800281c:	2301      	movs	r3, #1
 800281e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
    arm_mat_mult_f32(&source_rotation_matrix, &ray_vec, &ray_rotated_vec);
 8002824:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002828:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800282c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002830:	4618      	mov	r0, r3
 8002832:	f013 ff4d 	bl	80166d0 <arm_mat_mult_f32>

    // TODO: Make geometry adjustments within base station.
    float rotated_origin_delta[VEC3D_SIZE] = {};
 8002836:	f107 031c 	add.w	r3, r7, #28
 800283a:	2200      	movs	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
 800283e:	605a      	str	r2, [r3, #4]
 8002840:	609a      	str	r2, [r3, #8]
    //vec3d base_origin_delta = {-0.025f, -0.025f, 0.f};  // Rotors are slightly off center in base station.
    // arm_matrix_instance_f32 origin_vec = {3, 1, base_origin_delta};
    // arm_matrix_instance_f32 origin_rotated_vec = {3, 1, rotated_origin_delta};
    // arm_mat_mult_f32(&source_rotation_matrix, &origin_vec, &origin_rotated_vec);
    arm_add_f32((const float *) bs->origin, rotated_origin_delta, origin, VEC3D_SIZE);
 8002842:	6978      	ldr	r0, [r7, #20]
 8002844:	f107 011c 	add.w	r1, r7, #28
 8002848:	2303      	movs	r3, #3
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	f014 f966 	bl	8016b1c <arm_add_f32>
}
 8002850:	bf00      	nop
 8002852:	3768      	adds	r7, #104	; 0x68
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <intersect_lines>:


uint8_t intersect_lines(float *orig1, float *vec1, float *orig2, float *vec2, float *res, float *dist) {
 8002858:	b580      	push	{r7, lr}
 800285a:	b098      	sub	sp, #96	; 0x60
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
 8002864:	603b      	str	r3, [r7, #0]
    // Algorithm: http://geomalgorithms.com/a07-_distance.html#Distance-between-Lines

    float w0[VEC3D_SIZE] = {};
 8002866:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	605a      	str	r2, [r3, #4]
 8002870:	609a      	str	r2, [r3, #8]
    arm_sub_f32((const float *)orig1, (const float *)orig2, w0, VEC3D_SIZE);
 8002872:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002876:	2303      	movs	r3, #3
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f014 f858 	bl	8016930 <arm_sub_f32>

    float a, b, c, d, e;
    arm_dot_prod_f32((const float *)vec1, (const float *)vec1, VEC3D_SIZE, &a);
 8002880:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002884:	2203      	movs	r2, #3
 8002886:	68b9      	ldr	r1, [r7, #8]
 8002888:	68b8      	ldr	r0, [r7, #8]
 800288a:	f014 f8ef 	bl	8016a6c <arm_dot_prod_f32>
    arm_dot_prod_f32((const float *)vec1, (const float *)vec2, VEC3D_SIZE, &b);
 800288e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002892:	2203      	movs	r2, #3
 8002894:	6839      	ldr	r1, [r7, #0]
 8002896:	68b8      	ldr	r0, [r7, #8]
 8002898:	f014 f8e8 	bl	8016a6c <arm_dot_prod_f32>
    arm_dot_prod_f32((const float *)vec2, (const float *)vec2, VEC3D_SIZE, &c);
 800289c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80028a0:	2203      	movs	r2, #3
 80028a2:	6839      	ldr	r1, [r7, #0]
 80028a4:	6838      	ldr	r0, [r7, #0]
 80028a6:	f014 f8e1 	bl	8016a6c <arm_dot_prod_f32>
    arm_dot_prod_f32((const float *)vec1, w0, VEC3D_SIZE, &d);
 80028aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80028ae:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80028b2:	2203      	movs	r2, #3
 80028b4:	68b8      	ldr	r0, [r7, #8]
 80028b6:	f014 f8d9 	bl	8016a6c <arm_dot_prod_f32>
    arm_dot_prod_f32((const float *)vec2, w0, VEC3D_SIZE, &e);
 80028ba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028be:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80028c2:	2203      	movs	r2, #3
 80028c4:	6838      	ldr	r0, [r7, #0]
 80028c6:	f014 f8d1 	bl	8016a6c <arm_dot_prod_f32>

    float denom = a * c - b * b;
 80028ca:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80028ce:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80028d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028d6:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80028da:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80028de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028e6:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    if (fabs(denom) < 1e-5f)
 80028ea:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80028ee:	eef0 7ae7 	vabs.f32	s15, s15
 80028f2:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002a10 <intersect_lines+0x1b8>
 80028f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fe:	d501      	bpl.n	8002904 <intersect_lines+0xac>
        return 0;
 8002900:	2300      	movs	r3, #0
 8002902:	e081      	b.n	8002a08 <intersect_lines+0x1b0>

    // Closest point to 2nd line on 1st line
    float t1 = (b * e - c * d) / denom;
 8002904:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002908:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800290c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002910:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002914:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002918:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800291c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002920:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002924:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002928:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    float pt1[VEC3D_SIZE] = {};
 800292c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
    arm_scale_f32((const float *)vec1, t1, pt1, VEC3D_SIZE);
 8002938:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800293c:	2203      	movs	r2, #3
 800293e:	4619      	mov	r1, r3
 8002940:	ed97 0a16 	vldr	s0, [r7, #88]	; 0x58
 8002944:	68b8      	ldr	r0, [r7, #8]
 8002946:	f014 f84d 	bl	80169e4 <arm_scale_f32>
    arm_add_f32(pt1, (const float *)orig1, pt1, VEC3D_SIZE);
 800294a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800294e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8002952:	2303      	movs	r3, #3
 8002954:	68f9      	ldr	r1, [r7, #12]
 8002956:	f014 f8e1 	bl	8016b1c <arm_add_f32>

    // Closest point to 1st line on 2nd line
    float t2 = (a * e - b * d) / denom;
 800295a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800295e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002966:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 800296a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800296e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002972:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002976:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800297a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800297e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    float pt2[VEC3D_SIZE] = {};
 8002982:	f107 031c 	add.w	r3, r7, #28
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	605a      	str	r2, [r3, #4]
 800298c:	609a      	str	r2, [r3, #8]
    arm_scale_f32((const float *)vec2, t2, pt2, VEC3D_SIZE);
 800298e:	f107 031c 	add.w	r3, r7, #28
 8002992:	2203      	movs	r2, #3
 8002994:	4619      	mov	r1, r3
 8002996:	ed97 0a15 	vldr	s0, [r7, #84]	; 0x54
 800299a:	6838      	ldr	r0, [r7, #0]
 800299c:	f014 f822 	bl	80169e4 <arm_scale_f32>
    arm_add_f32(pt2, (const float *)orig2, pt2, VEC3D_SIZE);
 80029a0:	f107 021c 	add.w	r2, r7, #28
 80029a4:	f107 001c 	add.w	r0, r7, #28
 80029a8:	2303      	movs	r3, #3
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	f014 f8b6 	bl	8016b1c <arm_add_f32>

    // Result is in the middle
    float tmp[VEC3D_SIZE] = {};
 80029b0:	f107 0310 	add.w	r3, r7, #16
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
    arm_add_f32(pt1, pt2, tmp, VEC3D_SIZE);
 80029bc:	f107 0210 	add.w	r2, r7, #16
 80029c0:	f107 011c 	add.w	r1, r7, #28
 80029c4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80029c8:	2303      	movs	r3, #3
 80029ca:	f014 f8a7 	bl	8016b1c <arm_add_f32>
    arm_scale_f32(tmp, 0.5f, res, VEC3D_SIZE);
 80029ce:	f107 0310 	add.w	r3, r7, #16
 80029d2:	2203      	movs	r2, #3
 80029d4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80029d6:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80029da:	4618      	mov	r0, r3
 80029dc:	f014 f802 	bl	80169e4 <arm_scale_f32>

    // Dist is distance between pt1 and pt2
    arm_sub_f32(pt1, pt2, tmp, VEC3D_SIZE);
 80029e0:	f107 0210 	add.w	r2, r7, #16
 80029e4:	f107 011c 	add.w	r1, r7, #28
 80029e8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80029ec:	2303      	movs	r3, #3
 80029ee:	f013 ff9f 	bl	8016930 <arm_sub_f32>
    *dist = vec_length(tmp);
 80029f2:	f107 0310 	add.w	r3, r7, #16
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff fe7b 	bl	80026f2 <vec_length>
 80029fc:	eef0 7a40 	vmov.f32	s15, s0
 8002a00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a02:	edc3 7a00 	vstr	s15, [r3]

    return 1;
 8002a06:	2301      	movs	r3, #1
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3760      	adds	r7, #96	; 0x60
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	3727c5ac 	.word	0x3727c5ac

08002a14 <LL_AHB2_GRP1_EnableClock>:
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002a1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a20:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002a2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4013      	ands	r3, r2
 8002a36:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a38:	68fb      	ldr	r3, [r7, #12]
}
 8002a3a:	bf00      	nop
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4e:	1d3b      	adds	r3, r7, #4
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a5c:	2004      	movs	r0, #4
 8002a5e:	f7ff ffd9 	bl	8002a14 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a62:	2080      	movs	r0, #128	; 0x80
 8002a64:	f7ff ffd6 	bl	8002a14 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a68:	2002      	movs	r0, #2
 8002a6a:	f7ff ffd3 	bl	8002a14 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6e:	2001      	movs	r0, #1
 8002a70:	f7ff ffd0 	bl	8002a14 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a74:	2010      	movs	r0, #16
 8002a76:	f7ff ffcd 	bl	8002a14 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a7a:	2308      	movs	r3, #8
 8002a7c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a82:	2300      	movs	r3, #0
 8002a84:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002a86:	1d3b      	adds	r3, r7, #4
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4829      	ldr	r0, [pc, #164]	; (8002b30 <MX_GPIO_Init+0xe8>)
 8002a8c:	f005 fe44 	bl	8008718 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 PB0 PB1 
                           PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_1 
 8002a90:	f240 33f3 	movw	r3, #1011	; 0x3f3
 8002a94:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a96:	2303      	movs	r3, #3
 8002a98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a9e:	1d3b      	adds	r3, r7, #4
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4824      	ldr	r0, [pc, #144]	; (8002b34 <MX_GPIO_Init+0xec>)
 8002aa4:	f005 fe38 	bl	8008718 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA4 PA6 
                           PA7 PA8 PA11 PA12 
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6 
 8002aa8:	f649 13dc 	movw	r3, #39388	; 0x99dc
 8002aac:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab6:	1d3b      	adds	r3, r7, #4
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002abe:	f005 fe2b 	bl	8008718 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8002ac2:	2320      	movs	r3, #32
 8002ac4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ac6:	4b1c      	ldr	r3, [pc, #112]	; (8002b38 <MX_GPIO_Init+0xf0>)
 8002ac8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aca:	2301      	movs	r3, #1
 8002acc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8002ace:	1d3b      	adds	r3, r7, #4
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ad6:	f005 fe1f 	bl	8008718 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXPANSION_INT_Pin;
 8002ada:	2304      	movs	r3, #4
 8002adc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ade:	4b17      	ldr	r3, [pc, #92]	; (8002b3c <MX_GPIO_Init+0xf4>)
 8002ae0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(EXPANSION_INT_GPIO_Port, &GPIO_InitStruct);
 8002ae6:	1d3b      	adds	r3, r7, #4
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4812      	ldr	r0, [pc, #72]	; (8002b34 <MX_GPIO_Init+0xec>)
 8002aec:	f005 fe14 	bl	8008718 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002af0:	2310      	movs	r3, #16
 8002af2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002af4:	2303      	movs	r3, #3
 8002af6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	4619      	mov	r1, r3
 8002b00:	480f      	ldr	r0, [pc, #60]	; (8002b40 <MX_GPIO_Init+0xf8>)
 8002b02:	f005 fe09 	bl	8008718 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2105      	movs	r1, #5
 8002b0a:	2008      	movs	r0, #8
 8002b0c:	f005 f899 	bl	8007c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002b10:	2008      	movs	r0, #8
 8002b12:	f005 f8b0 	bl	8007c76 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002b16:	2200      	movs	r2, #0
 8002b18:	2105      	movs	r1, #5
 8002b1a:	2017      	movs	r0, #23
 8002b1c:	f005 f891 	bl	8007c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b20:	2017      	movs	r0, #23
 8002b22:	f005 f8a8 	bl	8007c76 <HAL_NVIC_EnableIRQ>

}
 8002b26:	bf00      	nop
 8002b28:	3718      	adds	r7, #24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	48001c00 	.word	0x48001c00
 8002b34:	48000400 	.word	0x48000400
 8002b38:	10210000 	.word	0x10210000
 8002b3c:	10110000 	.word	0x10110000
 8002b40:	48001000 	.word	0x48001000

08002b44 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <LL_EXTI_EnableIT_0_31+0x24>)
 8002b4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b52:	4905      	ldr	r1, [pc, #20]	; (8002b68 <LL_EXTI_EnableIT_0_31+0x24>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	58000800 	.word	0x58000800

08002b6c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002b74:	4b05      	ldr	r3, [pc, #20]	; (8002b8c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	4904      	ldr	r1, [pc, #16]	; (8002b8c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	600b      	str	r3, [r1, #0]

}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	58000800 	.word	0x58000800

08002b90 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b96:	4b0d      	ldr	r3, [pc, #52]	; (8002bcc <ReadRtcSsrValue+0x3c>)
 8002b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b9e:	4b0b      	ldr	r3, [pc, #44]	; (8002bcc <ReadRtcSsrValue+0x3c>)
 8002ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8002ba6:	e005      	b.n	8002bb4 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002bac:	4b07      	ldr	r3, [pc, #28]	; (8002bcc <ReadRtcSsrValue+0x3c>)
 8002bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d1f5      	bne.n	8002ba8 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8002bbc:	683b      	ldr	r3, [r7, #0]
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	40002800 	.word	0x40002800

08002bd0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	460a      	mov	r2, r1
 8002bda:	71fb      	strb	r3, [r7, #7]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8002be0:	79ba      	ldrb	r2, [r7, #6]
 8002be2:	491d      	ldr	r1, [pc, #116]	; (8002c58 <LinkTimerAfter+0x88>)
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	440b      	add	r3, r1
 8002bee:	3315      	adds	r3, #21
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	2b06      	cmp	r3, #6
 8002bf8:	d009      	beq.n	8002c0e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8002bfa:	7bfa      	ldrb	r2, [r7, #15]
 8002bfc:	4916      	ldr	r1, [pc, #88]	; (8002c58 <LinkTimerAfter+0x88>)
 8002bfe:	4613      	mov	r3, r2
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	440b      	add	r3, r1
 8002c08:	3314      	adds	r3, #20
 8002c0a:	79fa      	ldrb	r2, [r7, #7]
 8002c0c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8002c0e:	79fa      	ldrb	r2, [r7, #7]
 8002c10:	4911      	ldr	r1, [pc, #68]	; (8002c58 <LinkTimerAfter+0x88>)
 8002c12:	4613      	mov	r3, r2
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	4413      	add	r3, r2
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	440b      	add	r3, r1
 8002c1c:	3315      	adds	r3, #21
 8002c1e:	7bfa      	ldrb	r2, [r7, #15]
 8002c20:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8002c22:	79fa      	ldrb	r2, [r7, #7]
 8002c24:	490c      	ldr	r1, [pc, #48]	; (8002c58 <LinkTimerAfter+0x88>)
 8002c26:	4613      	mov	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4413      	add	r3, r2
 8002c2c:	00db      	lsls	r3, r3, #3
 8002c2e:	440b      	add	r3, r1
 8002c30:	3314      	adds	r3, #20
 8002c32:	79ba      	ldrb	r2, [r7, #6]
 8002c34:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8002c36:	79ba      	ldrb	r2, [r7, #6]
 8002c38:	4907      	ldr	r1, [pc, #28]	; (8002c58 <LinkTimerAfter+0x88>)
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	4413      	add	r3, r2
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	440b      	add	r3, r1
 8002c44:	3315      	adds	r3, #21
 8002c46:	79fa      	ldrb	r2, [r7, #7]
 8002c48:	701a      	strb	r2, [r3, #0]

  return;
 8002c4a:	bf00      	nop
}
 8002c4c:	3714      	adds	r7, #20
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	200001ac 	.word	0x200001ac

08002c5c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	4603      	mov	r3, r0
 8002c64:	460a      	mov	r2, r1
 8002c66:	71fb      	strb	r3, [r7, #7]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8002c6c:	4b29      	ldr	r3, [pc, #164]	; (8002d14 <LinkTimerBefore+0xb8>)
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	79ba      	ldrb	r2, [r7, #6]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d032      	beq.n	8002cde <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8002c78:	79ba      	ldrb	r2, [r7, #6]
 8002c7a:	4927      	ldr	r1, [pc, #156]	; (8002d18 <LinkTimerBefore+0xbc>)
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	4413      	add	r3, r2
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	440b      	add	r3, r1
 8002c86:	3314      	adds	r3, #20
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8002c8c:	7bfa      	ldrb	r2, [r7, #15]
 8002c8e:	4922      	ldr	r1, [pc, #136]	; (8002d18 <LinkTimerBefore+0xbc>)
 8002c90:	4613      	mov	r3, r2
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	4413      	add	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	3315      	adds	r3, #21
 8002c9c:	79fa      	ldrb	r2, [r7, #7]
 8002c9e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8002ca0:	79fa      	ldrb	r2, [r7, #7]
 8002ca2:	491d      	ldr	r1, [pc, #116]	; (8002d18 <LinkTimerBefore+0xbc>)
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	4413      	add	r3, r2
 8002caa:	00db      	lsls	r3, r3, #3
 8002cac:	440b      	add	r3, r1
 8002cae:	3315      	adds	r3, #21
 8002cb0:	79ba      	ldrb	r2, [r7, #6]
 8002cb2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8002cb4:	79fa      	ldrb	r2, [r7, #7]
 8002cb6:	4918      	ldr	r1, [pc, #96]	; (8002d18 <LinkTimerBefore+0xbc>)
 8002cb8:	4613      	mov	r3, r2
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	4413      	add	r3, r2
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	440b      	add	r3, r1
 8002cc2:	3314      	adds	r3, #20
 8002cc4:	7bfa      	ldrb	r2, [r7, #15]
 8002cc6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002cc8:	79ba      	ldrb	r2, [r7, #6]
 8002cca:	4913      	ldr	r1, [pc, #76]	; (8002d18 <LinkTimerBefore+0xbc>)
 8002ccc:	4613      	mov	r3, r2
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	4413      	add	r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	440b      	add	r3, r1
 8002cd6:	3314      	adds	r3, #20
 8002cd8:	79fa      	ldrb	r2, [r7, #7]
 8002cda:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8002cdc:	e014      	b.n	8002d08 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8002cde:	79fa      	ldrb	r2, [r7, #7]
 8002ce0:	490d      	ldr	r1, [pc, #52]	; (8002d18 <LinkTimerBefore+0xbc>)
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	4413      	add	r3, r2
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	440b      	add	r3, r1
 8002cec:	3315      	adds	r3, #21
 8002cee:	79ba      	ldrb	r2, [r7, #6]
 8002cf0:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002cf2:	79ba      	ldrb	r2, [r7, #6]
 8002cf4:	4908      	ldr	r1, [pc, #32]	; (8002d18 <LinkTimerBefore+0xbc>)
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4413      	add	r3, r2
 8002cfc:	00db      	lsls	r3, r3, #3
 8002cfe:	440b      	add	r3, r1
 8002d00:	3314      	adds	r3, #20
 8002d02:	79fa      	ldrb	r2, [r7, #7]
 8002d04:	701a      	strb	r2, [r3, #0]
  return;
 8002d06:	bf00      	nop
}
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	2000023c 	.word	0x2000023c
 8002d18:	200001ac 	.word	0x200001ac

08002d1c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	4603      	mov	r3, r0
 8002d24:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002d26:	4b4e      	ldr	r3, [pc, #312]	; (8002e60 <linkTimer+0x144>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b06      	cmp	r3, #6
 8002d2e:	d118      	bne.n	8002d62 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002d30:	4b4b      	ldr	r3, [pc, #300]	; (8002e60 <linkTimer+0x144>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	4b4b      	ldr	r3, [pc, #300]	; (8002e64 <linkTimer+0x148>)
 8002d38:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8002d3a:	4a49      	ldr	r2, [pc, #292]	; (8002e60 <linkTimer+0x144>)
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8002d40:	79fa      	ldrb	r2, [r7, #7]
 8002d42:	4949      	ldr	r1, [pc, #292]	; (8002e68 <linkTimer+0x14c>)
 8002d44:	4613      	mov	r3, r2
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	4413      	add	r3, r2
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	440b      	add	r3, r1
 8002d4e:	3315      	adds	r3, #21
 8002d50:	2206      	movs	r2, #6
 8002d52:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002d54:	4b45      	ldr	r3, [pc, #276]	; (8002e6c <linkTimer+0x150>)
 8002d56:	f04f 32ff 	mov.w	r2, #4294967295
 8002d5a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	81fb      	strh	r3, [r7, #14]
 8002d60:	e078      	b.n	8002e54 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8002d62:	f000 f909 	bl	8002f78 <ReturnTimeElapsed>
 8002d66:	4603      	mov	r3, r0
 8002d68:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8002d6a:	79fa      	ldrb	r2, [r7, #7]
 8002d6c:	493e      	ldr	r1, [pc, #248]	; (8002e68 <linkTimer+0x14c>)
 8002d6e:	4613      	mov	r3, r2
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	4413      	add	r3, r2
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	440b      	add	r3, r1
 8002d78:	3308      	adds	r3, #8
 8002d7a:	6819      	ldr	r1, [r3, #0]
 8002d7c:	89fb      	ldrh	r3, [r7, #14]
 8002d7e:	79fa      	ldrb	r2, [r7, #7]
 8002d80:	4419      	add	r1, r3
 8002d82:	4839      	ldr	r0, [pc, #228]	; (8002e68 <linkTimer+0x14c>)
 8002d84:	4613      	mov	r3, r2
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4413      	add	r3, r2
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	4403      	add	r3, r0
 8002d8e:	3308      	adds	r3, #8
 8002d90:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8002d92:	79fa      	ldrb	r2, [r7, #7]
 8002d94:	4934      	ldr	r1, [pc, #208]	; (8002e68 <linkTimer+0x14c>)
 8002d96:	4613      	mov	r3, r2
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	4413      	add	r3, r2
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	440b      	add	r3, r1
 8002da0:	3308      	adds	r3, #8
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8002da6:	4b2e      	ldr	r3, [pc, #184]	; (8002e60 <linkTimer+0x144>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	4619      	mov	r1, r3
 8002dae:	4a2e      	ldr	r2, [pc, #184]	; (8002e68 <linkTimer+0x14c>)
 8002db0:	460b      	mov	r3, r1
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	440b      	add	r3, r1
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	4413      	add	r3, r2
 8002dba:	3308      	adds	r3, #8
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d337      	bcc.n	8002e34 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8002dc4:	4b26      	ldr	r3, [pc, #152]	; (8002e60 <linkTimer+0x144>)
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8002dca:	7b7a      	ldrb	r2, [r7, #13]
 8002dcc:	4926      	ldr	r1, [pc, #152]	; (8002e68 <linkTimer+0x14c>)
 8002dce:	4613      	mov	r3, r2
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	4413      	add	r3, r2
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	440b      	add	r3, r1
 8002dd8:	3315      	adds	r3, #21
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002dde:	e013      	b.n	8002e08 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8002de0:	7b7a      	ldrb	r2, [r7, #13]
 8002de2:	4921      	ldr	r1, [pc, #132]	; (8002e68 <linkTimer+0x14c>)
 8002de4:	4613      	mov	r3, r2
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	4413      	add	r3, r2
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	440b      	add	r3, r1
 8002dee:	3315      	adds	r3, #21
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8002df4:	7b7a      	ldrb	r2, [r7, #13]
 8002df6:	491c      	ldr	r1, [pc, #112]	; (8002e68 <linkTimer+0x14c>)
 8002df8:	4613      	mov	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4413      	add	r3, r2
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	440b      	add	r3, r1
 8002e02:	3315      	adds	r3, #21
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002e08:	7b3b      	ldrb	r3, [r7, #12]
 8002e0a:	2b06      	cmp	r3, #6
 8002e0c:	d00b      	beq.n	8002e26 <linkTimer+0x10a>
 8002e0e:	7b3a      	ldrb	r2, [r7, #12]
 8002e10:	4915      	ldr	r1, [pc, #84]	; (8002e68 <linkTimer+0x14c>)
 8002e12:	4613      	mov	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4413      	add	r3, r2
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	440b      	add	r3, r1
 8002e1c:	3308      	adds	r3, #8
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d2dc      	bcs.n	8002de0 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8002e26:	7b7a      	ldrb	r2, [r7, #13]
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	4611      	mov	r1, r2
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff fecf 	bl	8002bd0 <LinkTimerAfter>
 8002e32:	e00f      	b.n	8002e54 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8002e34:	4b0a      	ldr	r3, [pc, #40]	; (8002e60 <linkTimer+0x144>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	79fb      	ldrb	r3, [r7, #7]
 8002e3c:	4611      	mov	r1, r2
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff ff0c 	bl	8002c5c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8002e44:	4b06      	ldr	r3, [pc, #24]	; (8002e60 <linkTimer+0x144>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	4b06      	ldr	r3, [pc, #24]	; (8002e64 <linkTimer+0x148>)
 8002e4c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8002e4e:	4a04      	ldr	r2, [pc, #16]	; (8002e60 <linkTimer+0x144>)
 8002e50:	79fb      	ldrb	r3, [r7, #7]
 8002e52:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8002e54:	89fb      	ldrh	r3, [r7, #14]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	2000023c 	.word	0x2000023c
 8002e64:	2000023d 	.word	0x2000023d
 8002e68:	200001ac 	.word	0x200001ac
 8002e6c:	20000240 	.word	0x20000240

08002e70 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	4603      	mov	r3, r0
 8002e78:	460a      	mov	r2, r1
 8002e7a:	71fb      	strb	r3, [r7, #7]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8002e80:	4b39      	ldr	r3, [pc, #228]	; (8002f68 <UnlinkTimer+0xf8>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	79fa      	ldrb	r2, [r7, #7]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d111      	bne.n	8002eb0 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002e8c:	4b36      	ldr	r3, [pc, #216]	; (8002f68 <UnlinkTimer+0xf8>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	4b36      	ldr	r3, [pc, #216]	; (8002f6c <UnlinkTimer+0xfc>)
 8002e94:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8002e96:	79fa      	ldrb	r2, [r7, #7]
 8002e98:	4935      	ldr	r1, [pc, #212]	; (8002f70 <UnlinkTimer+0x100>)
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	4413      	add	r3, r2
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	440b      	add	r3, r1
 8002ea4:	3315      	adds	r3, #21
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	4b2f      	ldr	r3, [pc, #188]	; (8002f68 <UnlinkTimer+0xf8>)
 8002eac:	701a      	strb	r2, [r3, #0]
 8002eae:	e03e      	b.n	8002f2e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002eb0:	79fa      	ldrb	r2, [r7, #7]
 8002eb2:	492f      	ldr	r1, [pc, #188]	; (8002f70 <UnlinkTimer+0x100>)
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	4413      	add	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	440b      	add	r3, r1
 8002ebe:	3314      	adds	r3, #20
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8002ec4:	79fa      	ldrb	r2, [r7, #7]
 8002ec6:	492a      	ldr	r1, [pc, #168]	; (8002f70 <UnlinkTimer+0x100>)
 8002ec8:	4613      	mov	r3, r2
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	4413      	add	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	440b      	add	r3, r1
 8002ed2:	3315      	adds	r3, #21
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8002ed8:	79f9      	ldrb	r1, [r7, #7]
 8002eda:	7bfa      	ldrb	r2, [r7, #15]
 8002edc:	4824      	ldr	r0, [pc, #144]	; (8002f70 <UnlinkTimer+0x100>)
 8002ede:	460b      	mov	r3, r1
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	440b      	add	r3, r1
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	4403      	add	r3, r0
 8002ee8:	3315      	adds	r3, #21
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	b2d8      	uxtb	r0, r3
 8002eee:	4920      	ldr	r1, [pc, #128]	; (8002f70 <UnlinkTimer+0x100>)
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	4413      	add	r3, r2
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	440b      	add	r3, r1
 8002efa:	3315      	adds	r3, #21
 8002efc:	4602      	mov	r2, r0
 8002efe:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002f00:	7bbb      	ldrb	r3, [r7, #14]
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d013      	beq.n	8002f2e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002f06:	79f9      	ldrb	r1, [r7, #7]
 8002f08:	7bba      	ldrb	r2, [r7, #14]
 8002f0a:	4819      	ldr	r0, [pc, #100]	; (8002f70 <UnlinkTimer+0x100>)
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	440b      	add	r3, r1
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	4403      	add	r3, r0
 8002f16:	3314      	adds	r3, #20
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	b2d8      	uxtb	r0, r3
 8002f1c:	4914      	ldr	r1, [pc, #80]	; (8002f70 <UnlinkTimer+0x100>)
 8002f1e:	4613      	mov	r3, r2
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	4413      	add	r3, r2
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	440b      	add	r3, r1
 8002f28:	3314      	adds	r3, #20
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8002f2e:	79fa      	ldrb	r2, [r7, #7]
 8002f30:	490f      	ldr	r1, [pc, #60]	; (8002f70 <UnlinkTimer+0x100>)
 8002f32:	4613      	mov	r3, r2
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	4413      	add	r3, r2
 8002f38:	00db      	lsls	r3, r3, #3
 8002f3a:	440b      	add	r3, r1
 8002f3c:	330c      	adds	r3, #12
 8002f3e:	2201      	movs	r2, #1
 8002f40:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8002f42:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <UnlinkTimer+0xf8>)
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b06      	cmp	r3, #6
 8002f4a:	d107      	bne.n	8002f5c <UnlinkTimer+0xec>
 8002f4c:	79bb      	ldrb	r3, [r7, #6]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d104      	bne.n	8002f5c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002f52:	4b08      	ldr	r3, [pc, #32]	; (8002f74 <UnlinkTimer+0x104>)
 8002f54:	f04f 32ff 	mov.w	r2, #4294967295
 8002f58:	601a      	str	r2, [r3, #0]
  }

  return;
 8002f5a:	bf00      	nop
 8002f5c:	bf00      	nop
}
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	2000023c 	.word	0x2000023c
 8002f6c:	2000023d 	.word	0x2000023d
 8002f70:	200001ac 	.word	0x200001ac
 8002f74:	20000240 	.word	0x20000240

08002f78 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8002f7e:	4b1a      	ldr	r3, [pc, #104]	; (8002fe8 <ReturnTimeElapsed+0x70>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f86:	d026      	beq.n	8002fd6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8002f88:	f7ff fe02 	bl	8002b90 <ReadRtcSsrValue>
 8002f8c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8002f8e:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <ReturnTimeElapsed+0x70>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d805      	bhi.n	8002fa4 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8002f98:	4b13      	ldr	r3, [pc, #76]	; (8002fe8 <ReturnTimeElapsed+0x70>)
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	607b      	str	r3, [r7, #4]
 8002fa2:	e00a      	b.n	8002fba <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8002fa4:	4b11      	ldr	r3, [pc, #68]	; (8002fec <ReturnTimeElapsed+0x74>)
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8002fb0:	4b0d      	ldr	r3, [pc, #52]	; (8002fe8 <ReturnTimeElapsed+0x70>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8002fba:	4b0d      	ldr	r3, [pc, #52]	; (8002ff0 <ReturnTimeElapsed+0x78>)
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	fb02 f303 	mul.w	r3, r2, r3
 8002fc6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002fc8:	4b0a      	ldr	r3, [pc, #40]	; (8002ff4 <ReturnTimeElapsed+0x7c>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	461a      	mov	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	40d3      	lsrs	r3, r2
 8002fd2:	607b      	str	r3, [r7, #4]
 8002fd4:	e001      	b.n	8002fda <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	b29b      	uxth	r3, r3
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	20000240 	.word	0x20000240
 8002fec:	20000b16 	.word	0x20000b16
 8002ff0:	20000b15 	.word	0x20000b15
 8002ff4:	20000b14 	.word	0x20000b14

08002ff8 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	4603      	mov	r3, r0
 8003000:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8003002:	88fb      	ldrh	r3, [r7, #6]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d108      	bne.n	800301a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8003008:	f7ff fdc2 	bl	8002b90 <ReadRtcSsrValue>
 800300c:	4602      	mov	r2, r0
 800300e:	4b24      	ldr	r3, [pc, #144]	; (80030a0 <RestartWakeupCounter+0xa8>)
 8003010:	601a      	str	r2, [r3, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8003012:	2003      	movs	r0, #3
 8003014:	f004 fe4f 	bl	8007cb6 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8003018:	e03e      	b.n	8003098 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800301a:	88fb      	ldrh	r3, [r7, #6]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d803      	bhi.n	8003028 <RestartWakeupCounter+0x30>
 8003020:	4b20      	ldr	r3, [pc, #128]	; (80030a4 <RestartWakeupCounter+0xac>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d002      	beq.n	800302e <RestartWakeupCounter+0x36>
      Value -= 1;
 8003028:	88fb      	ldrh	r3, [r7, #6]
 800302a:	3b01      	subs	r3, #1
 800302c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 800302e:	bf00      	nop
 8003030:	4b1d      	ldr	r3, [pc, #116]	; (80030a8 <RestartWakeupCounter+0xb0>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	2b00      	cmp	r3, #0
 800303e:	d0f7      	beq.n	8003030 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8003040:	4b19      	ldr	r3, [pc, #100]	; (80030a8 <RestartWakeupCounter+0xb0>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	b2da      	uxtb	r2, r3
 800304a:	4b17      	ldr	r3, [pc, #92]	; (80030a8 <RestartWakeupCounter+0xb0>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003054:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8003056:	4b15      	ldr	r3, [pc, #84]	; (80030ac <RestartWakeupCounter+0xb4>)
 8003058:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800305c:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800305e:	2003      	movs	r0, #3
 8003060:	f004 fe37 	bl	8007cd2 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8003064:	4b12      	ldr	r3, [pc, #72]	; (80030b0 <RestartWakeupCounter+0xb8>)
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	0c1b      	lsrs	r3, r3, #16
 800306a:	041b      	lsls	r3, r3, #16
 800306c:	88fa      	ldrh	r2, [r7, #6]
 800306e:	4910      	ldr	r1, [pc, #64]	; (80030b0 <RestartWakeupCounter+0xb8>)
 8003070:	4313      	orrs	r3, r2
 8003072:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8003074:	f7ff fd8c 	bl	8002b90 <ReadRtcSsrValue>
 8003078:	4602      	mov	r2, r0
 800307a:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <RestartWakeupCounter+0xa8>)
 800307c:	601a      	str	r2, [r3, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 800307e:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <RestartWakeupCounter+0xb0>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	4b08      	ldr	r3, [pc, #32]	; (80030a8 <RestartWakeupCounter+0xb0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003090:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8003092:	f3af 8000 	nop.w
  return ;
 8003096:	bf00      	nop
}
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	20000240 	.word	0x20000240
 80030a4:	20000b14 	.word	0x20000b14
 80030a8:	20000b10 	.word	0x20000b10
 80030ac:	58000800 	.word	0x58000800
 80030b0:	40002800 	.word	0x40002800

080030b4 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80030ba:	4b47      	ldr	r3, [pc, #284]	; (80031d8 <RescheduleTimerList+0x124>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c6:	d108      	bne.n	80030da <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 80030c8:	bf00      	nop
 80030ca:	4b44      	ldr	r3, [pc, #272]	; (80031dc <RescheduleTimerList+0x128>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f003 0304 	and.w	r3, r3, #4
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f7      	bne.n	80030ca <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 80030da:	4b40      	ldr	r3, [pc, #256]	; (80031dc <RescheduleTimerList+0x128>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	4b3e      	ldr	r3, [pc, #248]	; (80031dc <RescheduleTimerList+0x128>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ec:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 80030ee:	4b3c      	ldr	r3, [pc, #240]	; (80031e0 <RescheduleTimerList+0x12c>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80030f4:	7bfa      	ldrb	r2, [r7, #15]
 80030f6:	493b      	ldr	r1, [pc, #236]	; (80031e4 <RescheduleTimerList+0x130>)
 80030f8:	4613      	mov	r3, r2
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	4413      	add	r3, r2
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	440b      	add	r3, r1
 8003102:	3308      	adds	r3, #8
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8003108:	f7ff ff36 	bl	8002f78 <ReturnTimeElapsed>
 800310c:	4603      	mov	r3, r0
 800310e:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	429a      	cmp	r2, r3
 8003116:	d205      	bcs.n	8003124 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8003118:	2300      	movs	r3, #0
 800311a:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800311c:	4b32      	ldr	r3, [pc, #200]	; (80031e8 <RescheduleTimerList+0x134>)
 800311e:	2201      	movs	r2, #1
 8003120:	701a      	strb	r2, [r3, #0]
 8003122:	e04d      	b.n	80031c0 <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8003124:	88fb      	ldrh	r3, [r7, #6]
 8003126:	4a31      	ldr	r2, [pc, #196]	; (80031ec <RescheduleTimerList+0x138>)
 8003128:	8812      	ldrh	r2, [r2, #0]
 800312a:	b292      	uxth	r2, r2
 800312c:	4413      	add	r3, r2
 800312e:	461a      	mov	r2, r3
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	4293      	cmp	r3, r2
 8003134:	d906      	bls.n	8003144 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8003136:	4b2d      	ldr	r3, [pc, #180]	; (80031ec <RescheduleTimerList+0x138>)
 8003138:	881b      	ldrh	r3, [r3, #0]
 800313a:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 800313c:	4b2a      	ldr	r3, [pc, #168]	; (80031e8 <RescheduleTimerList+0x134>)
 800313e:	2200      	movs	r2, #0
 8003140:	701a      	strb	r2, [r3, #0]
 8003142:	e03d      	b.n	80031c0 <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	b29a      	uxth	r2, r3
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800314e:	4b26      	ldr	r3, [pc, #152]	; (80031e8 <RescheduleTimerList+0x134>)
 8003150:	2201      	movs	r2, #1
 8003152:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8003154:	e034      	b.n	80031c0 <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8003156:	7bfa      	ldrb	r2, [r7, #15]
 8003158:	4922      	ldr	r1, [pc, #136]	; (80031e4 <RescheduleTimerList+0x130>)
 800315a:	4613      	mov	r3, r2
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	4413      	add	r3, r2
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	440b      	add	r3, r1
 8003164:	3308      	adds	r3, #8
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	88fb      	ldrh	r3, [r7, #6]
 800316a:	429a      	cmp	r2, r3
 800316c:	d20a      	bcs.n	8003184 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 800316e:	7bfa      	ldrb	r2, [r7, #15]
 8003170:	491c      	ldr	r1, [pc, #112]	; (80031e4 <RescheduleTimerList+0x130>)
 8003172:	4613      	mov	r3, r2
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	4413      	add	r3, r2
 8003178:	00db      	lsls	r3, r3, #3
 800317a:	440b      	add	r3, r1
 800317c:	3308      	adds	r3, #8
 800317e:	2200      	movs	r2, #0
 8003180:	601a      	str	r2, [r3, #0]
 8003182:	e013      	b.n	80031ac <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8003184:	7bfa      	ldrb	r2, [r7, #15]
 8003186:	4917      	ldr	r1, [pc, #92]	; (80031e4 <RescheduleTimerList+0x130>)
 8003188:	4613      	mov	r3, r2
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	4413      	add	r3, r2
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	440b      	add	r3, r1
 8003192:	3308      	adds	r3, #8
 8003194:	6819      	ldr	r1, [r3, #0]
 8003196:	88fb      	ldrh	r3, [r7, #6]
 8003198:	7bfa      	ldrb	r2, [r7, #15]
 800319a:	1ac9      	subs	r1, r1, r3
 800319c:	4811      	ldr	r0, [pc, #68]	; (80031e4 <RescheduleTimerList+0x130>)
 800319e:	4613      	mov	r3, r2
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	4413      	add	r3, r2
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	4403      	add	r3, r0
 80031a8:	3308      	adds	r3, #8
 80031aa:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 80031ac:	7bfa      	ldrb	r2, [r7, #15]
 80031ae:	490d      	ldr	r1, [pc, #52]	; (80031e4 <RescheduleTimerList+0x130>)
 80031b0:	4613      	mov	r3, r2
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	4413      	add	r3, r2
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	440b      	add	r3, r1
 80031ba:	3315      	adds	r3, #21
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
 80031c2:	2b06      	cmp	r3, #6
 80031c4:	d1c7      	bne.n	8003156 <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80031c6:	89bb      	ldrh	r3, [r7, #12]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7ff ff15 	bl	8002ff8 <RestartWakeupCounter>

  return ;
 80031ce:	bf00      	nop
}
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40002800 	.word	0x40002800
 80031dc:	20000b10 	.word	0x20000b10
 80031e0:	2000023c 	.word	0x2000023c
 80031e4:	200001ac 	.word	0x200001ac
 80031e8:	20000244 	.word	0x20000244
 80031ec:	20000b18 	.word	0x20000b18

080031f0 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	6039      	str	r1, [r7, #0]
 80031fa:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 80031fc:	4a61      	ldr	r2, [pc, #388]	; (8003384 <HW_TS_Init+0x194>)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8003202:	4b60      	ldr	r3, [pc, #384]	; (8003384 <HW_TS_Init+0x194>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	22ca      	movs	r2, #202	; 0xca
 800320a:	625a      	str	r2, [r3, #36]	; 0x24
 800320c:	4b5d      	ldr	r3, [pc, #372]	; (8003384 <HW_TS_Init+0x194>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2253      	movs	r2, #83	; 0x53
 8003214:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003216:	4b5c      	ldr	r3, [pc, #368]	; (8003388 <HW_TS_Init+0x198>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	4a5b      	ldr	r2, [pc, #364]	; (8003388 <HW_TS_Init+0x198>)
 800321c:	f043 0320 	orr.w	r3, r3, #32
 8003220:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8003222:	4b59      	ldr	r3, [pc, #356]	; (8003388 <HW_TS_Init+0x198>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	b2db      	uxtb	r3, r3
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	b2db      	uxtb	r3, r3
 800322e:	f1c3 0304 	rsb	r3, r3, #4
 8003232:	b2da      	uxtb	r2, r3
 8003234:	4b55      	ldr	r3, [pc, #340]	; (800338c <HW_TS_Init+0x19c>)
 8003236:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8003238:	4b53      	ldr	r3, [pc, #332]	; (8003388 <HW_TS_Init+0x198>)
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003240:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8003244:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	fa92 f2a2 	rbit	r2, r2
 800324c:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	fab2 f282 	clz	r2, r2
 8003254:	b2d2      	uxtb	r2, r2
 8003256:	40d3      	lsrs	r3, r2
 8003258:	b2db      	uxtb	r3, r3
 800325a:	3301      	adds	r3, #1
 800325c:	b2da      	uxtb	r2, r3
 800325e:	4b4c      	ldr	r3, [pc, #304]	; (8003390 <HW_TS_Init+0x1a0>)
 8003260:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8003262:	4b49      	ldr	r3, [pc, #292]	; (8003388 <HW_TS_Init+0x198>)
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	b29b      	uxth	r3, r3
 8003268:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800326c:	b29b      	uxth	r3, r3
 800326e:	3301      	adds	r3, #1
 8003270:	b29a      	uxth	r2, r3
 8003272:	4b48      	ldr	r3, [pc, #288]	; (8003394 <HW_TS_Init+0x1a4>)
 8003274:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8003276:	4b47      	ldr	r3, [pc, #284]	; (8003394 <HW_TS_Init+0x1a4>)
 8003278:	881b      	ldrh	r3, [r3, #0]
 800327a:	3b01      	subs	r3, #1
 800327c:	4a44      	ldr	r2, [pc, #272]	; (8003390 <HW_TS_Init+0x1a0>)
 800327e:	7812      	ldrb	r2, [r2, #0]
 8003280:	fb02 f303 	mul.w	r3, r2, r3
 8003284:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003288:	4a40      	ldr	r2, [pc, #256]	; (800338c <HW_TS_Init+0x19c>)
 800328a:	7812      	ldrb	r2, [r2, #0]
 800328c:	40d3      	lsrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003296:	4293      	cmp	r3, r2
 8003298:	d904      	bls.n	80032a4 <HW_TS_Init+0xb4>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800329a:	4b3f      	ldr	r3, [pc, #252]	; (8003398 <HW_TS_Init+0x1a8>)
 800329c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80032a0:	801a      	strh	r2, [r3, #0]
 80032a2:	e003      	b.n	80032ac <HW_TS_Init+0xbc>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	4b3b      	ldr	r3, [pc, #236]	; (8003398 <HW_TS_Init+0x1a8>)
 80032aa:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80032ac:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80032b0:	f7ff fc5c 	bl	8002b6c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80032b4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80032b8:	f7ff fc44 	bl	8002b44 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d143      	bne.n	800334a <HW_TS_Init+0x15a>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80032c2:	4b36      	ldr	r3, [pc, #216]	; (800339c <HW_TS_Init+0x1ac>)
 80032c4:	2201      	movs	r2, #1
 80032c6:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80032c8:	4b35      	ldr	r3, [pc, #212]	; (80033a0 <HW_TS_Init+0x1b0>)
 80032ca:	f04f 32ff 	mov.w	r2, #4294967295
 80032ce:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80032d0:	2300      	movs	r3, #0
 80032d2:	75fb      	strb	r3, [r7, #23]
 80032d4:	e00c      	b.n	80032f0 <HW_TS_Init+0x100>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80032d6:	7dfa      	ldrb	r2, [r7, #23]
 80032d8:	4932      	ldr	r1, [pc, #200]	; (80033a4 <HW_TS_Init+0x1b4>)
 80032da:	4613      	mov	r3, r2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	4413      	add	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	440b      	add	r3, r1
 80032e4:	330c      	adds	r3, #12
 80032e6:	2200      	movs	r2, #0
 80032e8:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80032ea:	7dfb      	ldrb	r3, [r7, #23]
 80032ec:	3301      	adds	r3, #1
 80032ee:	75fb      	strb	r3, [r7, #23]
 80032f0:	7dfb      	ldrb	r3, [r7, #23]
 80032f2:	2b05      	cmp	r3, #5
 80032f4:	d9ef      	bls.n	80032d6 <HW_TS_Init+0xe6>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80032f6:	4b2c      	ldr	r3, [pc, #176]	; (80033a8 <HW_TS_Init+0x1b8>)
 80032f8:	2206      	movs	r2, #6
 80032fa:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 80032fc:	4b21      	ldr	r3, [pc, #132]	; (8003384 <HW_TS_Init+0x194>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	4b1f      	ldr	r3, [pc, #124]	; (8003384 <HW_TS_Init+0x194>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800330e:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8003310:	4b1c      	ldr	r3, [pc, #112]	; (8003384 <HW_TS_Init+0x194>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	b2da      	uxtb	r2, r3
 800331a:	4b1a      	ldr	r3, [pc, #104]	; (8003384 <HW_TS_Init+0x194>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003324:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8003326:	4b21      	ldr	r3, [pc, #132]	; (80033ac <HW_TS_Init+0x1bc>)
 8003328:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800332c:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 800332e:	2003      	movs	r0, #3
 8003330:	f004 fccf 	bl	8007cd2 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8003334:	4b13      	ldr	r3, [pc, #76]	; (8003384 <HW_TS_Init+0x194>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	689a      	ldr	r2, [r3, #8]
 800333c:	4b11      	ldr	r3, [pc, #68]	; (8003384 <HW_TS_Init+0x194>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003346:	609a      	str	r2, [r3, #8]
 8003348:	e00a      	b.n	8003360 <HW_TS_Init+0x170>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 800334a:	4b0e      	ldr	r3, [pc, #56]	; (8003384 <HW_TS_Init+0x194>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HW_TS_Init+0x170>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 800335a:	2003      	movs	r0, #3
 800335c:	f004 fcab 	bl	8007cb6 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8003360:	4b08      	ldr	r3, [pc, #32]	; (8003384 <HW_TS_Init+0x194>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	22ff      	movs	r2, #255	; 0xff
 8003368:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 800336a:	2200      	movs	r2, #0
 800336c:	2106      	movs	r1, #6
 800336e:	2003      	movs	r0, #3
 8003370:	f004 fc67 	bl	8007c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8003374:	2003      	movs	r0, #3
 8003376:	f004 fc7e 	bl	8007c76 <HAL_NVIC_EnableIRQ>

  return;
 800337a:	bf00      	nop
}
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20000b10 	.word	0x20000b10
 8003388:	40002800 	.word	0x40002800
 800338c:	20000b14 	.word	0x20000b14
 8003390:	20000b15 	.word	0x20000b15
 8003394:	20000b16 	.word	0x20000b16
 8003398:	20000b18 	.word	0x20000b18
 800339c:	20000244 	.word	0x20000244
 80033a0:	20000240 	.word	0x20000240
 80033a4:	200001ac 	.word	0x200001ac
 80033a8:	2000023c 	.word	0x2000023c
 80033ac:	58000800 	.word	0x58000800

080033b0 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b08b      	sub	sp, #44	; 0x2c
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	603b      	str	r3, [r7, #0]
 80033bc:	4613      	mov	r3, r2
 80033be:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033c6:	f3ef 8310 	mrs	r3, PRIMASK
 80033ca:	61fb      	str	r3, [r7, #28]
  return(result);
 80033cc:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80033ce:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80033d0:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80033d2:	e004      	b.n	80033de <HW_TS_Create+0x2e>
  {
    loop++;
 80033d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80033d8:	3301      	adds	r3, #1
 80033da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80033de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80033e2:	2b05      	cmp	r3, #5
 80033e4:	d80c      	bhi.n	8003400 <HW_TS_Create+0x50>
 80033e6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80033ea:	492b      	ldr	r1, [pc, #172]	; (8003498 <HW_TS_Create+0xe8>)
 80033ec:	4613      	mov	r3, r2
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	4413      	add	r3, r2
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	440b      	add	r3, r1
 80033f6:	330c      	adds	r3, #12
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1e9      	bne.n	80033d4 <HW_TS_Create+0x24>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8003400:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003404:	2b06      	cmp	r3, #6
 8003406:	d037      	beq.n	8003478 <HW_TS_Create+0xc8>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8003408:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800340c:	4922      	ldr	r1, [pc, #136]	; (8003498 <HW_TS_Create+0xe8>)
 800340e:	4613      	mov	r3, r2
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	4413      	add	r3, r2
 8003414:	00db      	lsls	r3, r3, #3
 8003416:	440b      	add	r3, r1
 8003418:	330c      	adds	r3, #12
 800341a:	2201      	movs	r2, #1
 800341c:	701a      	strb	r2, [r3, #0]
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8003428:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800342c:	491a      	ldr	r1, [pc, #104]	; (8003498 <HW_TS_Create+0xe8>)
 800342e:	4613      	mov	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4413      	add	r3, r2
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	440b      	add	r3, r1
 8003438:	3310      	adds	r3, #16
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 800343e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003442:	4915      	ldr	r1, [pc, #84]	; (8003498 <HW_TS_Create+0xe8>)
 8003444:	4613      	mov	r3, r2
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	4413      	add	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	440b      	add	r3, r1
 800344e:	330d      	adds	r3, #13
 8003450:	79fa      	ldrb	r2, [r7, #7]
 8003452:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8003454:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003458:	490f      	ldr	r1, [pc, #60]	; (8003498 <HW_TS_Create+0xe8>)
 800345a:	4613      	mov	r3, r2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	4413      	add	r3, r2
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	440b      	add	r3, r1
 8003464:	683a      	ldr	r2, [r7, #0]
 8003466:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800346e:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8003470:	2300      	movs	r3, #0
 8003472:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003476:	e007      	b.n	8003488 <HW_TS_Create+0xd8>
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f383 8810 	msr	PRIMASK, r3
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8003482:	2301      	movs	r3, #1
 8003484:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 8003488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800348c:	4618      	mov	r0, r3
 800348e:	372c      	adds	r7, #44	; 0x2c
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	200001ac 	.word	0x200001ac

0800349c <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034a6:	f3ef 8310 	mrs	r3, PRIMASK
 80034aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80034ac:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80034ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80034b0:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80034b2:	2003      	movs	r0, #3
 80034b4:	f004 fbed 	bl	8007c92 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80034b8:	4b37      	ldr	r3, [pc, #220]	; (8003598 <HW_TS_Stop+0xfc>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	22ca      	movs	r2, #202	; 0xca
 80034c0:	625a      	str	r2, [r3, #36]	; 0x24
 80034c2:	4b35      	ldr	r3, [pc, #212]	; (8003598 <HW_TS_Stop+0xfc>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2253      	movs	r2, #83	; 0x53
 80034ca:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80034cc:	79fa      	ldrb	r2, [r7, #7]
 80034ce:	4933      	ldr	r1, [pc, #204]	; (800359c <HW_TS_Stop+0x100>)
 80034d0:	4613      	mov	r3, r2
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	4413      	add	r3, r2
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	440b      	add	r3, r1
 80034da:	330c      	adds	r3, #12
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d148      	bne.n	8003576 <HW_TS_Stop+0xda>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	2100      	movs	r1, #0
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff fcc1 	bl	8002e70 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80034ee:	4b2c      	ldr	r3, [pc, #176]	; (80035a0 <HW_TS_Stop+0x104>)
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80034f4:	7cfb      	ldrb	r3, [r7, #19]
 80034f6:	2b06      	cmp	r3, #6
 80034f8:	d135      	bne.n	8003566 <HW_TS_Stop+0xca>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80034fa:	4b2a      	ldr	r3, [pc, #168]	; (80035a4 <HW_TS_Stop+0x108>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003506:	d108      	bne.n	800351a <HW_TS_Stop+0x7e>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8003508:	bf00      	nop
 800350a:	4b23      	ldr	r3, [pc, #140]	; (8003598 <HW_TS_Stop+0xfc>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f003 0304 	and.w	r3, r3, #4
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1f7      	bne.n	800350a <HW_TS_Stop+0x6e>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 800351a:	4b1f      	ldr	r3, [pc, #124]	; (8003598 <HW_TS_Stop+0xfc>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <HW_TS_Stop+0xfc>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800352c:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 800352e:	bf00      	nop
 8003530:	4b19      	ldr	r3, [pc, #100]	; (8003598 <HW_TS_Stop+0xfc>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0f7      	beq.n	8003530 <HW_TS_Stop+0x94>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8003540:	4b15      	ldr	r3, [pc, #84]	; (8003598 <HW_TS_Stop+0xfc>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	b2da      	uxtb	r2, r3
 800354a:	4b13      	ldr	r3, [pc, #76]	; (8003598 <HW_TS_Stop+0xfc>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003554:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8003556:	4b14      	ldr	r3, [pc, #80]	; (80035a8 <HW_TS_Stop+0x10c>)
 8003558:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800355c:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800355e:	2003      	movs	r0, #3
 8003560:	f004 fbb7 	bl	8007cd2 <HAL_NVIC_ClearPendingIRQ>
 8003564:	e007      	b.n	8003576 <HW_TS_Stop+0xda>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8003566:	4b11      	ldr	r3, [pc, #68]	; (80035ac <HW_TS_Stop+0x110>)
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	b2db      	uxtb	r3, r3
 800356c:	7cfa      	ldrb	r2, [r7, #19]
 800356e:	429a      	cmp	r2, r3
 8003570:	d001      	beq.n	8003576 <HW_TS_Stop+0xda>
    {
      RescheduleTimerList();
 8003572:	f7ff fd9f 	bl	80030b4 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8003576:	4b08      	ldr	r3, [pc, #32]	; (8003598 <HW_TS_Stop+0xfc>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	22ff      	movs	r2, #255	; 0xff
 800357e:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8003580:	2003      	movs	r0, #3
 8003582:	f004 fb78 	bl	8007c76 <HAL_NVIC_EnableIRQ>
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8003590:	bf00      	nop
}
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	20000b10 	.word	0x20000b10
 800359c:	200001ac 	.word	0x200001ac
 80035a0:	2000023c 	.word	0x2000023c
 80035a4:	40002800 	.word	0x40002800
 80035a8:	58000800 	.word	0x58000800
 80035ac:	2000023d 	.word	0x2000023d

080035b0 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	6039      	str	r1, [r7, #0]
 80035ba:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80035bc:	79fa      	ldrb	r2, [r7, #7]
 80035be:	493b      	ldr	r1, [pc, #236]	; (80036ac <HW_TS_Start+0xfc>)
 80035c0:	4613      	mov	r3, r2
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	4413      	add	r3, r2
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	440b      	add	r3, r1
 80035ca:	330c      	adds	r3, #12
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d103      	bne.n	80035dc <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff ff60 	bl	800349c <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035dc:	f3ef 8310 	mrs	r3, PRIMASK
 80035e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80035e2:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80035e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80035e6:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80035e8:	2003      	movs	r0, #3
 80035ea:	f004 fb52 	bl	8007c92 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80035ee:	4b30      	ldr	r3, [pc, #192]	; (80036b0 <HW_TS_Start+0x100>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	22ca      	movs	r2, #202	; 0xca
 80035f6:	625a      	str	r2, [r3, #36]	; 0x24
 80035f8:	4b2d      	ldr	r3, [pc, #180]	; (80036b0 <HW_TS_Start+0x100>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2253      	movs	r2, #83	; 0x53
 8003600:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8003602:	79fa      	ldrb	r2, [r7, #7]
 8003604:	4929      	ldr	r1, [pc, #164]	; (80036ac <HW_TS_Start+0xfc>)
 8003606:	4613      	mov	r3, r2
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	4413      	add	r3, r2
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	440b      	add	r3, r1
 8003610:	330c      	adds	r3, #12
 8003612:	2202      	movs	r2, #2
 8003614:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8003616:	79fa      	ldrb	r2, [r7, #7]
 8003618:	4924      	ldr	r1, [pc, #144]	; (80036ac <HW_TS_Start+0xfc>)
 800361a:	4613      	mov	r3, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	4413      	add	r3, r2
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	440b      	add	r3, r1
 8003624:	3308      	adds	r3, #8
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 800362a:	79fa      	ldrb	r2, [r7, #7]
 800362c:	491f      	ldr	r1, [pc, #124]	; (80036ac <HW_TS_Start+0xfc>)
 800362e:	4613      	mov	r3, r2
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	4413      	add	r3, r2
 8003634:	00db      	lsls	r3, r3, #3
 8003636:	440b      	add	r3, r1
 8003638:	3304      	adds	r3, #4
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff fb6b 	bl	8002d1c <linkTimer>
 8003646:	4603      	mov	r3, r0
 8003648:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 800364a:	4b1a      	ldr	r3, [pc, #104]	; (80036b4 <HW_TS_Start+0x104>)
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8003650:	4b19      	ldr	r3, [pc, #100]	; (80036b8 <HW_TS_Start+0x108>)
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	b2db      	uxtb	r3, r3
 8003656:	7c7a      	ldrb	r2, [r7, #17]
 8003658:	429a      	cmp	r2, r3
 800365a:	d002      	beq.n	8003662 <HW_TS_Start+0xb2>
  {
    RescheduleTimerList();
 800365c:	f7ff fd2a 	bl	80030b4 <RescheduleTimerList>
 8003660:	e013      	b.n	800368a <HW_TS_Start+0xda>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8003662:	79fa      	ldrb	r2, [r7, #7]
 8003664:	4911      	ldr	r1, [pc, #68]	; (80036ac <HW_TS_Start+0xfc>)
 8003666:	4613      	mov	r3, r2
 8003668:	005b      	lsls	r3, r3, #1
 800366a:	4413      	add	r3, r2
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	440b      	add	r3, r1
 8003670:	3308      	adds	r3, #8
 8003672:	6819      	ldr	r1, [r3, #0]
 8003674:	8a7b      	ldrh	r3, [r7, #18]
 8003676:	79fa      	ldrb	r2, [r7, #7]
 8003678:	1ac9      	subs	r1, r1, r3
 800367a:	480c      	ldr	r0, [pc, #48]	; (80036ac <HW_TS_Start+0xfc>)
 800367c:	4613      	mov	r3, r2
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	4413      	add	r3, r2
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	4403      	add	r3, r0
 8003686:	3308      	adds	r3, #8
 8003688:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 800368a:	4b09      	ldr	r3, [pc, #36]	; (80036b0 <HW_TS_Start+0x100>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	22ff      	movs	r2, #255	; 0xff
 8003692:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8003694:	2003      	movs	r0, #3
 8003696:	f004 faee 	bl	8007c76 <HAL_NVIC_EnableIRQ>
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80036a4:	bf00      	nop
}
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	200001ac 	.word	0x200001ac
 80036b0:	20000b10 	.word	0x20000b10
 80036b4:	2000023c 	.word	0x2000023c
 80036b8:	2000023d 	.word	0x2000023d

080036bc <HW_TS_RTC_ReadLeftTicksToCount>:

uint16_t HW_TS_RTC_ReadLeftTicksToCount(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c2:	f3ef 8310 	mrs	r3, PRIMASK
 80036c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80036c8:	68bb      	ldr	r3, [r7, #8]
  uint32_t primask_bit;
  uint16_t return_value, auro_reload_value, elapsed_time_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80036ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80036cc:	b672      	cpsid	i
  __disable_irq();                /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80036ce:	4b13      	ldr	r3, [pc, #76]	; (800371c <HW_TS_RTC_ReadLeftTicksToCount+0x60>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036da:	d112      	bne.n	8003702 <HW_TS_RTC_ReadLeftTicksToCount+0x46>
  {
    auro_reload_value = (uint32_t)(READ_BIT(RTC->WUTR, RTC_WUTR_WUT));
 80036dc:	4b0f      	ldr	r3, [pc, #60]	; (800371c <HW_TS_RTC_ReadLeftTicksToCount+0x60>)
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	81fb      	strh	r3, [r7, #14]

    elapsed_time_value = ReturnTimeElapsed();
 80036e2:	f7ff fc49 	bl	8002f78 <ReturnTimeElapsed>
 80036e6:	4603      	mov	r3, r0
 80036e8:	81bb      	strh	r3, [r7, #12]

    if(auro_reload_value > elapsed_time_value)
 80036ea:	89fa      	ldrh	r2, [r7, #14]
 80036ec:	89bb      	ldrh	r3, [r7, #12]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d904      	bls.n	80036fc <HW_TS_RTC_ReadLeftTicksToCount+0x40>
    {
      return_value = auro_reload_value - elapsed_time_value;
 80036f2:	89fa      	ldrh	r2, [r7, #14]
 80036f4:	89bb      	ldrh	r3, [r7, #12]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	82fb      	strh	r3, [r7, #22]
 80036fa:	e005      	b.n	8003708 <HW_TS_RTC_ReadLeftTicksToCount+0x4c>
    }
    else
    {
      return_value = 0;
 80036fc:	2300      	movs	r3, #0
 80036fe:	82fb      	strh	r3, [r7, #22]
 8003700:	e002      	b.n	8003708 <HW_TS_RTC_ReadLeftTicksToCount+0x4c>
    }
  }
  else
  {
    return_value = TIMER_LIST_EMPTY;
 8003702:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003706:	82fb      	strh	r3, [r7, #22]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f383 8810 	msr	PRIMASK, r3
  }

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return (return_value);
 8003712:	8afb      	ldrh	r3, [r7, #22]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3718      	adds	r7, #24
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40002800 	.word	0x40002800

08003720 <LL_AHB2_GRP1_EnableClock>:
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003728:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800372c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800372e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4313      	orrs	r3, r2
 8003736:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003738:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800373c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4013      	ands	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003744:	68fb      	ldr	r3, [r7, #12]
}
 8003746:	bf00      	nop
 8003748:	3714      	adds	r7, #20
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_USB
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003752:	b480      	push	{r7}
 8003754:	b085      	sub	sp, #20
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800375a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800375e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003760:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4313      	orrs	r3, r2
 8003768:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800376a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800376e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4013      	ands	r3, r2
 8003774:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003776:	68fb      	ldr	r3, [r7, #12]
}
 8003778:	bf00      	nop
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8003788:	4b1b      	ldr	r3, [pc, #108]	; (80037f8 <MX_I2C1_Init+0x74>)
 800378a:	4a1c      	ldr	r2, [pc, #112]	; (80037fc <MX_I2C1_Init+0x78>)
 800378c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00E27CAE;
 800378e:	4b1a      	ldr	r3, [pc, #104]	; (80037f8 <MX_I2C1_Init+0x74>)
 8003790:	4a1b      	ldr	r2, [pc, #108]	; (8003800 <MX_I2C1_Init+0x7c>)
 8003792:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003794:	4b18      	ldr	r3, [pc, #96]	; (80037f8 <MX_I2C1_Init+0x74>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800379a:	4b17      	ldr	r3, [pc, #92]	; (80037f8 <MX_I2C1_Init+0x74>)
 800379c:	2201      	movs	r2, #1
 800379e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037a0:	4b15      	ldr	r3, [pc, #84]	; (80037f8 <MX_I2C1_Init+0x74>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80037a6:	4b14      	ldr	r3, [pc, #80]	; (80037f8 <MX_I2C1_Init+0x74>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80037ac:	4b12      	ldr	r3, [pc, #72]	; (80037f8 <MX_I2C1_Init+0x74>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037b2:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <MX_I2C1_Init+0x74>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037b8:	4b0f      	ldr	r3, [pc, #60]	; (80037f8 <MX_I2C1_Init+0x74>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80037be:	480e      	ldr	r0, [pc, #56]	; (80037f8 <MX_I2C1_Init+0x74>)
 80037c0:	f005 f97c 	bl	8008abc <HAL_I2C_Init>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80037ca:	f000 fd73 	bl	80042b4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037ce:	2100      	movs	r1, #0
 80037d0:	4809      	ldr	r0, [pc, #36]	; (80037f8 <MX_I2C1_Init+0x74>)
 80037d2:	f007 f874 	bl	800a8be <HAL_I2CEx_ConfigAnalogFilter>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80037dc:	f000 fd6a 	bl	80042b4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80037e0:	2100      	movs	r1, #0
 80037e2:	4805      	ldr	r0, [pc, #20]	; (80037f8 <MX_I2C1_Init+0x74>)
 80037e4:	f007 f8b6 	bl	800a954 <HAL_I2CEx_ConfigDigitalFilter>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d001      	beq.n	80037f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80037ee:	f000 fd61 	bl	80042b4 <Error_Handler>
  }

}
 80037f2:	bf00      	nop
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	200281b8 	.word	0x200281b8
 80037fc:	40005400 	.word	0x40005400
 8003800:	00e27cae 	.word	0x00e27cae

08003804 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b088      	sub	sp, #32
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800380c:	f107 030c 	add.w	r3, r7, #12
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	605a      	str	r2, [r3, #4]
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	60da      	str	r2, [r3, #12]
 800381a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a13      	ldr	r2, [pc, #76]	; (8003870 <HAL_I2C_MspInit+0x6c>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d120      	bne.n	8003868 <HAL_I2C_MspInit+0x64>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003826:	2001      	movs	r0, #1
 8003828:	f7ff ff7a 	bl	8003720 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800382c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003830:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003832:	2312      	movs	r3, #18
 8003834:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003836:	2300      	movs	r3, #0
 8003838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800383a:	2300      	movs	r3, #0
 800383c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800383e:	2304      	movs	r3, #4
 8003840:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003842:	f107 030c 	add.w	r3, r7, #12
 8003846:	4619      	mov	r1, r3
 8003848:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800384c:	f004 ff64 	bl	8008718 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003850:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003854:	f7ff ff7d 	bl	8003752 <LL_APB1_GRP1_EnableClock>

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8003858:	2200      	movs	r2, #0
 800385a:	2105      	movs	r1, #5
 800385c:	201e      	movs	r0, #30
 800385e:	f004 f9f0 	bl	8007c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003862:	201e      	movs	r0, #30
 8003864:	f004 fa07 	bl	8007c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003868:	bf00      	nop
 800386a:	3720      	adds	r7, #32
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40005400 	.word	0x40005400

08003874 <InertialSensingTask>:
uint32_t enableActivities = 0x1F; //Enable all 9 possible activities including Unknown
uint8_t inertialEnabled = 0;

struct inertialData inertialPacket;

void InertialSensingTask(void *argument){
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
	inertialEnabled = 1;
 800387c:	4b35      	ldr	r3, [pc, #212]	; (8003954 <InertialSensingTask+0xe0>)
 800387e:	2201      	movs	r2, #1
 8003880:	701a      	strb	r2, [r3, #0]
#ifndef DONGLE_CODE
	IMU_begin(BNO080_ADDRESS, IMU_INT_Pin, IMU_INT_GPIO_Port);
#endif

	uint32_t evt = 0;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]

	while(1){

		/********* WAIT FOR START CONDITION FROM MASTER THREAD ************************/
		osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 8003886:	f04f 32ff 	mov.w	r2, #4294967295
 800388a:	2100      	movs	r1, #0
 800388c:	2001      	movs	r0, #1
 800388e:	f00a feed 	bl	800e66c <osThreadFlagsWait>

		// configure IMU
		osDelay(500);
 8003892:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003896:	f00a ff7d 	bl	800e794 <osDelay>
		IMU_enableRotationVector(ROT_VEC_PERIOD);
 800389a:	2064      	movs	r0, #100	; 0x64
 800389c:	f7fe fb48 	bl	8001f30 <IMU_enableRotationVector>
		osDelay(100);
 80038a0:	2064      	movs	r0, #100	; 0x64
 80038a2:	f00a ff77 	bl	800e794 <osDelay>
		IMU_enableActivityClassifier(ACT_CLASS_PERIOD , enableActivities, activityClasses);
 80038a6:	4b2c      	ldr	r3, [pc, #176]	; (8003958 <InertialSensingTask+0xe4>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a2c      	ldr	r2, [pc, #176]	; (800395c <InertialSensingTask+0xe8>)
 80038ac:	4619      	mov	r1, r3
 80038ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80038b2:	f7fe fb4b 	bl	8001f4c <IMU_enableActivityClassifier>

		// give some time for things to buffer
		// TODO: remove this to see if it still works fine
		osDelay(400);
 80038b6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80038ba:	f00a ff6b 	bl	800e794 <osDelay>

		while(1){

			// grab packets
			osDelay(100);
 80038be:	2064      	movs	r0, #100	; 0x64
 80038c0:	f00a ff68 	bl	800e794 <osDelay>
			osMessageQueueGet(rotationSampleQueueHandle, &inertialPacket.rotationMatrix, 0U, 100);
 80038c4:	4b26      	ldr	r3, [pc, #152]	; (8003960 <InertialSensingTask+0xec>)
 80038c6:	6818      	ldr	r0, [r3, #0]
 80038c8:	2364      	movs	r3, #100	; 0x64
 80038ca:	2200      	movs	r2, #0
 80038cc:	4925      	ldr	r1, [pc, #148]	; (8003964 <InertialSensingTask+0xf0>)
 80038ce:	f00b fc51 	bl	800f174 <osMessageQueueGet>
			osMessageQueueGet(activitySampleQueueHandle, &inertialPacket.activity, 0U, 0);
 80038d2:	4b25      	ldr	r3, [pc, #148]	; (8003968 <InertialSensingTask+0xf4>)
 80038d4:	6818      	ldr	r0, [r3, #0]
 80038d6:	2300      	movs	r3, #0
 80038d8:	2200      	movs	r2, #0
 80038da:	4924      	ldr	r1, [pc, #144]	; (800396c <InertialSensingTask+0xf8>)
 80038dc:	f00b fc4a 	bl	800f174 <osMessageQueueGet>
			osMessageQueuePut(inertialSensingQueueHandle, &inertialPacket, 0U, 0);
 80038e0:	4b23      	ldr	r3, [pc, #140]	; (8003970 <InertialSensingTask+0xfc>)
 80038e2:	6818      	ldr	r0, [r3, #0]
 80038e4:	2300      	movs	r3, #0
 80038e6:	2200      	movs	r2, #0
 80038e8:	491e      	ldr	r1, [pc, #120]	; (8003964 <InertialSensingTask+0xf0>)
 80038ea:	f00b fbcf 	bl	800f08c <osMessageQueuePut>

			if( HAL_GPIO_ReadPin(IMU_INT_GPIO_Port, IMU_INT_Pin) == GPIO_PIN_RESET) IMU_dataAvailable();
 80038ee:	2120      	movs	r1, #32
 80038f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038f4:	f005 f880 	bl	80089f8 <HAL_GPIO_ReadPin>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <InertialSensingTask+0x8e>
 80038fe:	f7fe f855 	bl	80019ac <IMU_dataAvailable>

			// check for break condition
			evt = osThreadFlagsWait (0x00000002U, osFlagsWaitAny, 0);
 8003902:	2200      	movs	r2, #0
 8003904:	2100      	movs	r1, #0
 8003906:	2002      	movs	r0, #2
 8003908:	f00a feb0 	bl	800e66c <osThreadFlagsWait>
 800390c:	60f8      	str	r0, [r7, #12]

			// stop timer and put thread in idle if signal was reset
			if( (evt & 0x00000002U) == 0x00000002U){
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0d2      	beq.n	80038be <InertialSensingTask+0x4a>

				// reset IMU
				IMU_softReset();
 8003918:	f7fe faaa 	bl	8001e70 <IMU_softReset>

				// give some time to ensure no interrupts are handled
				osDelay(500);
 800391c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003920:	f00a ff38 	bl	800e794 <osDelay>

				inertialEnabled = 0;
 8003924:	4b0b      	ldr	r3, [pc, #44]	; (8003954 <InertialSensingTask+0xe0>)
 8003926:	2200      	movs	r2, #0
 8003928:	701a      	strb	r2, [r3, #0]

				// empty queues
				osMessageQueueReset(inertialSensingQueueHandle);
 800392a:	4b11      	ldr	r3, [pc, #68]	; (8003970 <InertialSensingTask+0xfc>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f00b fc92 	bl	800f258 <osMessageQueueReset>
				osMessageQueueReset(activitySampleQueueHandle);
 8003934:	4b0c      	ldr	r3, [pc, #48]	; (8003968 <InertialSensingTask+0xf4>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4618      	mov	r0, r3
 800393a:	f00b fc8d 	bl	800f258 <osMessageQueueReset>
				osMessageQueueReset(rotationSampleQueueHandle);
 800393e:	4b08      	ldr	r3, [pc, #32]	; (8003960 <InertialSensingTask+0xec>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f00b fc88 	bl	800f258 <osMessageQueueReset>

				// clear any flags
				osThreadFlagsClear(0x0000000EU);
 8003948:	200e      	movs	r0, #14
 800394a:	f00a fe3f 	bl	800e5cc <osThreadFlagsClear>

				// exit and wait for next start condition
				break;
 800394e:	bf00      	nop
		osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 8003950:	e799      	b.n	8003886 <InertialSensingTask+0x12>
 8003952:	bf00      	nop
 8003954:	20000b1a 	.word	0x20000b1a
 8003958:	20000068 	.word	0x20000068
 800395c:	20028248 	.word	0x20028248
 8003960:	20027bd8 	.word	0x20027bd8
 8003964:	2002820c 	.word	0x2002820c
 8003968:	20027bbc 	.word	0x20027bbc
 800396c:	20028224 	.word	0x20028224
 8003970:	20027bc8 	.word	0x20027bc8

08003974 <HAL_GPIO_EXTI_Callback>:
		}
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	4603      	mov	r3, r0
 800397c:	80fb      	strh	r3, [r7, #6]
    // if interrupt is triggered, sample!
	// todo: only do when inertial measurements are enabled?
	if((GPIO_Pin == IMU_INT_Pin) && (inertialEnabled == 1)){
 800397e:	88fb      	ldrh	r3, [r7, #6]
 8003980:	2b20      	cmp	r3, #32
 8003982:	d105      	bne.n	8003990 <HAL_GPIO_EXTI_Callback+0x1c>
 8003984:	4b04      	ldr	r3, [pc, #16]	; (8003998 <HAL_GPIO_EXTI_Callback+0x24>)
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_GPIO_EXTI_Callback+0x1c>
		IMU_dataAvailable();
 800398c:	f7fe f80e 	bl	80019ac <IMU_dataAvailable>
	}
}
 8003990:	bf00      	nop
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	20000b1a 	.word	0x20000b1a

0800399c <_Input>:
#include "captivate_config.h"

PulseProcessor pulse_processor;
GeometryBuilder geometry_builder;

void _Input(Input *self, uint8_t input_idx){
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	460b      	mov	r3, r1
 80039a6:	70fb      	strb	r3, [r7, #3]
	_GeometryBuilder(&geometry_builder);
 80039a8:	480b      	ldr	r0, [pc, #44]	; (80039d8 <_Input+0x3c>)
 80039aa:	f7fe fd77 	bl	800249c <_GeometryBuilder>
	_PulseProcessor(&pulse_processor, 1);
 80039ae:	2101      	movs	r1, #1
 80039b0:	480a      	ldr	r0, [pc, #40]	; (80039dc <_Input+0x40>)
 80039b2:	f000 fed5 	bl	8004760 <_PulseProcessor>
	pulse_processor.next = &geometry_builder;
 80039b6:	4b09      	ldr	r3, [pc, #36]	; (80039dc <_Input+0x40>)
 80039b8:	4a07      	ldr	r2, [pc, #28]	; (80039d8 <_Input+0x3c>)
 80039ba:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
	self->next = &pulse_processor;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a06      	ldr	r2, [pc, #24]	; (80039dc <_Input+0x40>)
 80039c2:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
	self->input_idx_ = input_idx;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	78fa      	ldrb	r2, [r7, #3]
 80039ca:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408

}
 80039ce:	bf00      	nop
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	20028274 	.word	0x20028274
 80039dc:	200282fc 	.word	0x200282fc

080039e0 <PulseHandlerTask>:
volatile uint32_t count = 0;
Pulse p;
void PulseHandlerTask(void *argument){
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
	uint32_t evt = 0;
 80039e8:	2300      	movs	r3, #0
 80039ea:	60fb      	str	r3, [r7, #12]
	while(1){
		osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 80039ec:	f04f 32ff 	mov.w	r2, #4294967295
 80039f0:	2100      	movs	r1, #0
 80039f2:	2001      	movs	r0, #1
 80039f4:	f00a fe3a 	bl	800e66c <osThreadFlagsWait>
		//Start interrupt
//		HAL_NVIC_EnableIRQ(COMP_IRQn);
		HAL_TIM_Base_Start(&htim16);
 80039f8:	4818      	ldr	r0, [pc, #96]	; (8003a5c <PulseHandlerTask+0x7c>)
 80039fa:	f009 f9f5 	bl	800cde8 <HAL_TIM_Base_Start>
		HAL_COMP_Start(&hcomp1);
 80039fe:	4818      	ldr	r0, [pc, #96]	; (8003a60 <PulseHandlerTask+0x80>)
 8003a00:	f003 ff38 	bl	8007874 <HAL_COMP_Start>
		_Input(&input0, 0);
 8003a04:	2100      	movs	r1, #0
 8003a06:	4817      	ldr	r0, [pc, #92]	; (8003a64 <PulseHandlerTask+0x84>)
 8003a08:	f7ff ffc8 	bl	800399c <_Input>
		while(1){
			osMessageQueueGet (pulseQueueHandle, (void *) &p, NULL, osWaitForever);
 8003a0c:	4b16      	ldr	r3, [pc, #88]	; (8003a68 <PulseHandlerTask+0x88>)
 8003a0e:	6818      	ldr	r0, [r3, #0]
 8003a10:	f04f 33ff 	mov.w	r3, #4294967295
 8003a14:	2200      	movs	r2, #0
 8003a16:	4915      	ldr	r1, [pc, #84]	; (8003a6c <PulseHandlerTask+0x8c>)
 8003a18:	f00b fbac 	bl	800f174 <osMessageQueueGet>
			consume_pulse(input0.next, &p);
 8003a1c:	4b11      	ldr	r3, [pc, #68]	; (8003a64 <PulseHandlerTask+0x84>)
 8003a1e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8003a22:	4912      	ldr	r1, [pc, #72]	; (8003a6c <PulseHandlerTask+0x8c>)
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 fecf 	bl	80047c8 <consume_pulse>

			evt = osThreadFlagsWait(0x00000002U, osFlagsWaitAny, 0);
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	2002      	movs	r0, #2
 8003a30:	f00a fe1c 	bl	800e66c <osThreadFlagsWait>
 8003a34:	60f8      	str	r0, [r7, #12]
			if((evt & 0x00000002U) == 0x00000002U){
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0e5      	beq.n	8003a0c <PulseHandlerTask+0x2c>
				//Stop interrupt
//				HAL_NVIC_DisableIRQ(COMP_IRQn);
				HAL_COMP_Stop(&hcomp1);
 8003a40:	4807      	ldr	r0, [pc, #28]	; (8003a60 <PulseHandlerTask+0x80>)
 8003a42:	f003 ff61 	bl	8007908 <HAL_COMP_Stop>
				HAL_TIM_Base_Stop(&htim16);
 8003a46:	4805      	ldr	r0, [pc, #20]	; (8003a5c <PulseHandlerTask+0x7c>)
 8003a48:	f009 f9f8 	bl	800ce3c <HAL_TIM_Base_Stop>
				osMessageQueueReset(pulseQueueHandle);
 8003a4c:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <PulseHandlerTask+0x88>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f00b fc01 	bl	800f258 <osMessageQueueReset>
				break;
 8003a56:	bf00      	nop
		osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8003a58:	e7c8      	b.n	80039ec <PulseHandlerTask+0xc>
 8003a5a:	bf00      	nop
 8003a5c:	200287c4 	.word	0x200287c4
 8003a60:	20028028 	.word	0x20028028
 8003a64:	20027bdc 	.word	0x20027bdc
 8003a68:	20027ac4 	.word	0x20027ac4
 8003a6c:	20028254 	.word	0x20028254

08003a70 <get3D_location>:
}

VIVEVars vive_vars;
struct LogMessage statusMessage;

void get3D_location(void *arguments){
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]

	uint8_t blinkActive	= 0;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	73fb      	strb	r3, [r7, #15]

	// ensures semaphores are clear
	osSemaphoreAcquire(locCompleteHandle, 0);
 8003a7c:	4b30      	ldr	r3, [pc, #192]	; (8003b40 <get3D_location+0xd0>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2100      	movs	r1, #0
 8003a82:	4618      	mov	r0, r3
 8003a84:	f00b f9be 	bl	800ee04 <osSemaphoreAcquire>
	osSemaphoreAcquire(locNotifyHandle, 0);
 8003a88:	4b2e      	ldr	r3, [pc, #184]	; (8003b44 <get3D_location+0xd4>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f00b f9b8 	bl	800ee04 <osSemaphoreAcquire>

	osMessageQueueGet(statusQueueHandle, &statusMessage, 0U, osWaitForever);
 8003a94:	4b2c      	ldr	r3, [pc, #176]	; (8003b48 <get3D_location+0xd8>)
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	f04f 33ff 	mov.w	r3, #4294967295
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	492b      	ldr	r1, [pc, #172]	; (8003b4c <get3D_location+0xdc>)
 8003aa0:	f00b fb68 	bl	800f174 <osMessageQueueGet>
	if(statusMessage.blinkEnabled == 1){
 8003aa4:	4b29      	ldr	r3, [pc, #164]	; (8003b4c <get3D_location+0xdc>)
 8003aa6:	789b      	ldrb	r3, [r3, #2]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d116      	bne.n	8003ada <get3D_location+0x6a>
		osMessageQueuePut(statusQueueHandle, (void *) &statusMessage, 0U, 0);
 8003aac:	4b26      	ldr	r3, [pc, #152]	; (8003b48 <get3D_location+0xd8>)
 8003aae:	6818      	ldr	r0, [r3, #0]
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	4925      	ldr	r1, [pc, #148]	; (8003b4c <get3D_location+0xdc>)
 8003ab6:	f00b fae9 	bl	800f08c <osMessageQueuePut>

		blinkActive = 1;
 8003aba:	2301      	movs	r3, #1
 8003abc:	73fb      	strb	r3, [r7, #15]

		// disable blink if active
		osThreadFlagsSet(blinkTaskHandle, 0x00000002U);
 8003abe:	4b24      	ldr	r3, [pc, #144]	; (8003b50 <get3D_location+0xe0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2102      	movs	r1, #2
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f00a fd1f 	bl	800e508 <osThreadFlagsSet>

		// wait for blink thread to turn off
		//TODO: make safer by making a break condition
		osSemaphoreAcquire(locNotifyHandle, osWaitForever);
 8003aca:	4b1e      	ldr	r3, [pc, #120]	; (8003b44 <get3D_location+0xd4>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f04f 31ff 	mov.w	r1, #4294967295
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f00b f996 	bl	800ee04 <osSemaphoreAcquire>
 8003ad8:	e006      	b.n	8003ae8 <get3D_location+0x78>
	}
	else{
		osMessageQueuePut(statusQueueHandle, (void *) &statusMessage, 0U, 0);
 8003ada:	4b1b      	ldr	r3, [pc, #108]	; (8003b48 <get3D_location+0xd8>)
 8003adc:	6818      	ldr	r0, [r3, #0]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	491a      	ldr	r1, [pc, #104]	; (8003b4c <get3D_location+0xdc>)
 8003ae4:	f00b fad2 	bl	800f08c <osMessageQueuePut>
	}

	// stop blink code if running and hold I2C bus from being used
	// 		the timeout is to ensure to turn off the thread if no signal is seen
	//TODO: optimize the timeout
	osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8003ae8:	4b1a      	ldr	r3, [pc, #104]	; (8003b54 <get3D_location+0xe4>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f04f 31ff 	mov.w	r1, #4294967295
 8003af0:	4618      	mov	r0, r3
 8003af2:	f00b f987 	bl	800ee04 <osSemaphoreAcquire>

	// turn on 3D localization
	osThreadFlagsSet(pulseTaskHandle, 0x00000001U);
 8003af6:	4b18      	ldr	r3, [pc, #96]	; (8003b58 <get3D_location+0xe8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2101      	movs	r1, #1
 8003afc:	4618      	mov	r0, r3
 8003afe:	f00a fd03 	bl	800e508 <osThreadFlagsSet>

	// wait for completion
	osSemaphoreAcquire (locCompleteHandle, GET_3D_LOC_TIMEOUT);
 8003b02:	4b0f      	ldr	r3, [pc, #60]	; (8003b40 <get3D_location+0xd0>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f00b f97a 	bl	800ee04 <osSemaphoreAcquire>
#ifdef VIVE_THREAD_INFINITE_TIMEOUT
	osDelay(osWaitForever);
#endif

	// release I2C handle
	osSemaphoreRelease(messageI2C_LockHandle);
 8003b10:	4b10      	ldr	r3, [pc, #64]	; (8003b54 <get3D_location+0xe4>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f00b f9db 	bl	800eed0 <osSemaphoreRelease>

	// turn off 3D localization
	osThreadFlagsSet(pulseTaskHandle, 0x00000002U);
 8003b1a:	4b0f      	ldr	r3, [pc, #60]	; (8003b58 <get3D_location+0xe8>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2102      	movs	r1, #2
 8003b20:	4618      	mov	r0, r3
 8003b22:	f00a fcf1 	bl	800e508 <osThreadFlagsSet>

	if(blinkActive){
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d005      	beq.n	8003b38 <get3D_location+0xc8>
//		// wait for blink thread to turn off
//		//TODO: make safer by making a break condition
//		osSemaphoreAcquire(locNotifyHandle, osWaitForever);

		// enable blink thread
		osThreadFlagsSet(blinkTaskHandle, 0x00000001U);
 8003b2c:	4b08      	ldr	r3, [pc, #32]	; (8003b50 <get3D_location+0xe0>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2101      	movs	r1, #1
 8003b32:	4618      	mov	r0, r3
 8003b34:	f00a fce8 	bl	800e508 <osThreadFlagsSet>
	}

}
 8003b38:	bf00      	nop
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	20028000 	.word	0x20028000
 8003b44:	20028008 	.word	0x20028008
 8003b48:	20027bd4 	.word	0x20027bd4
 8003b4c:	20028020 	.word	0x20028020
 8003b50:	20027bb0 	.word	0x20027bb0
 8003b54:	20027bc4 	.word	0x20027bc4
 8003b58:	2002800c 	.word	0x2002800c

08003b5c <enqueue_pulse>:


void enqueue_pulse(Input *self, uint16_t start_time, uint16_t len){
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	460b      	mov	r3, r1
 8003b66:	807b      	strh	r3, [r7, #2]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	803b      	strh	r3, [r7, #0]
	Pulse p_in = {self->input_idx_, start_time, len};
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 8003b72:	723b      	strb	r3, [r7, #8]
 8003b74:	887b      	ldrh	r3, [r7, #2]
 8003b76:	817b      	strh	r3, [r7, #10]
 8003b78:	883b      	ldrh	r3, [r7, #0]
 8003b7a:	81bb      	strh	r3, [r7, #12]
	osMessageQueuePut(pulseQueueHandle, (const void *) &p_in, NULL, 0);
 8003b7c:	4b05      	ldr	r3, [pc, #20]	; (8003b94 <enqueue_pulse+0x38>)
 8003b7e:	6818      	ldr	r0, [r3, #0]
 8003b80:	f107 0108 	add.w	r1, r7, #8
 8003b84:	2300      	movs	r3, #0
 8003b86:	2200      	movs	r2, #0
 8003b88:	f00b fa80 	bl	800f08c <osMessageQueuePut>
//	count = osMessageQueueGetCount(pulseQueueHandle);
}
 8003b8c:	bf00      	nop
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	20027ac4 	.word	0x20027ac4

08003b98 <InterProcessorTask>:
extern struct LogPacket sensorPacket;
extern struct LogMessage togLogMessageReceived;
static const struct LogMessage nullMessage = {0};
struct LogMessage commandToSend;

void InterProcessorTask(void *argument){
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af02      	add	r7, sp, #8
 8003b9e:	6078      	str	r0, [r7, #4]
	uint32_t evt = 0;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60fb      	str	r3, [r7, #12]
	while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &nullMessage, sizeof(togLogMessageReceived), 100) != HAL_OK);
	osSemaphoreRelease(messageI2C_LockHandle);
#endif
	while(1){

		evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 8003ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba8:	2100      	movs	r1, #0
 8003baa:	2001      	movs	r0, #1
 8003bac:	f00a fd5e 	bl	800e66c <osThreadFlagsWait>
 8003bb0:	60f8      	str	r0, [r7, #12]

		// if signal was received successfully, start blink task
		if ( (evt & 0x00000001U) == 0x00000001U)  {
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f3      	beq.n	8003ba4 <InterProcessorTask+0xc>

			// tell secondary processor to start logging (in blocking mode)
			memcpy(&commandToSend, &togLogMessageReceived, sizeof(struct LogMessage));
 8003bbc:	4b66      	ldr	r3, [pc, #408]	; (8003d58 <InterProcessorTask+0x1c0>)
 8003bbe:	4a67      	ldr	r2, [pc, #412]	; (8003d5c <InterProcessorTask+0x1c4>)
 8003bc0:	6811      	ldr	r1, [r2, #0]
 8003bc2:	6019      	str	r1, [r3, #0]
 8003bc4:	8892      	ldrh	r2, [r2, #4]
 8003bc6:	809a      	strh	r2, [r3, #4]
//			osThreadFlagsClear(0x0000000FU);
			osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8003bc8:	4b65      	ldr	r3, [pc, #404]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f00b f917 	bl	800ee04 <osSemaphoreAcquire>
			while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &commandToSend, sizeof(togLogMessageReceived), 100) != HAL_OK);
 8003bd6:	bf00      	nop
 8003bd8:	2364      	movs	r3, #100	; 0x64
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	2306      	movs	r3, #6
 8003bde:	4a5e      	ldr	r2, [pc, #376]	; (8003d58 <InterProcessorTask+0x1c0>)
 8003be0:	21e6      	movs	r1, #230	; 0xe6
 8003be2:	4860      	ldr	r0, [pc, #384]	; (8003d64 <InterProcessorTask+0x1cc>)
 8003be4:	f004 fffa 	bl	8008bdc <HAL_I2C_Master_Transmit>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1f4      	bne.n	8003bd8 <InterProcessorTask+0x40>
			osDelay(100);
 8003bee:	2064      	movs	r0, #100	; 0x64
 8003bf0:	f00a fdd0 	bl	800e794 <osDelay>
			osSemaphoreRelease(messageI2C_LockHandle);
 8003bf4:	4b5a      	ldr	r3, [pc, #360]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f00b f969 	bl	800eed0 <osSemaphoreRelease>

			// message passing until told to stop
			while(1){

				// grab an event flag if available
				evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);
 8003bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8003c02:	2100      	movs	r1, #0
 8003c04:	2006      	movs	r0, #6
 8003c06:	f00a fd31 	bl	800e66c <osThreadFlagsWait>
 8003c0a:	60f8      	str	r0, [r7, #12]

				// if an interrupt is received indicating a message is waiting to be received
 				if( (evt & 0x00000004U) == 0x00000004U){
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d079      	beq.n	8003d0a <InterProcessorTask+0x172>

 					osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8003c16:	4b52      	ldr	r3, [pc, #328]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f04f 31ff 	mov.w	r1, #4294967295
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f00b f8f0 	bl	800ee04 <osSemaphoreAcquire>

 					// send command packet to MCU
 					while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &commandToSend, sizeof(struct LogMessage), 100) != HAL_OK){
 8003c24:	e00e      	b.n	8003c44 <InterProcessorTask+0xac>
 						osSemaphoreRelease(messageI2C_LockHandle);
 8003c26:	4b4e      	ldr	r3, [pc, #312]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f00b f950 	bl	800eed0 <osSemaphoreRelease>
 						osDelay(100);
 8003c30:	2064      	movs	r0, #100	; 0x64
 8003c32:	f00a fdaf 	bl	800e794 <osDelay>
 						osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8003c36:	4b4a      	ldr	r3, [pc, #296]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f04f 31ff 	mov.w	r1, #4294967295
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f00b f8e0 	bl	800ee04 <osSemaphoreAcquire>
 					while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &commandToSend, sizeof(struct LogMessage), 100) != HAL_OK){
 8003c44:	2364      	movs	r3, #100	; 0x64
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	2306      	movs	r3, #6
 8003c4a:	4a43      	ldr	r2, [pc, #268]	; (8003d58 <InterProcessorTask+0x1c0>)
 8003c4c:	21e6      	movs	r1, #230	; 0xe6
 8003c4e:	4845      	ldr	r0, [pc, #276]	; (8003d64 <InterProcessorTask+0x1cc>)
 8003c50:	f004 ffc4 	bl	8008bdc <HAL_I2C_Master_Transmit>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1e5      	bne.n	8003c26 <InterProcessorTask+0x8e>
// 					evt = osThreadFlagsWait(0x00000010U, osFlagsWaitAny, osWaitForever);
 					// ensure I2C is disabled
// 					HAL_I2C_Master_Abort_IT(&hi2c1, SECONDARY_MCU_ADDRESS << 1);

 					// clear receiving flag
 					osThreadFlagsClear(0x00000008U);
 8003c5a:	2008      	movs	r0, #8
 8003c5c:	f00a fcb6 	bl	800e5cc <osThreadFlagsClear>
 					// grab packet from secondary MCU
 					while(HAL_I2C_Master_Receive_IT(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &receivedPacket, sizeof(struct secondaryProcessorData)) != HAL_OK){
 8003c60:	e00e      	b.n	8003c80 <InterProcessorTask+0xe8>
 						osSemaphoreRelease(messageI2C_LockHandle);
 8003c62:	4b3f      	ldr	r3, [pc, #252]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f00b f932 	bl	800eed0 <osSemaphoreRelease>
 						osDelay(100);
 8003c6c:	2064      	movs	r0, #100	; 0x64
 8003c6e:	f00a fd91 	bl	800e794 <osDelay>
 						osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8003c72:	4b3b      	ldr	r3, [pc, #236]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f04f 31ff 	mov.w	r1, #4294967295
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f00b f8c2 	bl	800ee04 <osSemaphoreAcquire>
 					while(HAL_I2C_Master_Receive_IT(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &receivedPacket, sizeof(struct secondaryProcessorData)) != HAL_OK){
 8003c80:	2358      	movs	r3, #88	; 0x58
 8003c82:	4a39      	ldr	r2, [pc, #228]	; (8003d68 <InterProcessorTask+0x1d0>)
 8003c84:	21e6      	movs	r1, #230	; 0xe6
 8003c86:	4837      	ldr	r0, [pc, #220]	; (8003d64 <InterProcessorTask+0x1cc>)
 8003c88:	f005 f992 	bl	8008fb0 <HAL_I2C_Master_Receive_IT>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1e7      	bne.n	8003c62 <InterProcessorTask+0xca>
 					}
// 					taskEXIT_CRITICAL();
					// wait until packet is received
					evt = osThreadFlagsWait(0x0000000AU, osFlagsWaitAny, osWaitForever);
 8003c92:	f04f 32ff 	mov.w	r2, #4294967295
 8003c96:	2100      	movs	r1, #0
 8003c98:	200a      	movs	r0, #10
 8003c9a:	f00a fce7 	bl	800e66c <osThreadFlagsWait>
 8003c9e:	60f8      	str	r0, [r7, #12]
					// ensure I2C is disabled
//					HAL_I2C_Master_Abort_IT(&hi2c1, SECONDARY_MCU_ADDRESS << 1);

					osSemaphoreRelease(messageI2C_LockHandle);
 8003ca0:	4b2f      	ldr	r3, [pc, #188]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f00b f913 	bl	800eed0 <osSemaphoreRelease>


//					evt = osThreadFlagsWait(0x00000002U, osFlagsWaitAny, 0);
					// if thread was told to stop, break from while loop!
					if( (evt & 0x00000002U) == 0x00000002U ) break;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d14e      	bne.n	8003d52 <InterProcessorTask+0x1ba>

					// package received data into 100ms chunks and put in queue
					parsedPacket.tick_ms = receivedPacket.tick_ms;
 8003cb4:	4b2c      	ldr	r3, [pc, #176]	; (8003d68 <InterProcessorTask+0x1d0>)
 8003cb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cb8:	4a2c      	ldr	r2, [pc, #176]	; (8003d6c <InterProcessorTask+0x1d4>)
 8003cba:	6113      	str	r3, [r2, #16]
					parsedPacket.epoch = receivedPacket.epoch;
 8003cbc:	4b2a      	ldr	r3, [pc, #168]	; (8003d68 <InterProcessorTask+0x1d0>)
 8003cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cc0:	4a2a      	ldr	r2, [pc, #168]	; (8003d6c <InterProcessorTask+0x1d4>)
 8003cc2:	6153      	str	r3, [r2, #20]

					for(int i = 0; i < 5; i++)
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	60bb      	str	r3, [r7, #8]
 8003cc8:	e01c      	b.n	8003d04 <InterProcessorTask+0x16c>
					{
						memcpy(&parsedPacket.temple, &receivedPacket.temp.temple[i], sizeof(struct thermopileData));
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	00db      	lsls	r3, r3, #3
 8003cce:	4a26      	ldr	r2, [pc, #152]	; (8003d68 <InterProcessorTask+0x1d0>)
 8003cd0:	4413      	add	r3, r2
 8003cd2:	2208      	movs	r2, #8
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	4825      	ldr	r0, [pc, #148]	; (8003d6c <InterProcessorTask+0x1d4>)
 8003cd8:	f012 ffa4 	bl	8016c24 <memcpy>
						memcpy(&parsedPacket.nose, &receivedPacket.temp.nose[i], sizeof(struct thermopileData));
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	3305      	adds	r3, #5
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	4a21      	ldr	r2, [pc, #132]	; (8003d68 <InterProcessorTask+0x1d0>)
 8003ce4:	4413      	add	r3, r2
 8003ce6:	2208      	movs	r2, #8
 8003ce8:	4619      	mov	r1, r3
 8003cea:	4821      	ldr	r0, [pc, #132]	; (8003d70 <InterProcessorTask+0x1d8>)
 8003cec:	f012 ff9a 	bl	8016c24 <memcpy>

						// pass to master thread to handle
						osMessageQueuePut(interProcessorMsgQueueHandle, (void *) &parsedPacket, 0U, 0);
 8003cf0:	4b20      	ldr	r3, [pc, #128]	; (8003d74 <InterProcessorTask+0x1dc>)
 8003cf2:	6818      	ldr	r0, [r3, #0]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	491c      	ldr	r1, [pc, #112]	; (8003d6c <InterProcessorTask+0x1d4>)
 8003cfa:	f00b f9c7 	bl	800f08c <osMessageQueuePut>
					for(int i = 0; i < 5; i++)
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	3301      	adds	r3, #1
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	dddf      	ble.n	8003cca <InterProcessorTask+0x132>

					}
				}

				// stop thread and clear queues
				if( (evt & 0x00000002U) == 0x00000002U){
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f43f af74 	beq.w	8003bfe <InterProcessorTask+0x66>

					/// clear transmission flag
// 					osThreadFlagsClear(0x00000010U);
					// tell secondary processor to stop logging (in blocking mode)
					osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8003d16:	4b12      	ldr	r3, [pc, #72]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f04f 31ff 	mov.w	r1, #4294967295
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f00b f870 	bl	800ee04 <osSemaphoreAcquire>
					while(HAL_I2C_Master_Transmit(&hi2c1, SECONDARY_MCU_ADDRESS << 1, (uint8_t *) &nullMessage, sizeof(togLogMessageReceived), 100) != HAL_OK);
 8003d24:	bf00      	nop
 8003d26:	2364      	movs	r3, #100	; 0x64
 8003d28:	9300      	str	r3, [sp, #0]
 8003d2a:	2306      	movs	r3, #6
 8003d2c:	4a12      	ldr	r2, [pc, #72]	; (8003d78 <InterProcessorTask+0x1e0>)
 8003d2e:	21e6      	movs	r1, #230	; 0xe6
 8003d30:	480c      	ldr	r0, [pc, #48]	; (8003d64 <InterProcessorTask+0x1cc>)
 8003d32:	f004 ff53 	bl	8008bdc <HAL_I2C_Master_Transmit>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1f4      	bne.n	8003d26 <InterProcessorTask+0x18e>
					osSemaphoreRelease(messageI2C_LockHandle);
 8003d3c:	4b08      	ldr	r3, [pc, #32]	; (8003d60 <InterProcessorTask+0x1c8>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4618      	mov	r0, r3
 8003d42:	f00b f8c5 	bl	800eed0 <osSemaphoreRelease>
					// wait until transmit is complete
//					evt = osThreadFlagsWait(0x00000010U, osFlagsWaitAny, osWaitForever);

					// empty queue
					osMessageQueueReset(interProcessorMsgQueueHandle);
 8003d46:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <InterProcessorTask+0x1dc>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f00b fa84 	bl	800f258 <osMessageQueueReset>

					break;
 8003d50:	e000      	b.n	8003d54 <InterProcessorTask+0x1bc>
					if( (evt & 0x00000002U) == 0x00000002U ) break;
 8003d52:	bf00      	nop
		evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 8003d54:	e726      	b.n	8003ba4 <InterProcessorTask+0xc>
 8003d56:	bf00      	nop
 8003d58:	20028624 	.word	0x20028624
 8003d5c:	20027acc 	.word	0x20027acc
 8003d60:	20027bc4 	.word	0x20027bc4
 8003d64:	200281b8 	.word	0x200281b8
 8003d68:	200285cc 	.word	0x200285cc
 8003d6c:	2002862c 	.word	0x2002862c
 8003d70:	20028634 	.word	0x20028634
 8003d74:	20027bd0 	.word	0x20027bd0
 8003d78:	08018afc 	.word	0x08018afc

08003d7c <HAL_I2C_MasterTxCpltCallback>:
//	osThreadFlagsSet(interProcessorTaskHandle, 0x00000008U);
//}

volatile uint8_t test_1 = 0;
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
	// notify sending thread that message has been sent
//	osThreadFlagsSet(sendMsgToMainTaskHandle, 0x00000001U);
	osThreadFlagsSet(interProcTaskHandle, 0x00000010U);
 8003d84:	4b06      	ldr	r3, [pc, #24]	; (8003da0 <HAL_I2C_MasterTxCpltCallback+0x24>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2110      	movs	r1, #16
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f00a fbbc 	bl	800e508 <osThreadFlagsSet>
	test_1 = 1;
 8003d90:	4b04      	ldr	r3, [pc, #16]	; (8003da4 <HAL_I2C_MasterTxCpltCallback+0x28>)
 8003d92:	2201      	movs	r2, #1
 8003d94:	701a      	strb	r2, [r3, #0]
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	20028004 	.word	0x20028004
 8003da4:	20000b1b 	.word	0x20000b1b

08003da8 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
	// notify receiving thread that a message has been received
	osThreadFlagsSet(interProcTaskHandle, 0x00000008U);
 8003db0:	4b04      	ldr	r3, [pc, #16]	; (8003dc4 <HAL_I2C_MasterRxCpltCallback+0x1c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2108      	movs	r1, #8
 8003db6:	4618      	mov	r0, r3
 8003db8:	f00a fba6 	bl	800e508 <osThreadFlagsSet>
}
 8003dbc:	bf00      	nop
 8003dbe:	3708      	adds	r7, #8
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	20028004 	.word	0x20028004

08003dc8 <LL_AHB2_GRP1_EnableClock>:
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003dd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003de0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003de4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4013      	ands	r3, r2
 8003dea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003dec:	68fb      	ldr	r3, [r7, #12]
}
 8003dee:	bf00      	nop
 8003df0:	3714      	adds	r7, #20
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <setup_LP5523>:
const uint8_t packet_array[9] = {LOG_EN,LOG_EN,LOG_EN,LOG_EN,LOG_EN,LOG_EN,LOG_EN,LOG_EN,LOG_EN};
uint8_t deviceAddress;
uint8_t led_PWM[9] = {0};
uint8_t packet;

void setup_LP5523(uint8_t ADDR){
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b082      	sub	sp, #8
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	4603      	mov	r3, r0
 8003e02:	71fb      	strb	r3, [r7, #7]
//	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_D1_CNTRL_REG, 1, packet_array, 9, I2C_TIMEOUT) != HAL_OK);
	HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_D1_CNTRL_REG, 1, packet_array, 9, I2C_TIMEOUT);

	osSemaphoreRelease(messageI2C_LockHandle);
#else
	BSP_LED_Init(LED_BLUE);
 8003e04:	2000      	movs	r0, #0
 8003e06:	f000 f8d1 	bl	8003fac <BSP_LED_Init>
	BSP_LED_Init(LED_GREEN);
 8003e0a:	2001      	movs	r0, #1
 8003e0c:	f000 f8ce 	bl	8003fac <BSP_LED_Init>
	BSP_LED_Init(LED_RED);
 8003e10:	2002      	movs	r0, #2
 8003e12:	f000 f8cb 	bl	8003fac <BSP_LED_Init>
#endif
}
 8003e16:	bf00      	nop
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <FrontLightsSet>:
//
//  return true;
//}


void FrontLightsSet(union ColorComplex *setColors){
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]

	memcpy(led_left_PWM, setColors, 9);
 8003e28:	4b21      	ldr	r3, [pc, #132]	; (8003eb0 <FrontLightsSet+0x90>)
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	6810      	ldr	r0, [r2, #0]
 8003e2e:	6851      	ldr	r1, [r2, #4]
 8003e30:	c303      	stmia	r3!, {r0, r1}
 8003e32:	7a12      	ldrb	r2, [r2, #8]
 8003e34:	701a      	strb	r2, [r3, #0]
	memcpy(led_right_PWM, &(setColors->color[9]), 9);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f103 0209 	add.w	r2, r3, #9
 8003e3c:	4b1d      	ldr	r3, [pc, #116]	; (8003eb4 <FrontLightsSet+0x94>)
 8003e3e:	6810      	ldr	r0, [r2, #0]
 8003e40:	6851      	ldr	r1, [r2, #4]
 8003e42:	c303      	stmia	r3!, {r0, r1}
 8003e44:	7a12      	ldrb	r2, [r2, #8]
 8003e46:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_RIGHT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_right_PWM, 9, I2C_TIMEOUT);
	osSemaphoreRelease(messageI2C_LockHandle);
#endif

#ifdef DONGLE_CODE
	    	if(led_left_PWM[LED_LEFT_TOP_R] > 0)
 8003e48:	4b19      	ldr	r3, [pc, #100]	; (8003eb0 <FrontLightsSet+0x90>)
 8003e4a:	79db      	ldrb	r3, [r3, #7]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d005      	beq.n	8003e5c <FrontLightsSet+0x3c>
	    	{
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8003e50:	2201      	movs	r2, #1
 8003e52:	2102      	movs	r1, #2
 8003e54:	4818      	ldr	r0, [pc, #96]	; (8003eb8 <FrontLightsSet+0x98>)
 8003e56:	f004 fde7 	bl	8008a28 <HAL_GPIO_WritePin>
 8003e5a:	e004      	b.n	8003e66 <FrontLightsSet+0x46>

	    	}
	    	else
			{
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2102      	movs	r1, #2
 8003e60:	4815      	ldr	r0, [pc, #84]	; (8003eb8 <FrontLightsSet+0x98>)
 8003e62:	f004 fde1 	bl	8008a28 <HAL_GPIO_WritePin>
			}

	    	// if 1
	    	if (led_left_PWM[LED_LEFT_TOP_B] > 0)
 8003e66:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <FrontLightsSet+0x90>)
 8003e68:	789b      	ldrb	r3, [r3, #2]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d006      	beq.n	8003e7c <FrontLightsSet+0x5c>
	    	{
	    		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8003e6e:	2201      	movs	r2, #1
 8003e70:	2110      	movs	r1, #16
 8003e72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e76:	f004 fdd7 	bl	8008a28 <HAL_GPIO_WritePin>
 8003e7a:	e005      	b.n	8003e88 <FrontLightsSet+0x68>
			}
	    	else
			{
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	2110      	movs	r1, #16
 8003e80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e84:	f004 fdd0 	bl	8008a28 <HAL_GPIO_WritePin>
			}

	    	//if 2
	    	if (led_left_PWM[LED_LEFT_TOP_G] > 0)
 8003e88:	4b09      	ldr	r3, [pc, #36]	; (8003eb0 <FrontLightsSet+0x90>)
 8003e8a:	78db      	ldrb	r3, [r3, #3]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d005      	beq.n	8003e9c <FrontLightsSet+0x7c>
	    	{
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8003e90:	2201      	movs	r2, #1
 8003e92:	2101      	movs	r1, #1
 8003e94:	4808      	ldr	r0, [pc, #32]	; (8003eb8 <FrontLightsSet+0x98>)
 8003e96:	f004 fdc7 	bl	8008a28 <HAL_GPIO_WritePin>
	    	else
	    	{
	    		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
	    	}
#endif
}
 8003e9a:	e004      	b.n	8003ea6 <FrontLightsSet+0x86>
	    		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	2102      	movs	r1, #2
 8003ea0:	4805      	ldr	r0, [pc, #20]	; (8003eb8 <FrontLightsSet+0x98>)
 8003ea2:	f004 fdc1 	bl	8008a28 <HAL_GPIO_WritePin>
}
 8003ea6:	bf00      	nop
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000b1c 	.word	0x20000b1c
 8003eb4:	20000b28 	.word	0x20000b28
 8003eb8:	48000400 	.word	0x48000400

08003ebc <ThreadFrontLightsTask>:
    };

struct test_color tempComplexLight;

void ThreadFrontLightsTask(void *argument)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b08a      	sub	sp, #40	; 0x28
 8003ec0:	af04      	add	r7, sp, #16
 8003ec2:	6078      	str	r0, [r7, #4]

//	osDelay(1); // added delay because it seems that semaphores arent fully initialized and code stalls when releasing semaphore
//#ifndef DONGLE_CODE
	setup_LP5523(LIS3DH_LEFT_ADDRESS);
 8003ec4:	2034      	movs	r0, #52	; 0x34
 8003ec6:	f7ff ff98 	bl	8003dfa <setup_LP5523>
	setup_LP5523(LIS3DH_RIGHT_ADDRESS);
 8003eca:	2035      	movs	r0, #53	; 0x35
 8003ecc:	f7ff ff95 	bl	8003dfa <setup_LP5523>

	uint32_t lightsSimpleMessageReceived;

	while(1){

		lightsSimpleMessageReceived = 0;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	60fb      	str	r3, [r7, #12]
//		tempComplexLight.right_side_r = 150;
//		tempComplexLight.right_top_r = 150;
//
//		FrontLightsSet(&tempComplexLight);

		osDelay(1);
 8003ed4:	2001      	movs	r0, #1
 8003ed6:	f00a fc5d 	bl	800e794 <osDelay>

		osMessageQueueGet(lightsSimpleQueueHandle, &lightsSimpleMessageReceived, 0U, osWaitForever);
 8003eda:	4b2f      	ldr	r3, [pc, #188]	; (8003f98 <ThreadFrontLightsTask+0xdc>)
 8003edc:	6818      	ldr	r0, [r3, #0]
 8003ede:	f107 010c 	add.w	r1, r7, #12
 8003ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f00b f944 	bl	800f174 <osMessageQueueGet>

		for(int i = 0; i<= 8; i++){
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]
 8003ef0:	e011      	b.n	8003f16 <ThreadFrontLightsTask+0x5a>
			led_left_PWM[i] = (lightsSimpleMessageReceived & 0x01) * 255;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	425b      	negs	r3, r3
 8003efe:	b2d9      	uxtb	r1, r3
 8003f00:	4a26      	ldr	r2, [pc, #152]	; (8003f9c <ThreadFrontLightsTask+0xe0>)
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	4413      	add	r3, r2
 8003f06:	460a      	mov	r2, r1
 8003f08:	701a      	strb	r2, [r3, #0]
			lightsSimpleMessageReceived = lightsSimpleMessageReceived >> 1;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	085b      	lsrs	r3, r3, #1
 8003f0e:	60fb      	str	r3, [r7, #12]
		for(int i = 0; i<= 8; i++){
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	3301      	adds	r3, #1
 8003f14:	617b      	str	r3, [r7, #20]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	ddea      	ble.n	8003ef2 <ThreadFrontLightsTask+0x36>
		}

		for(int i = 0; i<= 8; i++){
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	613b      	str	r3, [r7, #16]
 8003f20:	e011      	b.n	8003f46 <ThreadFrontLightsTask+0x8a>
			led_right_PWM[i] = (lightsSimpleMessageReceived & 0x01) * 255;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	425b      	negs	r3, r3
 8003f2e:	b2d9      	uxtb	r1, r3
 8003f30:	4a1b      	ldr	r2, [pc, #108]	; (8003fa0 <ThreadFrontLightsTask+0xe4>)
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	4413      	add	r3, r2
 8003f36:	460a      	mov	r2, r1
 8003f38:	701a      	strb	r2, [r3, #0]
			lightsSimpleMessageReceived = lightsSimpleMessageReceived >> 1;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	085b      	lsrs	r3, r3, #1
 8003f3e:	60fb      	str	r3, [r7, #12]
		for(int i = 0; i<= 8; i++){
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	3301      	adds	r3, #1
 8003f44:	613b      	str	r3, [r7, #16]
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	ddea      	ble.n	8003f22 <ThreadFrontLightsTask+0x66>
		}

		osSemaphoreAcquire(messageI2C_LockHandle, osWaitForever);
 8003f4c:	4b15      	ldr	r3, [pc, #84]	; (8003fa4 <ThreadFrontLightsTask+0xe8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f04f 31ff 	mov.w	r1, #4294967295
 8003f54:	4618      	mov	r0, r3
 8003f56:	f00a ff55 	bl	800ee04 <osSemaphoreAcquire>
		HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_LEFT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_left_PWM, 9, I2C_TIMEOUT);
 8003f5a:	2364      	movs	r3, #100	; 0x64
 8003f5c:	9302      	str	r3, [sp, #8]
 8003f5e:	2309      	movs	r3, #9
 8003f60:	9301      	str	r3, [sp, #4]
 8003f62:	4b0e      	ldr	r3, [pc, #56]	; (8003f9c <ThreadFrontLightsTask+0xe0>)
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	2301      	movs	r3, #1
 8003f68:	2216      	movs	r2, #22
 8003f6a:	2168      	movs	r1, #104	; 0x68
 8003f6c:	480e      	ldr	r0, [pc, #56]	; (8003fa8 <ThreadFrontLightsTask+0xec>)
 8003f6e:	f005 f88f 	bl	8009090 <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_RIGHT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_right_PWM, 9, I2C_TIMEOUT);
 8003f72:	2364      	movs	r3, #100	; 0x64
 8003f74:	9302      	str	r3, [sp, #8]
 8003f76:	2309      	movs	r3, #9
 8003f78:	9301      	str	r3, [sp, #4]
 8003f7a:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <ThreadFrontLightsTask+0xe4>)
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	2301      	movs	r3, #1
 8003f80:	2216      	movs	r2, #22
 8003f82:	216a      	movs	r1, #106	; 0x6a
 8003f84:	4808      	ldr	r0, [pc, #32]	; (8003fa8 <ThreadFrontLightsTask+0xec>)
 8003f86:	f005 f883 	bl	8009090 <HAL_I2C_Mem_Write>
		osSemaphoreRelease(messageI2C_LockHandle);
 8003f8a:	4b06      	ldr	r3, [pc, #24]	; (8003fa4 <ThreadFrontLightsTask+0xe8>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f00a ff9e 	bl	800eed0 <osSemaphoreRelease>
		lightsSimpleMessageReceived = 0;
 8003f94:	e79c      	b.n	8003ed0 <ThreadFrontLightsTask+0x14>
 8003f96:	bf00      	nop
 8003f98:	20027bcc 	.word	0x20027bcc
 8003f9c:	20000b1c 	.word	0x20000b1c
 8003fa0:	20000b28 	.word	0x20000b28
 8003fa4:	20027bc4 	.word	0x20027bc4
 8003fa8:	200281b8 	.word	0x200281b8

08003fac <BSP_LED_Init>:
  *          This parameter can be one of the following values:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b088      	sub	sp, #32
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8003fb6:	f107 030c 	add.w	r3, r7, #12
 8003fba:	2200      	movs	r2, #0
 8003fbc:	601a      	str	r2, [r3, #0]
 8003fbe:	605a      	str	r2, [r3, #4]
 8003fc0:	609a      	str	r2, [r3, #8]
 8003fc2:	60da      	str	r2, [r3, #12]
 8003fc4:	611a      	str	r2, [r3, #16]

  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8003fc6:	79fb      	ldrb	r3, [r7, #7]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d103      	bne.n	8003fd4 <BSP_LED_Init+0x28>
 8003fcc:	2001      	movs	r0, #1
 8003fce:	f7ff fefb 	bl	8003dc8 <LL_AHB2_GRP1_EnableClock>
 8003fd2:	e00c      	b.n	8003fee <BSP_LED_Init+0x42>
 8003fd4:	79fb      	ldrb	r3, [r7, #7]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d103      	bne.n	8003fe2 <BSP_LED_Init+0x36>
 8003fda:	2002      	movs	r0, #2
 8003fdc:	f7ff fef4 	bl	8003dc8 <LL_AHB2_GRP1_EnableClock>
 8003fe0:	e005      	b.n	8003fee <BSP_LED_Init+0x42>
 8003fe2:	79fb      	ldrb	r3, [r7, #7]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d102      	bne.n	8003fee <BSP_LED_Init+0x42>
 8003fe8:	2002      	movs	r0, #2
 8003fea:	f7ff feed 	bl	8003dc8 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN_DONGLE[Led];
 8003fee:	79fb      	ldrb	r3, [r7, #7]
 8003ff0:	4a11      	ldr	r2, [pc, #68]	; (8004038 <BSP_LED_Init+0x8c>)
 8003ff2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ff6:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004000:	2302      	movs	r3, #2
 8004002:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(GPIO_PORT_DONGLE[Led], &gpioinitstruct);
 8004004:	79fb      	ldrb	r3, [r7, #7]
 8004006:	4a0d      	ldr	r2, [pc, #52]	; (800403c <BSP_LED_Init+0x90>)
 8004008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800400c:	f107 020c 	add.w	r2, r7, #12
 8004010:	4611      	mov	r1, r2
 8004012:	4618      	mov	r0, r3
 8004014:	f004 fb80 	bl	8008718 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIO_PORT_DONGLE[Led], GPIO_PIN_DONGLE[Led], GPIO_PIN_RESET);
 8004018:	79fb      	ldrb	r3, [r7, #7]
 800401a:	4a08      	ldr	r2, [pc, #32]	; (800403c <BSP_LED_Init+0x90>)
 800401c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	4a05      	ldr	r2, [pc, #20]	; (8004038 <BSP_LED_Init+0x8c>)
 8004024:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004028:	2200      	movs	r2, #0
 800402a:	4619      	mov	r1, r3
 800402c:	f004 fcfc 	bl	8008a28 <HAL_GPIO_WritePin>
}
 8004030:	bf00      	nop
 8004032:	3720      	adds	r7, #32
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	08018b04 	.word	0x08018b04
 800403c:	2000006c 	.word	0x2000006c

08004040 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	4603      	mov	r3, r0
 8004048:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT_DONGLE[Led], GPIO_PIN_DONGLE[Led], GPIO_PIN_SET);
 800404a:	79fb      	ldrb	r3, [r7, #7]
 800404c:	4a07      	ldr	r2, [pc, #28]	; (800406c <BSP_LED_On+0x2c>)
 800404e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004052:	79fb      	ldrb	r3, [r7, #7]
 8004054:	4a06      	ldr	r2, [pc, #24]	; (8004070 <BSP_LED_On+0x30>)
 8004056:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800405a:	2201      	movs	r2, #1
 800405c:	4619      	mov	r1, r3
 800405e:	f004 fce3 	bl	8008a28 <HAL_GPIO_WritePin>
}
 8004062:	bf00      	nop
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	2000006c 	.word	0x2000006c
 8004070:	08018b04 	.word	0x08018b04

08004074 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	4603      	mov	r3, r0
 800407c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT_DONGLE[Led], GPIO_PIN_DONGLE[Led], GPIO_PIN_RESET);
 800407e:	79fb      	ldrb	r3, [r7, #7]
 8004080:	4a07      	ldr	r2, [pc, #28]	; (80040a0 <BSP_LED_Off+0x2c>)
 8004082:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004086:	79fb      	ldrb	r3, [r7, #7]
 8004088:	4a06      	ldr	r2, [pc, #24]	; (80040a4 <BSP_LED_Off+0x30>)
 800408a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800408e:	2200      	movs	r2, #0
 8004090:	4619      	mov	r1, r3
 8004092:	f004 fcc9 	bl	8008a28 <HAL_GPIO_WritePin>
}
 8004096:	bf00      	nop
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	2000006c 	.word	0x2000006c
 80040a4:	08018b04 	.word	0x08018b04

080040a8 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	4603      	mov	r3, r0
 80040b0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT_DONGLE[Led], GPIO_PIN_DONGLE[Led]);
 80040b2:	79fb      	ldrb	r3, [r7, #7]
 80040b4:	4a06      	ldr	r2, [pc, #24]	; (80040d0 <BSP_LED_Toggle+0x28>)
 80040b6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80040ba:	79fb      	ldrb	r3, [r7, #7]
 80040bc:	4a05      	ldr	r2, [pc, #20]	; (80040d4 <BSP_LED_Toggle+0x2c>)
 80040be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040c2:	4619      	mov	r1, r3
 80040c4:	f004 fcc8 	bl	8008a58 <HAL_GPIO_TogglePin>
}
 80040c8:	bf00      	nop
 80040ca:	3708      	adds	r7, #8
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	2000006c 	.word	0x2000006c
 80040d4:	08018b04 	.word	0x08018b04

080040d8 <LL_RCC_LSE_SetDriveCapability>:
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80040e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e8:	f023 0218 	bic.w	r2, r3, #24
 80040ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004108:	f002 f836 	bl	8006178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800410c:	f000 f81c 	bl	8004148 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004110:	f7fe fc9a 	bl	8002a48 <MX_GPIO_Init>
  MX_DMA_Init();
 8004114:	f7fd fc37 	bl	8001986 <MX_DMA_Init>
  MX_ADC1_Init();
 8004118:	f7fc fe92 	bl	8000e40 <MX_ADC1_Init>
  MX_RTC_Init();
 800411c:	f000 fe76 	bl	8004e0c <MX_RTC_Init>
  MX_TIM2_Init();
 8004120:	f001 fad4 	bl	80056cc <MX_TIM2_Init>
  MX_RF_Init();
 8004124:	f000 fe5a 	bl	8004ddc <MX_RF_Init>
  MX_I2C1_Init();
 8004128:	f7ff fb2c 	bl	8003784 <MX_I2C1_Init>
  MX_COMP1_Init();
 800412c:	f7fd fb18 	bl	8001760 <MX_COMP1_Init>
  MX_TIM16_Init();
 8004130:	f001 fb42 	bl	80057b8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  MX_TSC_Init();
 8004134:	f001 ff5e 	bl	8005ff4 <MX_TSC_Init>

  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 8004138:	f00a f8d2 	bl	800e2e0 <osKernelInitialize>

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800413c:	f7fd f8b0 	bl	80012a0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8004140:	f00a f902 	bl	800e348 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8004144:	e7fe      	b.n	8004144 <main+0x40>
	...

08004148 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b0ae      	sub	sp, #184	; 0xb8
 800414c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800414e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004152:	2248      	movs	r2, #72	; 0x48
 8004154:	2100      	movs	r1, #0
 8004156:	4618      	mov	r0, r3
 8004158:	f012 fd6f 	bl	8016c3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800415c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
 8004164:	605a      	str	r2, [r3, #4]
 8004166:	609a      	str	r2, [r3, #8]
 8004168:	60da      	str	r2, [r3, #12]
 800416a:	611a      	str	r2, [r3, #16]
 800416c:	615a      	str	r2, [r3, #20]
 800416e:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004170:	1d3b      	adds	r3, r7, #4
 8004172:	2250      	movs	r2, #80	; 0x50
 8004174:	2100      	movs	r1, #0
 8004176:	4618      	mov	r0, r3
 8004178:	f012 fd5f 	bl	8016c3a <memset>

  /** Macro to configure the PLL multiplication factor 
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 800417c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004186:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800418a:	f043 0310 	orr.w	r3, r3, #16
 800418e:	60d3      	str	r3, [r2, #12]
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8004190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800419a:	f043 0303 	orr.w	r3, r3, #3
 800419e:	60d3      	str	r3, [r2, #12]
  /** Configure LSE Drive Capability 
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80041a0:	2000      	movs	r0, #0
 80041a2:	f7ff ff99 	bl	80040d8 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041a6:	4b39      	ldr	r3, [pc, #228]	; (800428c <SystemClock_Config+0x144>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80041ae:	4a37      	ldr	r2, [pc, #220]	; (800428c <SystemClock_Config+0x144>)
 80041b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041b4:	6013      	str	r3, [r2, #0]
 80041b6:	4b35      	ldr	r3, [pc, #212]	; (800428c <SystemClock_Config+0x144>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80041be:	603b      	str	r3, [r7, #0]
 80041c0:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 80041c2:	230f      	movs	r3, #15
 80041c4:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80041c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041ca:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80041cc:	2301      	movs	r3, #1
 80041ce:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80041d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80041d6:	2340      	movs	r3, #64	; 0x40
 80041d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80041dc:	2305      	movs	r3, #5
 80041de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80041e2:	2300      	movs	r3, #0
 80041e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041e8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80041ec:	4618      	mov	r0, r3
 80041ee:	f007 f837 	bl	800b260 <HAL_RCC_OscConfig>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80041f8:	f000 f85c 	bl	80042b4 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80041fc:	236f      	movs	r3, #111	; 0x6f
 80041fe:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8004200:	2302      	movs	r3, #2
 8004202:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004204:	2300      	movs	r3, #0
 8004206:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004208:	2300      	movs	r3, #0
 800420a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800420c:	2300      	movs	r3, #0
 800420e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8004210:	2300      	movs	r3, #0
 8004212:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8004214:	2300      	movs	r3, #0
 8004216:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004218:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800421c:	2101      	movs	r1, #1
 800421e:	4618      	mov	r0, r3
 8004220:	f007 fb7c 	bl	800b91c <HAL_RCC_ClockConfig>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800422a:	f000 f843 	bl	80042b4 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 800422e:	f643 4304 	movw	r3, #15364	; 0x3c04
 8004232:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8004234:	2306      	movs	r3, #6
 8004236:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8004238:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800423c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800423e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004242:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8004244:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004248:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 800424a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800424e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004250:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004254:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8004256:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800425a:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800425c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004260:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSI;
 8004262:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004266:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8004268:	2302      	movs	r3, #2
 800426a:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800426c:	2300      	movs	r3, #0
 800426e:	653b      	str	r3, [r7, #80]	; 0x50

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004270:	1d3b      	adds	r3, r7, #4
 8004272:	4618      	mov	r0, r3
 8004274:	f007 ffa9 	bl	800c1ca <HAL_RCCEx_PeriphCLKConfig>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <SystemClock_Config+0x13a>
  {
    Error_Handler();
 800427e:	f000 f819 	bl	80042b4 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8004282:	bf00      	nop
 8004284:	37b8      	adds	r7, #184	; 0xb8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	58000400 	.word	0x58000400

08004290 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a04      	ldr	r2, [pc, #16]	; (80042b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d101      	bne.n	80042a6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80042a2:	f001 ff89 	bl	80061b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80042a6:	bf00      	nop
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	40012c00 	.word	0x40012c00

080042b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80042b8:	bf00      	nop
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <MasterThreadTask>:

uint8_t logEnabled = 0;
//struct SystemStatus systemStatus = { 0 };
uint32_t startTime = 0;

void MasterThreadTask(void *argument) {
 80042c4:	b590      	push	{r4, r7, lr}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af02      	add	r7, sp, #8
 80042ca:	6078      	str	r0, [r7, #4]
#endif

	while (1) {
		// check if the queue has a new message (a command to start/stop logging)
		//   .... this function waits forever
		osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U,
 80042cc:	4b31      	ldr	r3, [pc, #196]	; (8004394 <MasterThreadTask+0xd0>)
 80042ce:	6818      	ldr	r0, [r3, #0]
 80042d0:	f04f 33ff 	mov.w	r3, #4294967295
 80042d4:	2200      	movs	r2, #0
 80042d6:	4930      	ldr	r1, [pc, #192]	; (8004398 <MasterThreadTask+0xd4>)
 80042d8:	f00a ff4c 	bl	800f174 <osMessageQueueGet>
#endif



		// pass variable to share system state
		osMessageQueueReset(statusQueueHandle);
 80042dc:	4b2f      	ldr	r3, [pc, #188]	; (800439c <MasterThreadTask+0xd8>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f00a ffb9 	bl	800f258 <osMessageQueueReset>
		osMessageQueuePut(statusQueueHandle, (void*) &nullStatusMessage, 0U, 0);
 80042e6:	4b2d      	ldr	r3, [pc, #180]	; (800439c <MasterThreadTask+0xd8>)
 80042e8:	6818      	ldr	r0, [r3, #0]
 80042ea:	2300      	movs	r3, #0
 80042ec:	2200      	movs	r2, #0
 80042ee:	492c      	ldr	r1, [pc, #176]	; (80043a0 <MasterThreadTask+0xdc>)
 80042f0:	f00a fecc 	bl	800f08c <osMessageQueuePut>

		// if the received command enables logging
		//    otherwise, skip if statement and wait for an enabling command
		if (togLogMessageReceived.logStatus == ENABLE_LOG) {
 80042f4:	4b28      	ldr	r3, [pc, #160]	; (8004398 <MasterThreadTask+0xd4>)
 80042f6:	785b      	ldrb	r3, [r3, #1]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d13c      	bne.n	8004376 <MasterThreadTask+0xb2>
			logEnabled = 1;
 80042fc:	4b29      	ldr	r3, [pc, #164]	; (80043a4 <MasterThreadTask+0xe0>)
 80042fe:	2201      	movs	r2, #1
 8004300:	701a      	strb	r2, [r3, #0]

			// keep record of this message so new message doesn't overwrite
			memcpy(&prevLogMessage, &togLogMessageReceived, sizeof(struct LogMessage));
 8004302:	4b29      	ldr	r3, [pc, #164]	; (80043a8 <MasterThreadTask+0xe4>)
 8004304:	4a24      	ldr	r2, [pc, #144]	; (8004398 <MasterThreadTask+0xd4>)
 8004306:	6811      	ldr	r1, [r2, #0]
 8004308:	6019      	str	r1, [r3, #0]
 800430a:	8892      	ldrh	r2, [r2, #4]
 800430c:	809a      	strh	r2, [r3, #4]

			// start all sensor subsystems
			masterEnterRoutine();
 800430e:	f000 f8d7 	bl	80044c0 <masterEnterRoutine>

			// add a delay to ensure all threads are given enough time to collect initial samples
			osDelay(500);
 8004312:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004316:	f00a fa3d 	bl	800e794 <osDelay>

			while (1) {
				startTime = HAL_GetTick();
 800431a:	f001 ff5f 	bl	80061dc <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	4b22      	ldr	r3, [pc, #136]	; (80043ac <MasterThreadTask+0xe8>)
 8004322:	601a      	str	r2, [r3, #0]
				/**********************************************************************************/
				/*.... WAIT UNTIL DATA PACKET IS READY.....*/
				/**********************************************************************************/

				// grab data from sensor thread queues
				grabSensorData();
 8004324:	f000 f84e 	bl	80043c4 <grabSensorData>

				// add all sensor data into a packet
				packetizeData(&sensorPacket, &blinkMsgReceived, &secondaryProcessorMsgReceived, &inertialMsgReceived,
 8004328:	4b21      	ldr	r3, [pc, #132]	; (80043b0 <MasterThreadTask+0xec>)
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	4b21      	ldr	r3, [pc, #132]	; (80043b4 <MasterThreadTask+0xf0>)
 800432e:	4a22      	ldr	r2, [pc, #136]	; (80043b8 <MasterThreadTask+0xf4>)
 8004330:	4922      	ldr	r1, [pc, #136]	; (80043bc <MasterThreadTask+0xf8>)
 8004332:	4823      	ldr	r0, [pc, #140]	; (80043c0 <MasterThreadTask+0xfc>)
 8004334:	f000 f94a 	bl	80045cc <packetizeData>

				/**********************************************************************************/
				/*.... SEND PACKET TO BORDER ROUTER .....*/
				/**********************************************************************************/

				APP_THREAD_SendBorderPacket(&sensorPacket);
 8004338:	4821      	ldr	r0, [pc, #132]	; (80043c0 <MasterThreadTask+0xfc>)
 800433a:	f011 f99b 	bl	8015674 <APP_THREAD_SendBorderPacket>
				/*.... CHECK IF NODE HAS BEEN REQUESTED TO STOP .....*/
				/**********************************************************************************/

				// check if the queue has a new message (potentially a command to stop logging)
				//   otherwise, timeout
				if (osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U, 0) == osOK) {
 800433e:	4b15      	ldr	r3, [pc, #84]	; (8004394 <MasterThreadTask+0xd0>)
 8004340:	6818      	ldr	r0, [r3, #0]
 8004342:	2300      	movs	r3, #0
 8004344:	2200      	movs	r2, #0
 8004346:	4914      	ldr	r1, [pc, #80]	; (8004398 <MasterThreadTask+0xd4>)
 8004348:	f00a ff14 	bl	800f174 <osMessageQueueGet>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d106      	bne.n	8004360 <MasterThreadTask+0x9c>
					// disable threads
					if (togLogMessageReceived.status == DISABLE_SENSING) {
 8004352:	4b11      	ldr	r3, [pc, #68]	; (8004398 <MasterThreadTask+0xd4>)
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d102      	bne.n	8004360 <MasterThreadTask+0x9c>

						masterExitRoutine();
 800435a:	f000 f901 	bl	8004560 <masterExitRoutine>

						// break out of first while loop and wait until told to start logging again
						break;
 800435e:	e017      	b.n	8004390 <MasterThreadTask+0xcc>
					}
				}

				// add delay to wait for next transmission period
				osDelay(PACKET_SEND_PERIOD - (HAL_GetTick() - startTime));
 8004360:	4b12      	ldr	r3, [pc, #72]	; (80043ac <MasterThreadTask+0xe8>)
 8004362:	681c      	ldr	r4, [r3, #0]
 8004364:	f001 ff3a 	bl	80061dc <HAL_GetTick>
 8004368:	4603      	mov	r3, r0
 800436a:	1ae3      	subs	r3, r4, r3
 800436c:	3364      	adds	r3, #100	; 0x64
 800436e:	4618      	mov	r0, r3
 8004370:	f00a fa10 	bl	800e794 <osDelay>
				startTime = HAL_GetTick();
 8004374:	e7d1      	b.n	800431a <MasterThreadTask+0x56>

			}
		} else if (logEnabled == 1 && togLogMessageReceived.logStatus == DISABLE_LOG) {
 8004376:	4b0b      	ldr	r3, [pc, #44]	; (80043a4 <MasterThreadTask+0xe0>)
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	2b01      	cmp	r3, #1
 800437c:	d1a6      	bne.n	80042cc <MasterThreadTask+0x8>
 800437e:	4b06      	ldr	r3, [pc, #24]	; (8004398 <MasterThreadTask+0xd4>)
 8004380:	785b      	ldrb	r3, [r3, #1]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1a2      	bne.n	80042cc <MasterThreadTask+0x8>
			logEnabled = 0;
 8004386:	4b07      	ldr	r3, [pc, #28]	; (80043a4 <MasterThreadTask+0xe0>)
 8004388:	2200      	movs	r2, #0
 800438a:	701a      	strb	r2, [r3, #0]
			masterExitRoutine();
 800438c:	f000 f8e8 	bl	8004560 <masterExitRoutine>
		osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U,
 8004390:	e79c      	b.n	80042cc <MasterThreadTask+0x8>
 8004392:	bf00      	nop
 8004394:	20027ff8 	.word	0x20027ff8
 8004398:	20027acc 	.word	0x20027acc
 800439c:	20027bd4 	.word	0x20027bd4
 80043a0:	08018b0c 	.word	0x08018b0c
 80043a4:	20000b31 	.word	0x20000b31
 80043a8:	20027ba4 	.word	0x20027ba4
 80043ac:	20000b34 	.word	0x20000b34
 80043b0:	200286b0 	.word	0x200286b0
 80043b4:	200286c8 	.word	0x200286c8
 80043b8:	20028704 	.word	0x20028704
 80043bc:	20028644 	.word	0x20028644
 80043c0:	20027ad8 	.word	0x20027ad8

080043c4 <grabSensorData>:
		}

	}
}

void grabSensorData(void) {
 80043c4:	b5b0      	push	{r4, r5, r7, lr}
 80043c6:	af00      	add	r7, sp, #0
	if (prevLogMessage.blinkEnabled == SENSOR_ENABLE) {
 80043c8:	4b30      	ldr	r3, [pc, #192]	; (800448c <grabSensorData+0xc8>)
 80043ca:	789b      	ldrb	r3, [r3, #2]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d111      	bne.n	80043f4 <grabSensorData+0x30>
		if (osOK != osMessageQueueGet(blinkMsgQueueHandle, &blinkMsgReceived, 0U, 0)) {
 80043d0:	4b2f      	ldr	r3, [pc, #188]	; (8004490 <grabSensorData+0xcc>)
 80043d2:	6818      	ldr	r0, [r3, #0]
 80043d4:	2300      	movs	r3, #0
 80043d6:	2200      	movs	r2, #0
 80043d8:	492e      	ldr	r1, [pc, #184]	; (8004494 <grabSensorData+0xd0>)
 80043da:	f00a fecb 	bl	800f174 <osMessageQueueGet>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d007      	beq.n	80043f4 <grabSensorData+0x30>
			memcpy(&blinkMsgReceived, &nullBlinkMsg, sizeof(struct blinkData));
 80043e4:	4a2b      	ldr	r2, [pc, #172]	; (8004494 <grabSensorData+0xd0>)
 80043e6:	4b2c      	ldr	r3, [pc, #176]	; (8004498 <grabSensorData+0xd4>)
 80043e8:	4610      	mov	r0, r2
 80043ea:	4619      	mov	r1, r3
 80043ec:	236c      	movs	r3, #108	; 0x6c
 80043ee:	461a      	mov	r2, r3
 80043f0:	f012 fc18 	bl	8016c24 <memcpy>
		}
	}

	if ((prevLogMessage.tempEnabled == SENSOR_ENABLE)) {
 80043f4:	4b25      	ldr	r3, [pc, #148]	; (800448c <grabSensorData+0xc8>)
 80043f6:	78db      	ldrb	r3, [r3, #3]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d113      	bne.n	8004424 <grabSensorData+0x60>
		if (osOK != osMessageQueueGet(interProcessorMsgQueueHandle, &secondaryProcessorMsgReceived, 0U, 0)) {
 80043fc:	4b27      	ldr	r3, [pc, #156]	; (800449c <grabSensorData+0xd8>)
 80043fe:	6818      	ldr	r0, [r3, #0]
 8004400:	2300      	movs	r3, #0
 8004402:	2200      	movs	r2, #0
 8004404:	4926      	ldr	r1, [pc, #152]	; (80044a0 <grabSensorData+0xdc>)
 8004406:	f00a feb5 	bl	800f174 <osMessageQueueGet>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d009      	beq.n	8004424 <grabSensorData+0x60>
			memcpy(&secondaryProcessorMsgReceived, &nullSecondaryProcessorMsgReceived,
 8004410:	4a23      	ldr	r2, [pc, #140]	; (80044a0 <grabSensorData+0xdc>)
 8004412:	4b24      	ldr	r3, [pc, #144]	; (80044a4 <grabSensorData+0xe0>)
 8004414:	4614      	mov	r4, r2
 8004416:	461d      	mov	r5, r3
 8004418:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800441a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800441c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004420:	e884 0003 	stmia.w	r4, {r0, r1}
					sizeof(struct parsedSecondaryProcessorPacket));
		}
	}

	if ((prevLogMessage.positionEnabled == SENSOR_ENABLE)) {
 8004424:	4b19      	ldr	r3, [pc, #100]	; (800448c <grabSensorData+0xc8>)
 8004426:	795b      	ldrb	r3, [r3, #5]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d113      	bne.n	8004454 <grabSensorData+0x90>
		if (osOK != osMessageQueueGet(viveQueueHandle, &vive_loc, 0U, 0)) {
 800442c:	4b1e      	ldr	r3, [pc, #120]	; (80044a8 <grabSensorData+0xe4>)
 800442e:	6818      	ldr	r0, [r3, #0]
 8004430:	2300      	movs	r3, #0
 8004432:	2200      	movs	r2, #0
 8004434:	491d      	ldr	r1, [pc, #116]	; (80044ac <grabSensorData+0xe8>)
 8004436:	f00a fe9d 	bl	800f174 <osMessageQueueGet>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d009      	beq.n	8004454 <grabSensorData+0x90>
			memcpy(&vive_loc, &nullViveMsgReceived, sizeof(VIVEVars));
 8004440:	4a1a      	ldr	r2, [pc, #104]	; (80044ac <grabSensorData+0xe8>)
 8004442:	4b1b      	ldr	r3, [pc, #108]	; (80044b0 <grabSensorData+0xec>)
 8004444:	4614      	mov	r4, r2
 8004446:	461d      	mov	r5, r3
 8004448:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800444a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800444c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004450:	e884 0003 	stmia.w	r4, {r0, r1}
		}
	}

	if ((prevLogMessage.intertialEnabled == SENSOR_ENABLE)) {
 8004454:	4b0d      	ldr	r3, [pc, #52]	; (800448c <grabSensorData+0xc8>)
 8004456:	791b      	ldrb	r3, [r3, #4]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d115      	bne.n	8004488 <grabSensorData+0xc4>
		if (osOK != osMessageQueueGet(inertialSensingQueueHandle, &inertialMsgReceived, 0U, 0)) {
 800445c:	4b15      	ldr	r3, [pc, #84]	; (80044b4 <grabSensorData+0xf0>)
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	2300      	movs	r3, #0
 8004462:	2200      	movs	r2, #0
 8004464:	4914      	ldr	r1, [pc, #80]	; (80044b8 <grabSensorData+0xf4>)
 8004466:	f00a fe85 	bl	800f174 <osMessageQueueGet>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00b      	beq.n	8004488 <grabSensorData+0xc4>
			memcpy(&inertialMsgReceived, &nullInertialMsgReceived, sizeof(struct inertialData));
 8004470:	4a11      	ldr	r2, [pc, #68]	; (80044b8 <grabSensorData+0xf4>)
 8004472:	4b12      	ldr	r3, [pc, #72]	; (80044bc <grabSensorData+0xf8>)
 8004474:	4614      	mov	r4, r2
 8004476:	461d      	mov	r5, r3
 8004478:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800447a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800447c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800447e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004480:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004484:	e884 0003 	stmia.w	r4, {r0, r1}
		}
	}
}
 8004488:	bf00      	nop
 800448a:	bdb0      	pop	{r4, r5, r7, pc}
 800448c:	20027ba4 	.word	0x20027ba4
 8004490:	20028014 	.word	0x20028014
 8004494:	20028644 	.word	0x20028644
 8004498:	08018b14 	.word	0x08018b14
 800449c:	20027bd0 	.word	0x20027bd0
 80044a0:	20028704 	.word	0x20028704
 80044a4:	08018b80 	.word	0x08018b80
 80044a8:	20027ac8 	.word	0x20027ac8
 80044ac:	200286b0 	.word	0x200286b0
 80044b0:	08018bc0 	.word	0x08018bc0
 80044b4:	20027bc8 	.word	0x20027bc8
 80044b8:	200286c8 	.word	0x200286c8
 80044bc:	08018b98 	.word	0x08018b98

080044c0 <masterEnterRoutine>:

void masterEnterRoutine(void) {
 80044c0:	b580      	push	{r7, lr}
 80044c2:	af00      	add	r7, sp, #0
	if (prevLogMessage.blinkEnabled == SENSOR_ENABLE) {
 80044c4:	4b1e      	ldr	r3, [pc, #120]	; (8004540 <masterEnterRoutine+0x80>)
 80044c6:	789b      	ldrb	r3, [r3, #2]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d105      	bne.n	80044d8 <masterEnterRoutine+0x18>
		osThreadFlagsSet(blinkTaskHandle, 0x00000001U);
 80044cc:	4b1d      	ldr	r3, [pc, #116]	; (8004544 <masterEnterRoutine+0x84>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2101      	movs	r1, #1
 80044d2:	4618      	mov	r0, r3
 80044d4:	f00a f818 	bl	800e508 <osThreadFlagsSet>
	}

	if (togLogMessageReceived.positionEnabled == SENSOR_ENABLE) {
 80044d8:	4b1b      	ldr	r3, [pc, #108]	; (8004548 <masterEnterRoutine+0x88>)
 80044da:	795b      	ldrb	r3, [r3, #5]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d118      	bne.n	8004512 <masterEnterRoutine+0x52>
		// update status queue to notify other threads position is active
		osMessageQueueGet(statusQueueHandle, &statusMessage, 0U, osWaitForever);
 80044e0:	4b1a      	ldr	r3, [pc, #104]	; (800454c <masterEnterRoutine+0x8c>)
 80044e2:	6818      	ldr	r0, [r3, #0]
 80044e4:	f04f 33ff 	mov.w	r3, #4294967295
 80044e8:	2200      	movs	r2, #0
 80044ea:	4919      	ldr	r1, [pc, #100]	; (8004550 <masterEnterRoutine+0x90>)
 80044ec:	f00a fe42 	bl	800f174 <osMessageQueueGet>
		statusMessage.positionEnabled = 1;
 80044f0:	4b17      	ldr	r3, [pc, #92]	; (8004550 <masterEnterRoutine+0x90>)
 80044f2:	2201      	movs	r2, #1
 80044f4:	715a      	strb	r2, [r3, #5]
		osMessageQueuePut(statusQueueHandle, (void*) &statusMessage, 0U, 0);
 80044f6:	4b15      	ldr	r3, [pc, #84]	; (800454c <masterEnterRoutine+0x8c>)
 80044f8:	6818      	ldr	r0, [r3, #0]
 80044fa:	2300      	movs	r3, #0
 80044fc:	2200      	movs	r2, #0
 80044fe:	4914      	ldr	r1, [pc, #80]	; (8004550 <masterEnterRoutine+0x90>)
 8004500:	f00a fdc4 	bl	800f08c <osMessageQueuePut>

		// start timer for 3D position sample to be taken
		osTimerStart(viveTimerHandle, VIVE_SAMPLE_PERIOD);
 8004504:	4b13      	ldr	r3, [pc, #76]	; (8004554 <masterEnterRoutine+0x94>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800450c:	4618      	mov	r0, r3
 800450e:	f00a fa09 	bl	800e924 <osTimerStart>
	}

	if ((prevLogMessage.tempEnabled == SENSOR_ENABLE)) {
 8004512:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <masterEnterRoutine+0x80>)
 8004514:	78db      	ldrb	r3, [r3, #3]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d105      	bne.n	8004526 <masterEnterRoutine+0x66>
		osThreadFlagsSet(interProcTaskHandle, 0x00000001U);
 800451a:	4b0f      	ldr	r3, [pc, #60]	; (8004558 <masterEnterRoutine+0x98>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2101      	movs	r1, #1
 8004520:	4618      	mov	r0, r3
 8004522:	f009 fff1 	bl	800e508 <osThreadFlagsSet>
	}

	if ((prevLogMessage.intertialEnabled == SENSOR_ENABLE)) {
 8004526:	4b06      	ldr	r3, [pc, #24]	; (8004540 <masterEnterRoutine+0x80>)
 8004528:	791b      	ldrb	r3, [r3, #4]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d105      	bne.n	800453a <masterEnterRoutine+0x7a>
		osThreadFlagsSet(inertialTaskHandle, 0x00000001U);
 800452e:	4b0b      	ldr	r3, [pc, #44]	; (800455c <masterEnterRoutine+0x9c>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2101      	movs	r1, #1
 8004534:	4618      	mov	r0, r3
 8004536:	f009 ffe7 	bl	800e508 <osThreadFlagsSet>
	}
}
 800453a:	bf00      	nop
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	20027ba4 	.word	0x20027ba4
 8004544:	20027bb0 	.word	0x20027bb0
 8004548:	20027acc 	.word	0x20027acc
 800454c:	20027bd4 	.word	0x20027bd4
 8004550:	20028020 	.word	0x20028020
 8004554:	20027bb4 	.word	0x20027bb4
 8004558:	20028004 	.word	0x20028004
 800455c:	20028018 	.word	0x20028018

08004560 <masterExitRoutine>:

void masterExitRoutine(void) {
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
	if (prevLogMessage.blinkEnabled == SENSOR_ENABLE) {
 8004564:	4b14      	ldr	r3, [pc, #80]	; (80045b8 <masterExitRoutine+0x58>)
 8004566:	789b      	ldrb	r3, [r3, #2]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d105      	bne.n	8004578 <masterExitRoutine+0x18>
		osThreadFlagsSet(blinkTaskHandle, 0x00000002U);
 800456c:	4b13      	ldr	r3, [pc, #76]	; (80045bc <masterExitRoutine+0x5c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2102      	movs	r1, #2
 8004572:	4618      	mov	r0, r3
 8004574:	f009 ffc8 	bl	800e508 <osThreadFlagsSet>
	}

	if (prevLogMessage.positionEnabled == SENSOR_ENABLE) {
 8004578:	4b0f      	ldr	r3, [pc, #60]	; (80045b8 <masterExitRoutine+0x58>)
 800457a:	795b      	ldrb	r3, [r3, #5]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d104      	bne.n	800458a <masterExitRoutine+0x2a>
		// stop timer for 3D position sensing
		osTimerStop(viveTimerHandle);
 8004580:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <masterExitRoutine+0x60>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f00a fa0d 	bl	800e9a4 <osTimerStop>
	}

	if ((prevLogMessage.tempEnabled == SENSOR_ENABLE)) {
 800458a:	4b0b      	ldr	r3, [pc, #44]	; (80045b8 <masterExitRoutine+0x58>)
 800458c:	78db      	ldrb	r3, [r3, #3]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d105      	bne.n	800459e <masterExitRoutine+0x3e>
		osThreadFlagsSet(interProcTaskHandle, 0x00000002U);
 8004592:	4b0c      	ldr	r3, [pc, #48]	; (80045c4 <masterExitRoutine+0x64>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2102      	movs	r1, #2
 8004598:	4618      	mov	r0, r3
 800459a:	f009 ffb5 	bl	800e508 <osThreadFlagsSet>
	}

	if ((prevLogMessage.intertialEnabled == SENSOR_ENABLE)) {
 800459e:	4b06      	ldr	r3, [pc, #24]	; (80045b8 <masterExitRoutine+0x58>)
 80045a0:	791b      	ldrb	r3, [r3, #4]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d105      	bne.n	80045b2 <masterExitRoutine+0x52>
		osThreadFlagsSet(inertialTaskHandle, 0x00000002U);
 80045a6:	4b08      	ldr	r3, [pc, #32]	; (80045c8 <masterExitRoutine+0x68>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2102      	movs	r1, #2
 80045ac:	4618      	mov	r0, r3
 80045ae:	f009 ffab 	bl	800e508 <osThreadFlagsSet>
	}

}
 80045b2:	bf00      	nop
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	20027ba4 	.word	0x20027ba4
 80045bc:	20027bb0 	.word	0x20027bb0
 80045c0:	20027bb4 	.word	0x20027bb4
 80045c4:	20028004 	.word	0x20028004
 80045c8:	20028018 	.word	0x20028018

080045cc <packetizeData>:



void packetizeData(struct LogPacket *packet, struct blinkData *blink,
		struct parsedSecondaryProcessorPacket *processorMsg, struct inertialData *inertialMsg, VIVEVars *posMsg) {
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	603b      	str	r3, [r7, #0]
	// get processor tick counts (in terms of ms)
	packet->tick_ms = HAL_GetTick();
 80045da:	f001 fdff 	bl	80061dc <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

	// get epoch time from RTC
	HAL_RTC_GetTime(&hrtc, &RTC_time, RTC_FORMAT_BIN);
 80045e6:	2200      	movs	r2, #0
 80045e8:	4917      	ldr	r1, [pc, #92]	; (8004648 <packetizeData+0x7c>)
 80045ea:	4818      	ldr	r0, [pc, #96]	; (800464c <packetizeData+0x80>)
 80045ec:	f008 f9d5 	bl	800c99a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &RTC_date, RTC_FORMAT_BIN);
 80045f0:	2200      	movs	r2, #0
 80045f2:	4917      	ldr	r1, [pc, #92]	; (8004650 <packetizeData+0x84>)
 80045f4:	4815      	ldr	r0, [pc, #84]	; (800464c <packetizeData+0x80>)
 80045f6:	f008 fada 	bl	800cbae <HAL_RTC_GetDate>
	packet->epoch = RTC_ToEpoch(&RTC_time, &RTC_date);
 80045fa:	4915      	ldr	r1, [pc, #84]	; (8004650 <packetizeData+0x84>)
 80045fc:	4812      	ldr	r0, [pc, #72]	; (8004648 <packetizeData+0x7c>)
 80045fe:	f000 fc35 	bl	8004e6c <RTC_ToEpoch>
 8004602:	4602      	mov	r2, r0
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

	// add sensor data
	memcpy(&(packet->blink), blink, sizeof(struct blinkData));
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	226c      	movs	r2, #108	; 0x6c
 800460e:	68b9      	ldr	r1, [r7, #8]
 8004610:	4618      	mov	r0, r3
 8004612:	f012 fb07 	bl	8016c24 <memcpy>
	memcpy(&(packet->procData), processorMsg, sizeof(struct parsedSecondaryProcessorPacket));
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	336c      	adds	r3, #108	; 0x6c
 800461a:	2218      	movs	r2, #24
 800461c:	6879      	ldr	r1, [r7, #4]
 800461e:	4618      	mov	r0, r3
 8004620:	f012 fb00 	bl	8016c24 <memcpy>
	memcpy(&(packet->inertial), inertialMsg, sizeof(struct inertialData));
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	3384      	adds	r3, #132	; 0x84
 8004628:	2228      	movs	r2, #40	; 0x28
 800462a:	6839      	ldr	r1, [r7, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f012 faf9 	bl	8016c24 <memcpy>
	memcpy(&(packet->pos), posMsg, sizeof(struct VIVEVars));
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	33ac      	adds	r3, #172	; 0xac
 8004636:	2218      	movs	r2, #24
 8004638:	69b9      	ldr	r1, [r7, #24]
 800463a:	4618      	mov	r0, r3
 800463c:	f012 faf2 	bl	8016c24 <memcpy>
}
 8004640:	bf00      	nop
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	200286f0 	.word	0x200286f0
 800464c:	20028720 	.word	0x20028720
 8004650:	2002871c 	.word	0x2002871c

08004654 <vector_push>:
	kCycleFixAcquired = 5,
	kCycleFixMax = 10
};

void vector_push(vector *self, Pulse *item)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
    if (self->count < MAX_CAPACITY){
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004662:	2b0f      	cmp	r3, #15
 8004664:	d80f      	bhi.n	8004686 <vector_push+0x32>
    	self->items[self->count++] = *item;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800466a:	1c51      	adds	r1, r2, #1
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6619      	str	r1, [r3, #96]	; 0x60
 8004670:	6879      	ldr	r1, [r7, #4]
 8004672:	4613      	mov	r3, r2
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	4413      	add	r3, r2
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	440b      	add	r3, r1
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	6811      	ldr	r1, [r2, #0]
 8004680:	6019      	str	r1, [r3, #0]
 8004682:	8892      	ldrh	r2, [r2, #4]
 8004684:	809a      	strh	r2, [r3, #4]
    }
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <vector_pop>:

Pulse vector_pop(vector *self){
 8004692:	b480      	push	{r7}
 8004694:	b085      	sub	sp, #20
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
 800469a:	6039      	str	r1, [r7, #0]
	if(self->count > 0){
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d01c      	beq.n	80046de <vector_pop+0x4c>
		Pulse last = self->items[self->count - 1];
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046a8:	1e5a      	subs	r2, r3, #1
 80046aa:	6839      	ldr	r1, [r7, #0]
 80046ac:	4613      	mov	r3, r2
 80046ae:	005b      	lsls	r3, r3, #1
 80046b0:	4413      	add	r3, r2
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	18ca      	adds	r2, r1, r3
 80046b6:	f107 0308 	add.w	r3, r7, #8
 80046ba:	6810      	ldr	r0, [r2, #0]
 80046bc:	6018      	str	r0, [r3, #0]
 80046be:	8892      	ldrh	r2, [r2, #4]
 80046c0:	809a      	strh	r2, [r3, #4]
		self->count--;
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046c6:	1e5a      	subs	r2, r3, #1
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	661a      	str	r2, [r3, #96]	; 0x60
		return last;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	461a      	mov	r2, r3
 80046d0:	f107 0308 	add.w	r3, r7, #8
 80046d4:	6818      	ldr	r0, [r3, #0]
 80046d6:	6010      	str	r0, [r2, #0]
 80046d8:	889b      	ldrh	r3, [r3, #4]
 80046da:	8093      	strh	r3, [r2, #4]
 80046dc:	e005      	b.n	80046ea <vector_pop+0x58>
	}
	return self->items[0];
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	6810      	ldr	r0, [r2, #0]
 80046e4:	6018      	str	r0, [r3, #0]
 80046e6:	8892      	ldrh	r2, [r2, #4]
 80046e8:	809a      	strh	r2, [r3, #4]
}
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr

080046f6 <vector_get>:

Pulse vector_get(vector *self, int index)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b085      	sub	sp, #20
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	60f8      	str	r0, [r7, #12]
 80046fe:	60b9      	str	r1, [r7, #8]
 8004700:	607a      	str	r2, [r7, #4]
    if (index >= 0 && index < self->count){
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	db12      	blt.n	800472e <vector_get+0x38>
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	429a      	cmp	r2, r3
 8004710:	d90d      	bls.n	800472e <vector_get+0x38>
    	return self->items[index];
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	68b9      	ldr	r1, [r7, #8]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	4613      	mov	r3, r2
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	4413      	add	r3, r2
 800471e:	005b      	lsls	r3, r3, #1
 8004720:	18ca      	adds	r2, r1, r3
 8004722:	4603      	mov	r3, r0
 8004724:	6811      	ldr	r1, [r2, #0]
 8004726:	6019      	str	r1, [r3, #0]
 8004728:	8892      	ldrh	r2, [r2, #4]
 800472a:	809a      	strh	r2, [r3, #4]
 800472c:	e005      	b.n	800473a <vector_get+0x44>
    }
    return self->items[0];
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	6810      	ldr	r0, [r2, #0]
 8004734:	6018      	str	r0, [r3, #0]
 8004736:	8892      	ldrh	r2, [r2, #4]
 8004738:	809a      	strh	r2, [r3, #4]
}
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr

08004746 <vector_clear>:

void vector_clear(vector *self){
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
	self->count = 0;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <_PulseProcessor>:

void _PulseProcessor(PulseProcessor *self, uint32_t num_inputs){
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
	self->num_inputs_ = num_inputs;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	601a      	str	r2, [r3, #0]
	self->cycle_fix_level_ = 0;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	605a      	str	r2, [r3, #4]
	self->cycle_idx_ = 0;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	60da      	str	r2, [r3, #12]


	for(int i = 0; i < NUM_BASE_STATIONS; i++){
 800477c:	2300      	movs	r3, #0
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	e00c      	b.n	800479c <_PulseProcessor+0x3c>
		vector_clear(&self->cycle_long_pulses_[i]);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2264      	movs	r2, #100	; 0x64
 8004786:	fb02 f303 	mul.w	r3, r2, r3
 800478a:	3310      	adds	r3, #16
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	4413      	add	r3, r2
 8004790:	4618      	mov	r0, r3
 8004792:	f7ff ffd8 	bl	8004746 <vector_clear>
	for(int i = 0; i < NUM_BASE_STATIONS; i++){
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	3301      	adds	r3, #1
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	ddef      	ble.n	8004782 <_PulseProcessor+0x22>
	}
	vector_clear(&self->cycle_short_pulses_);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	33d8      	adds	r3, #216	; 0xd8
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7ff ffcd 	bl	8004746 <vector_clear>
	vector_clear(&self->unclassified_long_pulses_);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7ff ffc7 	bl	8004746 <vector_clear>
	self->time_from_last_long_pulse_ = 0;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f8a3 22c8 	strh.w	r2, [r3, #712]	; 0x2c8
}
 80047c0:	bf00      	nop
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <consume_pulse>:

uint8_t prev_pulse_short = 0;
void consume_pulse(PulseProcessor *self, Pulse* p){
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
	//vector_push(&debug_ar, p);
	if(p->pulse_len >= MAX_LONG_PULSE_LEN){
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	889b      	ldrh	r3, [r3, #4]
 80047d6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80047da:	d303      	bcc.n	80047e4 <consume_pulse+0x1c>
		//Ignore very long pulses
		prev_pulse_short = 0;
 80047dc:	4b0f      	ldr	r3, [pc, #60]	; (800481c <consume_pulse+0x54>)
 80047de:	2200      	movs	r2, #0
 80047e0:	701a      	strb	r2, [r3, #0]
		if(prev_pulse_short != 1){ // check to make sure this isnt a duplicate pulse (if it is, ignore!)
			process_short_pulse(self, p);
			prev_pulse_short = 1;
		}
	}
}
 80047e2:	e016      	b.n	8004812 <consume_pulse+0x4a>
	else if(p->pulse_len >= MIN_LONG_PULSE_LEN){ // Long pulse - likely sync pulse
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	889b      	ldrh	r3, [r3, #4]
 80047e8:	2b27      	cmp	r3, #39	; 0x27
 80047ea:	d907      	bls.n	80047fc <consume_pulse+0x34>
		prev_pulse_short = 0;
 80047ec:	4b0b      	ldr	r3, [pc, #44]	; (800481c <consume_pulse+0x54>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	701a      	strb	r2, [r3, #0]
		process_long_pulse(self, p);
 80047f2:	6839      	ldr	r1, [r7, #0]
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f813 	bl	8004820 <process_long_pulse>
}
 80047fa:	e00a      	b.n	8004812 <consume_pulse+0x4a>
		if(prev_pulse_short != 1){ // check to make sure this isnt a duplicate pulse (if it is, ignore!)
 80047fc:	4b07      	ldr	r3, [pc, #28]	; (800481c <consume_pulse+0x54>)
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d006      	beq.n	8004812 <consume_pulse+0x4a>
			process_short_pulse(self, p);
 8004804:	6839      	ldr	r1, [r7, #0]
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f89c 	bl	8004944 <process_short_pulse>
			prev_pulse_short = 1;
 800480c:	4b03      	ldr	r3, [pc, #12]	; (800481c <consume_pulse+0x54>)
 800480e:	2201      	movs	r2, #1
 8004810:	701a      	strb	r2, [r3, #0]
}
 8004812:	bf00      	nop
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	20000b38 	.word	0x20000b38

08004820 <process_long_pulse>:

void process_long_pulse(PulseProcessor *self, Pulse* p){
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
	if(self->cycle_fix_level_ == kCycleFixNone){
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d144      	bne.n	80048bc <process_long_pulse+0x9c>
        // Bootstrap mode. We keep the previous long pulse in unclassified_long_pulses_ vector.
        // With this algorithm 2 base stations needed for a fix. We search for a situation where the last pulse was
        // second in last cycle, which means (8333-400) us difference in start time.
		if(self->unclassified_long_pulses_.count > 0){
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8004838:	2b00      	cmp	r3, #0
 800483a:	d03f      	beq.n	80048bc <process_long_pulse+0x9c>
			Pulse last_long_pulse = vector_pop(&self->unclassified_long_pulses_);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f503 729e 	add.w	r2, r3, #316	; 0x13c
 8004842:	f107 0308 	add.w	r3, r7, #8
 8004846:	4611      	mov	r1, r2
 8004848:	4618      	mov	r0, r3
 800484a:	f7ff ff22 	bl	8004692 <vector_pop>

			self->time_from_last_long_pulse_ = p->start_time - last_long_pulse.start_time;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	885a      	ldrh	r2, [r3, #2]
 8004852:	897b      	ldrh	r3, [r7, #10]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	b29a      	uxth	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f8a3 22c8 	strh.w	r2, [r3, #712]	; 0x2c8


			int delta = self->time_from_last_long_pulse_ - (CYCLE_PERIOD - long_pulse_starts[1]);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f8b3 32c8 	ldrh.w	r3, [r3, #712]	; 0x2c8
 8004864:	461a      	mov	r2, r3
 8004866:	f44f 73cd 	mov.w	r3, #410	; 0x19a
 800486a:	f5c3 5302 	rsb	r3, r3, #8320	; 0x2080
 800486e:	330d      	adds	r3, #13
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	617b      	str	r3, [r7, #20]
			if(-LONG_PULSE_STARTS_ACCEPTED_RANGE <= delta && delta < LONG_PULSE_STARTS_ACCEPTED_RANGE){
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	f113 0f1e 	cmn.w	r3, #30
 800487a:	db1c      	blt.n	80048b6 <process_long_pulse+0x96>
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2b1d      	cmp	r3, #29
 8004880:	dc19      	bgt.n	80048b6 <process_long_pulse+0x96>
                // Found candidate first pulse.
                self->cycle_fix_level_ = kCycleFixCandidate;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	605a      	str	r2, [r3, #4]
                self->cycle_start_time_ = p->start_time;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	885a      	ldrh	r2, [r3, #2]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	811a      	strh	r2, [r3, #8]
                self->cycle_idx_ = 0;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	60da      	str	r2, [r3, #12]

                reset(&self->phase_classifier_);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 800489c:	4618      	mov	r0, r3
 800489e:	f7fd f83f 	bl	8001920 <reset>

                reset_cycle_long_pulses(self);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fa64 	bl	8004d70 <reset_cycle_long_pulses>
                reset_unclassified_long_pulses(self);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f000 fa7c 	bl	8004da6 <reset_unclassified_long_pulses>
                reset_cycle_short_pulses(self);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 fa87 	bl	8004dc2 <reset_cycle_short_pulses>
 80048b4:	e002      	b.n	80048bc <process_long_pulse+0x9c>
            }
			else{
				reset_unclassified_long_pulses(self);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fa75 	bl	8004da6 <reset_unclassified_long_pulses>
			}
		}
	}

    // Put the pulse into either one of two buckets, or keep it as unclassified.
    uint8_t pulse_classified = 0;
 80048bc:	2300      	movs	r3, #0
 80048be:	77fb      	strb	r3, [r7, #31]
    if (self->cycle_fix_level_ >= kCycleFixCandidate) {
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d02d      	beq.n	8004924 <process_long_pulse+0x104>
        // Put pulse into one of two buckets by start time.
    	uint16_t time_from_cycle_start = p->start_time - self->cycle_start_time_;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	885a      	ldrh	r2, [r3, #2]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	891b      	ldrh	r3, [r3, #8]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	827b      	strh	r3, [r7, #18]
        for (int i = 0; i < NUM_BASE_STATIONS; i++) {
 80048d4:	2300      	movs	r3, #0
 80048d6:	61bb      	str	r3, [r7, #24]
 80048d8:	e021      	b.n	800491e <process_long_pulse+0xfe>
        	int16_t delta = time_from_cycle_start - long_pulse_starts[i];
 80048da:	4a19      	ldr	r2, [pc, #100]	; (8004940 <process_long_pulse+0x120>)
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048e2:	8a7a      	ldrh	r2, [r7, #18]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	823b      	strh	r3, [r7, #16]
        	if(-LONG_PULSE_STARTS_ACCEPTED_RANGE <= delta && delta < LONG_PULSE_STARTS_ACCEPTED_RANGE) {
 80048ea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80048ee:	f113 0f1e 	cmn.w	r3, #30
 80048f2:	db11      	blt.n	8004918 <process_long_pulse+0xf8>
 80048f4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80048f8:	2b1d      	cmp	r3, #29
 80048fa:	dc0d      	bgt.n	8004918 <process_long_pulse+0xf8>
                vector_push(&self->cycle_long_pulses_[i], p);
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	2264      	movs	r2, #100	; 0x64
 8004900:	fb02 f303 	mul.w	r3, r2, r3
 8004904:	3310      	adds	r3, #16
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	4413      	add	r3, r2
 800490a:	6839      	ldr	r1, [r7, #0]
 800490c:	4618      	mov	r0, r3
 800490e:	f7ff fea1 	bl	8004654 <vector_push>
                pulse_classified = 1;
 8004912:	2301      	movs	r3, #1
 8004914:	77fb      	strb	r3, [r7, #31]
                break;
 8004916:	e005      	b.n	8004924 <process_long_pulse+0x104>
        for (int i = 0; i < NUM_BASE_STATIONS; i++) {
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	3301      	adds	r3, #1
 800491c:	61bb      	str	r3, [r7, #24]
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	2b01      	cmp	r3, #1
 8004922:	ddda      	ble.n	80048da <process_long_pulse+0xba>
            }
        }
    }
    if (!pulse_classified){
 8004924:	7ffb      	ldrb	r3, [r7, #31]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d106      	bne.n	8004938 <process_long_pulse+0x118>
    	vector_push(&self->unclassified_long_pulses_, p);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8004930:	6839      	ldr	r1, [r7, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f7ff fe8e 	bl	8004654 <vector_push>
    }
}
 8004938:	bf00      	nop
 800493a:	3720      	adds	r7, #32
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	08018bd8 	.word	0x08018bd8

08004944 <process_short_pulse>:

void process_short_pulse(PulseProcessor *self, Pulse *p){
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
	if (self->cycle_fix_level_ >= kCycleFixCandidate && p->input_idx < self->num_inputs_) {
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00f      	beq.n	8004976 <process_short_pulse+0x32>
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	461a      	mov	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	429a      	cmp	r2, r3
 8004962:	d208      	bcs.n	8004976 <process_short_pulse+0x32>
	    // TODO: Filter out pulses outside of current cycle.
		vector_push(&self->cycle_short_pulses_, p);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	33d8      	adds	r3, #216	; 0xd8
 8004968:	6839      	ldr	r1, [r7, #0]
 800496a:	4618      	mov	r0, r3
 800496c:	f7ff fe72 	bl	8004654 <vector_push>

		//We can process the cycle now
		process_cycle_fix(self);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 f805 	bl	8004980 <process_cycle_fix>
	}
}
 8004976:	bf00      	nop
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <process_cycle_fix>:

void process_cycle_fix(PulseProcessor *self) {
 8004980:	b580      	push	{r7, lr}
 8004982:	b0a2      	sub	sp, #136	; 0x88
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
    int pulse_start_corrections[NUM_BASE_STATIONS] = {};
 8004988:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800498c:	2200      	movs	r2, #0
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	605a      	str	r2, [r3, #4]
    uint16_t pulse_lens[NUM_BASE_STATIONS] = {};
 8004992:	2300      	movs	r3, #0
 8004994:	64fb      	str	r3, [r7, #76]	; 0x4c
    // Check if we have long pulses from at least one base station.
    if (self->cycle_long_pulses_[0].count > 0 || self->cycle_long_pulses_[1].count > 0) {
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800499a:	2b00      	cmp	r3, #0
 800499c:	d105      	bne.n	80049aa <process_cycle_fix+0x2a>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f000 80b7 	beq.w	8004b18 <process_cycle_fix+0x198>
        // Increase fix level if we have pulses from both stations.
        if (self->cycle_fix_level_ < kCycleFixMax && self->cycle_long_pulses_[0].count > 0 && self->cycle_long_pulses_[1].count > 0){
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	2b09      	cmp	r3, #9
 80049b0:	d80d      	bhi.n	80049ce <process_cycle_fix+0x4e>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d009      	beq.n	80049ce <process_cycle_fix+0x4e>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d004      	beq.n	80049ce <process_cycle_fix+0x4e>
        	self->cycle_fix_level_++;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	1c5a      	adds	r2, r3, #1
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	605a      	str	r2, [r3, #4]
        }

        // Average out long pulse lengths and start times for each base station across sensors.
        // pulse_start_corrections is the delta between actual start time and expected start time.
        // TODO: Take into account previous cycles as well, i.e. adjust slowly.
        for (int b = 0; b < NUM_BASE_STATIONS; b++){
 80049ce:	2300      	movs	r3, #0
 80049d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80049d4:	e090      	b.n	8004af8 <process_cycle_fix+0x178>
        	uint32_t num_pulses = self->cycle_long_pulses_[b].count;
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049dc:	2164      	movs	r1, #100	; 0x64
 80049de:	fb01 f303 	mul.w	r3, r1, r3
 80049e2:	4413      	add	r3, r2
 80049e4:	3370      	adds	r3, #112	; 0x70
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	677b      	str	r3, [r7, #116]	; 0x74
            if (num_pulses) {
 80049ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d07e      	beq.n	8004aee <process_cycle_fix+0x16e>
            	uint16_t expected_start_time = self->cycle_start_time_ + long_pulse_starts[b];
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	891a      	ldrh	r2, [r3, #8]
 80049f4:	49c0      	ldr	r1, [pc, #768]	; (8004cf8 <process_cycle_fix+0x378>)
 80049f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049fa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80049fe:	4413      	add	r3, r2
 8004a00:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
                for (uint32_t i = 0; i < num_pulses; i++) {
 8004a04:	2300      	movs	r3, #0
 8004a06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004a0a:	e03e      	b.n	8004a8a <process_cycle_fix+0x10a>
                    const Pulse pulse = vector_get(&self->cycle_long_pulses_[b], i);
 8004a0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a10:	2264      	movs	r2, #100	; 0x64
 8004a12:	fb02 f303 	mul.w	r3, r2, r3
 8004a16:	3310      	adds	r3, #16
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	18d1      	adds	r1, r2, r3
 8004a1c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a20:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7ff fe66 	bl	80046f6 <vector_get>
                    pulse_start_corrections[b] += pulse.start_time - expected_start_time;
 8004a2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004a34:	4413      	add	r3, r2
 8004a36:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8004a3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8004a3e:	4619      	mov	r1, r3
 8004a40:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8004a44:	1acb      	subs	r3, r1, r3
 8004a46:	441a      	add	r2, r3
 8004a48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8004a52:	440b      	add	r3, r1
 8004a54:	f843 2c38 	str.w	r2, [r3, #-56]
                    pulse_lens[b] += pulse.pulse_len;
 8004a58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004a62:	4413      	add	r3, r2
 8004a64:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8004a68:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004a6c:	4413      	add	r3, r2
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8004a7a:	440b      	add	r3, r1
 8004a7c:	f823 2c3c 	strh.w	r2, [r3, #-60]
                for (uint32_t i = 0; i < num_pulses; i++) {
 8004a80:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004a84:	3301      	adds	r3, #1
 8004a86:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004a8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d3bb      	bcc.n	8004a0c <process_cycle_fix+0x8c>
                }
                if (num_pulses > 1) {
 8004a94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d929      	bls.n	8004aee <process_cycle_fix+0x16e>
                    pulse_start_corrections[b] /= num_pulses;
 8004a9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004aa4:	4413      	add	r3, r2
 8004aa6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8004abe:	440b      	add	r3, r1
 8004ac0:	f843 2c38 	str.w	r2, [r3, #-56]
                    pulse_lens[b] /= num_pulses;
 8004ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004ace:	4413      	add	r3, r2
 8004ad0:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8004ae8:	440b      	add	r3, r1
 8004aea:	f823 2c3c 	strh.w	r2, [r3, #-60]
        for (int b = 0; b < NUM_BASE_STATIONS; b++){
 8004aee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004af2:	3301      	adds	r3, #1
 8004af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004af8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	f77f af6a 	ble.w	80049d6 <process_cycle_fix+0x56>
                }
            }
        }
        // Send pulse lengths to phase classifier.
        process_pulse_lengths(&self->phase_classifier_, self->cycle_idx_, pulse_lens);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f503 70d0 	add.w	r0, r3, #416	; 0x1a0
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8004b10:	4619      	mov	r1, r3
 8004b12:	f7fc fe83 	bl	800181c <process_pulse_lengths>
 8004b16:	e008      	b.n	8004b2a <process_cycle_fix+0x1aa>
    }
    else {
        // No long pulses this cycle. We can survive several of such cycles, but our confidence in timing sinks.
        //self->cycle_fix_level_--;
    	if(self->cycle_fix_level_ > 0){
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d004      	beq.n	8004b2a <process_cycle_fix+0x1aa>
    		self->cycle_fix_level_--;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	1e5a      	subs	r2, r3, #1
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	605a      	str	r2, [r3, #4]
    	}
    }

    // Given the cycle phase, we can put the angle timings to a correct bucket.

    int cycle_phase = get_phase(&self->phase_classifier_, self->cycle_idx_);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f503 72d0 	add.w	r2, r3, #416	; 0x1a0
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	4619      	mov	r1, r3
 8004b36:	4610      	mov	r0, r2
 8004b38:	f7fc feda 	bl	80018f0 <get_phase>
 8004b3c:	66f8      	str	r0, [r7, #108]	; 0x6c
    if (cycle_phase >= 0) {
 8004b3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f2c0 80b5 	blt.w	8004cb0 <process_cycle_fix+0x330>
    	//UART_Print_int32_t(cycle_phase);
        // From (potentially several) short pulses for the same input, we choose the longest one.
        Pulse *short_pulses[MAX_NUM_INPUTS] = {};
 8004b46:	f107 030c 	add.w	r3, r7, #12
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f012 f873 	bl	8016c3a <memset>
        uint16_t short_pulse_timings[MAX_NUM_INPUTS] = {};
 8004b54:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004b58:	2200      	movs	r2, #0
 8004b5a:	601a      	str	r2, [r3, #0]
 8004b5c:	605a      	str	r2, [r3, #4]
 8004b5e:	609a      	str	r2, [r3, #8]
 8004b60:	60da      	str	r2, [r3, #12]

        //Base 0 is emitting during cycle phases 0 and 1. Base 1 is emitting during cycle phases 2 and 3.
        uint32_t emitting_base = cycle_phase >> 1;
 8004b62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b64:	105b      	asrs	r3, r3, #1
 8004b66:	66bb      	str	r3, [r7, #104]	; 0x68
        uint16_t base_pulse_start = self->cycle_start_time_ + long_pulse_starts[emitting_base] + pulse_start_corrections[emitting_base];
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	891a      	ldrh	r2, [r3, #8]
 8004b6c:	4962      	ldr	r1, [pc, #392]	; (8004cf8 <process_cycle_fix+0x378>)
 8004b6e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b70:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004b74:	4413      	add	r3, r2
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8004b80:	440b      	add	r3, r1
 8004b82:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	4413      	add	r3, r2
 8004b8a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
        for (uint32_t i = 0; i < self->cycle_short_pulses_.count; i++) {
 8004b8e:	2300      	movs	r3, #0
 8004b90:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004b92:	e04a      	b.n	8004c2a <process_cycle_fix+0x2aa>
            Pulse p = vector_get(&self->cycle_short_pulses_, i);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f103 01d8 	add.w	r1, r3, #216	; 0xd8
 8004b9a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004b9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7ff fda8 	bl	80046f6 <vector_get>
            uint32_t input_idx = p.input_idx;
 8004ba6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004baa:	65fb      	str	r3, [r7, #92]	; 0x5c

            // To get better precision, we calculate pulse timing based on the long pulse from the same base station.
            uint16_t pulse_timing = p.start_time + p.pulse_len / 2 - base_pulse_start;
 8004bac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004bae:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004bb0:	085b      	lsrs	r3, r3, #1
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	4413      	add	r3, r2
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a

            // Get longest laser pulse.
            if (SHORT_PULSE_MIN_TIME < pulse_timing && pulse_timing < SHORT_PULSE_MAX_TIME){
 8004bc2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8004bc6:	f5b3 6f99 	cmp.w	r3, #1224	; 0x4c8
 8004bca:	d32b      	bcc.n	8004c24 <process_cycle_fix+0x2a4>
 8004bcc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8004bd0:	f641 2278 	movw	r2, #6776	; 0x1a78
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d825      	bhi.n	8004c24 <process_cycle_fix+0x2a4>
            	if (!short_pulses[input_idx] || short_pulses[input_idx]->pulse_len < p.pulse_len) {
 8004bd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004be0:	4413      	add	r3, r2
 8004be2:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00a      	beq.n	8004c00 <process_cycle_fix+0x280>
 8004bea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8004bf8:	889a      	ldrh	r2, [r3, #4]
 8004bfa:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d211      	bcs.n	8004c24 <process_cycle_fix+0x2a4>
					short_pulses[input_idx] = &p;
 8004c00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004c08:	4413      	add	r3, r2
 8004c0a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8004c0e:	f843 2c7c 	str.w	r2, [r3, #-124]
					short_pulse_timings[input_idx] = pulse_timing;
 8004c12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004c1a:	4413      	add	r3, r2
 8004c1c:	f8b7 205a 	ldrh.w	r2, [r7, #90]	; 0x5a
 8004c20:	f823 2c54 	strh.w	r2, [r3, #-84]
        for (uint32_t i = 0; i < self->cycle_short_pulses_.count; i++) {
 8004c24:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c26:	3301      	adds	r3, #1
 8004c28:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8004c30:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d3ae      	bcc.n	8004b94 <process_cycle_fix+0x214>
            	}
            }
        }

        // Calculate the angles for inputs where we saw short pulses.
        for (uint32_t i = 0; i < self->num_inputs_; i++){
 8004c36:	2300      	movs	r3, #0
 8004c38:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c3a:	e034      	b.n	8004ca6 <process_cycle_fix+0x326>
            if (short_pulses[i]) {
 8004c3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004c44:	4413      	add	r3, r2
 8004c46:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d028      	beq.n	8004ca0 <process_cycle_fix+0x320>
                SensorAngles *angles = &self->angles_frame_.sensors[i];
 8004c4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c50:	015b      	lsls	r3, r3, #5
 8004c52:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	4413      	add	r3, r2
 8004c5a:	663b      	str	r3, [r7, #96]	; 0x60
                angles->angles[cycle_phase] = (float)M_PI * ((int)(short_pulse_timings[i] - ANGLE_CENTER_LEN)) / (float)CYCLE_PERIOD;
 8004c5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004c64:	4413      	add	r3, r2
 8004c66:	f833 3c54 	ldrh.w	r3, [r3, #-84]
 8004c6a:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8004c6e:	ee07 3a90 	vmov	s15, r3
 8004c72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c76:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004cfc <process_cycle_fix+0x37c>
 8004c7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004c7e:	eddf 6a20 	vldr	s13, [pc, #128]	; 8004d00 <process_cycle_fix+0x380>
 8004c82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c86:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4413      	add	r3, r2
 8004c8e:	edc3 7a00 	vstr	s15, [r3]
                angles->updated_cycles[cycle_phase] = self->cycle_idx_;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68d9      	ldr	r1, [r3, #12]
 8004c96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c98:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004c9a:	3204      	adds	r2, #4
 8004c9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (uint32_t i = 0; i < self->num_inputs_; i++){
 8004ca0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	67bb      	str	r3, [r7, #120]	; 0x78
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d3c5      	bcc.n	8004c3c <process_cycle_fix+0x2bc>
        }
    }

    // Send the data down the pipeline every 4th cycle (30Hz). Can be increased to 120Hz if needed.

    if ((cycle_phase >= 0) ? (cycle_phase == 3) : (self->cycle_idx_ % 4 == 0)) {
 8004cb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	db06      	blt.n	8004cc4 <process_cycle_fix+0x344>
 8004cb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cb8:	2b03      	cmp	r3, #3
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	e008      	b.n	8004cd6 <process_cycle_fix+0x356>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	f003 0303 	and.w	r3, r3, #3
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	bf0c      	ite	eq
 8004cd0:	2301      	moveq	r3, #1
 8004cd2:	2300      	movne	r3, #0
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d02b      	beq.n	8004d32 <process_cycle_fix+0x3b2>
        self->angles_frame_.time = self->cycle_start_time_;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	891a      	ldrh	r2, [r3, #8]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f8a3 21b8 	strh.w	r2, [r3, #440]	; 0x1b8
        self->angles_frame_.fix_level = (cycle_phase >= 0 && self->cycle_fix_level_ >= kCycleFixAcquired)
                                        ? kCycleSynced : kCycleSyncing;
 8004ce4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	db0c      	blt.n	8004d04 <process_cycle_fix+0x384>
        self->angles_frame_.fix_level = (cycle_phase >= 0 && self->cycle_fix_level_ >= kCycleFixAcquired)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	2b04      	cmp	r3, #4
 8004cf0:	d908      	bls.n	8004d04 <process_cycle_fix+0x384>
                                        ? kCycleSynced : kCycleSyncing;
 8004cf2:	22c8      	movs	r2, #200	; 0xc8
 8004cf4:	e007      	b.n	8004d06 <process_cycle_fix+0x386>
 8004cf6:	bf00      	nop
 8004cf8:	08018bd8 	.word	0x08018bd8
 8004cfc:	40490fdb 	.word	0x40490fdb
 8004d00:	46023400 	.word	0x46023400
 8004d04:	2264      	movs	r2, #100	; 0x64
        self->angles_frame_.fix_level = (cycle_phase >= 0 && self->cycle_fix_level_ >= kCycleFixAcquired)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
        self->angles_frame_.cycle_idx = self->cycle_idx_;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68da      	ldr	r2, [r3, #12]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
        self->angles_frame_.phase_id = cycle_phase;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004d1a:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4

        //UART_Print_float(self->angles_frame_.sensors[0].angles[0]);
        consume_angles(self->next, &self->angles_frame_);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f8d3 22cc 	ldr.w	r2, [r3, #716]	; 0x2cc
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4610      	mov	r0, r2
 8004d2e:	f7fd fbe5 	bl	80024fc <consume_angles>

    }

    // Prepare for the next cycle.
    reset_cycle_long_pulses(self);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f81c 	bl	8004d70 <reset_cycle_long_pulses>
    reset_unclassified_long_pulses(self);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f834 	bl	8004da6 <reset_unclassified_long_pulses>
    reset_cycle_short_pulses(self);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f83f 	bl	8004dc2 <reset_cycle_short_pulses>

    self->cycle_start_time_ += CYCLE_PERIOD + pulse_start_corrections[0];
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	891a      	ldrh	r2, [r3, #8]
 8004d48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	4413      	add	r3, r2
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8004d54:	330d      	adds	r3, #13
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	811a      	strh	r2, [r3, #8]
    self->cycle_idx_++;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	1c5a      	adds	r2, r3, #1
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	60da      	str	r2, [r3, #12]
}
 8004d66:	bf00      	nop
 8004d68:	3788      	adds	r7, #136	; 0x88
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop

08004d70 <reset_cycle_long_pulses>:

void reset_cycle_long_pulses(PulseProcessor *self){
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < NUM_BASE_STATIONS; i++){
 8004d78:	2300      	movs	r3, #0
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	e00c      	b.n	8004d98 <reset_cycle_long_pulses+0x28>
	    vector_clear(&self->cycle_long_pulses_[i]);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2264      	movs	r2, #100	; 0x64
 8004d82:	fb02 f303 	mul.w	r3, r2, r3
 8004d86:	3310      	adds	r3, #16
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7ff fcda 	bl	8004746 <vector_clear>
	for (int i = 0; i < NUM_BASE_STATIONS; i++){
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	3301      	adds	r3, #1
 8004d96:	60fb      	str	r3, [r7, #12]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	ddef      	ble.n	8004d7e <reset_cycle_long_pulses+0xe>
	}
}
 8004d9e:	bf00      	nop
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <reset_unclassified_long_pulses>:

void reset_unclassified_long_pulses(PulseProcessor *self){
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b082      	sub	sp, #8
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
	vector_clear(&self->unclassified_long_pulses_);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7ff fcc6 	bl	8004746 <vector_clear>
}
 8004dba:	bf00      	nop
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <reset_cycle_short_pulses>:

void reset_cycle_short_pulses(PulseProcessor *self){
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b082      	sub	sp, #8
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
	vector_clear(&self->cycle_short_pulses_);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	33d8      	adds	r3, #216	; 0xd8
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7ff fcb9 	bl	8004746 <vector_clear>
}
 8004dd4:	bf00      	nop
 8004dd6:	3708      	adds	r7, #8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0

}
 8004de0:	bf00      	nop
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8004dea:	b480      	push	{r7}
 8004dec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8004dee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004dfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dfe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004e02:	bf00      	nop
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8004e10:	4b0b      	ldr	r3, [pc, #44]	; (8004e40 <MX_RTC_Init+0x34>)
 8004e12:	4a0c      	ldr	r2, [pc, #48]	; (8004e44 <MX_RTC_Init+0x38>)
 8004e14:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004e16:	4b0a      	ldr	r3, [pc, #40]	; (8004e40 <MX_RTC_Init+0x34>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8004e1c:	4b08      	ldr	r3, [pc, #32]	; (8004e40 <MX_RTC_Init+0x34>)
 8004e1e:	220f      	movs	r2, #15
 8004e20:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8004e22:	4b07      	ldr	r3, [pc, #28]	; (8004e40 <MX_RTC_Init+0x34>)
 8004e24:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8004e28:	60da      	str	r2, [r3, #12]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004e2a:	4805      	ldr	r0, [pc, #20]	; (8004e40 <MX_RTC_Init+0x34>)
 8004e2c:	f007 fc53 	bl	800c6d6 <HAL_RTC_Init>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d001      	beq.n	8004e3a <MX_RTC_Init+0x2e>
  {
    Error_Handler();
 8004e36:	f7ff fa3d 	bl	80042b4 <Error_Handler>
  }

}
 8004e3a:	bf00      	nop
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	20028720 	.word	0x20028720
 8004e44:	40002800 	.word	0x40002800

08004e48 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a04      	ldr	r2, [pc, #16]	; (8004e68 <HAL_RTC_MspInit+0x20>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d101      	bne.n	8004e5e <HAL_RTC_MspInit+0x16>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004e5a:	f7ff ffc6 	bl	8004dea <LL_RCC_EnableRTC>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004e5e:	bf00      	nop
 8004e60:	3708      	adds	r7, #8
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	40002800 	.word	0x40002800

08004e6c <RTC_ToEpoch>:
  }
} 

/* USER CODE BEGIN 1 */
// Convert Date/Time structures to epoch time
uint32_t RTC_ToEpoch(RTC_TimeTypeDef *time, RTC_DateTypeDef *date) {
 8004e6c:	b480      	push	{r7}
 8004e6e:	b087      	sub	sp, #28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	// Calculate some coefficients
	a = (14 - date->Month) / 12;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	785b      	ldrb	r3, [r3, #1]
 8004e7a:	f1c3 030e 	rsb	r3, r3, #14
 8004e7e:	4a44      	ldr	r2, [pc, #272]	; (8004f90 <RTC_ToEpoch+0x124>)
 8004e80:	fb82 1203 	smull	r1, r2, r2, r3
 8004e84:	1052      	asrs	r2, r2, #1
 8004e86:	17db      	asrs	r3, r3, #31
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	75fb      	strb	r3, [r7, #23]
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	78db      	ldrb	r3, [r3, #3]
 8004e90:	b29a      	uxth	r2, r3
 8004e92:	7dfb      	ldrb	r3, [r7, #23]
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	f503 53d4 	add.w	r3, r3, #6784	; 0x1a80
 8004e9e:	3310      	adds	r3, #16
 8004ea0:	82bb      	strh	r3, [r7, #20]
	m = date->Month + (12 * a) - 3; // since 1 March, 4801 BC
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	785a      	ldrb	r2, [r3, #1]
 8004ea6:	7dfb      	ldrb	r3, [r7, #23]
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	0049      	lsls	r1, r1, #1
 8004eac:	440b      	add	r3, r1
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	4413      	add	r3, r2
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	3b03      	subs	r3, #3
 8004eb8:	74fb      	strb	r3, [r7, #19]

	// Gregorian calendar date compute
	JDN = date->Date;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	789b      	ldrb	r3, [r3, #2]
 8004ebe:	60fb      	str	r3, [r7, #12]
	JDN += (153 * m + 2) / 5;
 8004ec0:	7cfa      	ldrb	r2, [r7, #19]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	00db      	lsls	r3, r3, #3
 8004ec6:	4413      	add	r3, r2
 8004ec8:	011a      	lsls	r2, r3, #4
 8004eca:	4413      	add	r3, r2
 8004ecc:	3302      	adds	r3, #2
 8004ece:	4a31      	ldr	r2, [pc, #196]	; (8004f94 <RTC_ToEpoch+0x128>)
 8004ed0:	fb82 1203 	smull	r1, r2, r2, r3
 8004ed4:	1052      	asrs	r2, r2, #1
 8004ed6:	17db      	asrs	r3, r3, #31
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	461a      	mov	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	4413      	add	r3, r2
 8004ee0:	60fb      	str	r3, [r7, #12]
	JDN += 365 * y;
 8004ee2:	8abb      	ldrh	r3, [r7, #20]
 8004ee4:	f240 126d 	movw	r2, #365	; 0x16d
 8004ee8:	fb02 f303 	mul.w	r3, r2, r3
 8004eec:	461a      	mov	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	60fb      	str	r3, [r7, #12]
	JDN += y / 4;
 8004ef4:	8abb      	ldrh	r3, [r7, #20]
 8004ef6:	089b      	lsrs	r3, r3, #2
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	461a      	mov	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4413      	add	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]
	JDN += -y / 100;
 8004f02:	8abb      	ldrh	r3, [r7, #20]
 8004f04:	425b      	negs	r3, r3
 8004f06:	4a24      	ldr	r2, [pc, #144]	; (8004f98 <RTC_ToEpoch+0x12c>)
 8004f08:	fb82 1203 	smull	r1, r2, r2, r3
 8004f0c:	1152      	asrs	r2, r2, #5
 8004f0e:	17db      	asrs	r3, r3, #31
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	461a      	mov	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	4413      	add	r3, r2
 8004f18:	60fb      	str	r3, [r7, #12]
	JDN += y / 400;
 8004f1a:	8abb      	ldrh	r3, [r7, #20]
 8004f1c:	4a1e      	ldr	r2, [pc, #120]	; (8004f98 <RTC_ToEpoch+0x12c>)
 8004f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f22:	09db      	lsrs	r3, r3, #7
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	461a      	mov	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	4413      	add	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]
	JDN = JDN - 32045;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f5a3 43fa 	sub.w	r3, r3, #32000	; 0x7d00
 8004f34:	3b2d      	subs	r3, #45	; 0x2d
 8004f36:	60fb      	str	r3, [r7, #12]
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4b18      	ldr	r3, [pc, #96]	; (8004f9c <RTC_ToEpoch+0x130>)
 8004f3c:	4413      	add	r3, r2
 8004f3e:	60fb      	str	r3, [r7, #12]
	JDN *= 86400;                     // Days to seconds
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4a17      	ldr	r2, [pc, #92]	; (8004fa0 <RTC_ToEpoch+0x134>)
 8004f44:	fb02 f303 	mul.w	r3, r2, r3
 8004f48:	60fb      	str	r3, [r7, #12]
	JDN += time->Hours * 3600;    // ... and today seconds
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004f54:	fb03 f302 	mul.w	r3, r3, r2
 8004f58:	461a      	mov	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	60fb      	str	r3, [r7, #12]
	JDN += time->Minutes * 60;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	785b      	ldrb	r3, [r3, #1]
 8004f64:	461a      	mov	r2, r3
 8004f66:	4613      	mov	r3, r2
 8004f68:	011b      	lsls	r3, r3, #4
 8004f6a:	1a9b      	subs	r3, r3, r2
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	461a      	mov	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4413      	add	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]
	JDN += time->Seconds;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	789b      	ldrb	r3, [r3, #2]
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	4413      	add	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]

	return JDN;
 8004f82:	68fb      	ldr	r3, [r7, #12]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	371c      	adds	r7, #28
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	2aaaaaab 	.word	0x2aaaaaab
 8004f94:	66666667 	.word	0x66666667
 8004f98:	51eb851f 	.word	0x51eb851f
 8004f9c:	ffdac274 	.word	0xffdac274
 8004fa0:	00015180 	.word	0x00015180

08004fa4 <RTC_FromEpoch>:

//
//// Convert epoch time to Date/Time structures
void RTC_FromEpoch(uint32_t epoch, RTC_TimeTypeDef *time, RTC_DateTypeDef *date) {
 8004fa4:	b590      	push	{r4, r7, lr}
 8004fa6:	b095      	sub	sp, #84	; 0x54
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
	uint32_t b;
	uint32_t c;
	uint32_t d;
	uint32_t e;
	uint32_t m;
	int16_t  year  = 0;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t  month = 0;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t  dow   = 0;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t  mday  = 0;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t  hour  = 0;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t  min   = 0;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t  sec   = 0;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	uint64_t JD    = 0;
 8004fda:	f04f 0300 	mov.w	r3, #0
 8004fde:	f04f 0400 	mov.w	r4, #0
 8004fe2:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	uint64_t JDN   = 0;
 8004fe6:	f04f 0300 	mov.w	r3, #0
 8004fea:	f04f 0400 	mov.w	r4, #0
 8004fee:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	JD  = ((epoch + 43200) / (86400 >>1 )) + (2440587 << 1) + 1;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f503 4328 	add.w	r3, r3, #43008	; 0xa800
 8004ff8:	33c0      	adds	r3, #192	; 0xc0
 8004ffa:	4a7c      	ldr	r2, [pc, #496]	; (80051ec <RTC_FromEpoch+0x248>)
 8004ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8005000:	0bda      	lsrs	r2, r3, #15
 8005002:	4b7b      	ldr	r3, [pc, #492]	; (80051f0 <RTC_FromEpoch+0x24c>)
 8005004:	4413      	add	r3, r2
 8005006:	f04f 0400 	mov.w	r4, #0
 800500a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	JDN = JD >> 1;
 800500e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8005012:	0864      	lsrs	r4, r4, #1
 8005014:	ea4f 0333 	mov.w	r3, r3, rrx
 8005018:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    tm = epoch; t1 = tm / 60; sec  = tm - (t1 * 60);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005022:	4a74      	ldr	r2, [pc, #464]	; (80051f4 <RTC_FromEpoch+0x250>)
 8005024:	fba2 2303 	umull	r2, r3, r2, r3
 8005028:	095b      	lsrs	r3, r3, #5
 800502a:	62bb      	str	r3, [r7, #40]	; 0x28
 800502c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800502e:	b29a      	uxth	r2, r3
 8005030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005032:	b29b      	uxth	r3, r3
 8005034:	4619      	mov	r1, r3
 8005036:	0109      	lsls	r1, r1, #4
 8005038:	1acb      	subs	r3, r1, r3
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	b29b      	uxth	r3, r3
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	b29b      	uxth	r3, r3
 8005042:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    tm = t1;    t1 = tm / 60; min  = tm - (t1 * 60);
 8005046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005048:	62fb      	str	r3, [r7, #44]	; 0x2c
 800504a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800504c:	4a69      	ldr	r2, [pc, #420]	; (80051f4 <RTC_FromEpoch+0x250>)
 800504e:	fba2 2303 	umull	r2, r3, r2, r3
 8005052:	095b      	lsrs	r3, r3, #5
 8005054:	62bb      	str	r3, [r7, #40]	; 0x28
 8005056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005058:	b29a      	uxth	r2, r3
 800505a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800505c:	b29b      	uxth	r3, r3
 800505e:	4619      	mov	r1, r3
 8005060:	0109      	lsls	r1, r1, #4
 8005062:	1acb      	subs	r3, r1, r3
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	b29b      	uxth	r3, r3
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	b29b      	uxth	r3, r3
 800506c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    tm = t1;    t1 = tm / 24; hour = tm - (t1 * 24);
 8005070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005072:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005076:	4a60      	ldr	r2, [pc, #384]	; (80051f8 <RTC_FromEpoch+0x254>)
 8005078:	fba2 2303 	umull	r2, r3, r2, r3
 800507c:	091b      	lsrs	r3, r3, #4
 800507e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005082:	b29a      	uxth	r2, r3
 8005084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005086:	b29b      	uxth	r3, r3
 8005088:	4619      	mov	r1, r3
 800508a:	0049      	lsls	r1, r1, #1
 800508c:	440b      	add	r3, r1
 800508e:	00db      	lsls	r3, r3, #3
 8005090:	b29b      	uxth	r3, r3
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	b29b      	uxth	r3, r3
 8005096:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

    dow   = JDN % 7;
 800509a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800509e:	f04f 0207 	mov.w	r2, #7
 80050a2:	f04f 0300 	mov.w	r3, #0
 80050a6:	f7fb fd31 	bl	8000b0c <__aeabi_uldivmod>
 80050aa:	461c      	mov	r4, r3
 80050ac:	4613      	mov	r3, r2
 80050ae:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    a     = JDN + 32044;
 80050b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b4:	f503 43fa 	add.w	r3, r3, #32000	; 0x7d00
 80050b8:	332c      	adds	r3, #44	; 0x2c
 80050ba:	627b      	str	r3, [r7, #36]	; 0x24
    b     = ((4 * a) + 3) / 146097;
 80050bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	3303      	adds	r3, #3
 80050c2:	4a4e      	ldr	r2, [pc, #312]	; (80051fc <RTC_FromEpoch+0x258>)
 80050c4:	fba2 2303 	umull	r2, r3, r2, r3
 80050c8:	0bdb      	lsrs	r3, r3, #15
 80050ca:	623b      	str	r3, [r7, #32]
    c     = a - ((146097 * b) / 4);
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	4a4c      	ldr	r2, [pc, #304]	; (8005200 <RTC_FromEpoch+0x25c>)
 80050d0:	fb02 f303 	mul.w	r3, r2, r3
 80050d4:	089b      	lsrs	r3, r3, #2
 80050d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	61fb      	str	r3, [r7, #28]
    d     = ((4 * c) + 3) / 1461;
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	3303      	adds	r3, #3
 80050e2:	4a48      	ldr	r2, [pc, #288]	; (8005204 <RTC_FromEpoch+0x260>)
 80050e4:	fba2 2303 	umull	r2, r3, r2, r3
 80050e8:	09db      	lsrs	r3, r3, #7
 80050ea:	61bb      	str	r3, [r7, #24]
    e     = c - ((1461 * d) / 4);
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	f240 52b5 	movw	r2, #1461	; 0x5b5
 80050f2:	fb02 f303 	mul.w	r3, r2, r3
 80050f6:	089b      	lsrs	r3, r3, #2
 80050f8:	69fa      	ldr	r2, [r7, #28]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	617b      	str	r3, [r7, #20]
    m     = ((5 * e) + 2) / 153;
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	4613      	mov	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4413      	add	r3, r2
 8005106:	3302      	adds	r3, #2
 8005108:	4a3f      	ldr	r2, [pc, #252]	; (8005208 <RTC_FromEpoch+0x264>)
 800510a:	fba2 2303 	umull	r2, r3, r2, r3
 800510e:	09db      	lsrs	r3, r3, #7
 8005110:	613b      	str	r3, [r7, #16]
    mday  = e - (((153 * m) + 2) / 5) + 1;
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	b299      	uxth	r1, r3
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	4613      	mov	r3, r2
 800511a:	00db      	lsls	r3, r3, #3
 800511c:	4413      	add	r3, r2
 800511e:	011a      	lsls	r2, r3, #4
 8005120:	4413      	add	r3, r2
 8005122:	3302      	adds	r3, #2
 8005124:	4a39      	ldr	r2, [pc, #228]	; (800520c <RTC_FromEpoch+0x268>)
 8005126:	fba2 2303 	umull	r2, r3, r2, r3
 800512a:	089b      	lsrs	r3, r3, #2
 800512c:	b29b      	uxth	r3, r3
 800512e:	1acb      	subs	r3, r1, r3
 8005130:	b29b      	uxth	r3, r3
 8005132:	3301      	adds	r3, #1
 8005134:	b29b      	uxth	r3, r3
 8005136:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
    month = m + 3 - (12 * (m / 10));
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	b29a      	uxth	r2, r3
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	4932      	ldr	r1, [pc, #200]	; (800520c <RTC_FromEpoch+0x268>)
 8005142:	fba1 1303 	umull	r1, r3, r1, r3
 8005146:	08db      	lsrs	r3, r3, #3
 8005148:	b29b      	uxth	r3, r3
 800514a:	4619      	mov	r1, r3
 800514c:	0049      	lsls	r1, r1, #1
 800514e:	440b      	add	r3, r1
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	b29b      	uxth	r3, r3
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	b29b      	uxth	r3, r3
 8005158:	3303      	adds	r3, #3
 800515a:	b29b      	uxth	r3, r3
 800515c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    year  = (100 * b) + d - 4800 + (m / 10);
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	b29b      	uxth	r3, r3
 8005164:	461a      	mov	r2, r3
 8005166:	0092      	lsls	r2, r2, #2
 8005168:	4413      	add	r3, r2
 800516a:	461a      	mov	r2, r3
 800516c:	0091      	lsls	r1, r2, #2
 800516e:	461a      	mov	r2, r3
 8005170:	460b      	mov	r3, r1
 8005172:	4413      	add	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	b29a      	uxth	r2, r3
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	b29b      	uxth	r3, r3
 800517c:	4413      	add	r3, r2
 800517e:	b29a      	uxth	r2, r3
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	4922      	ldr	r1, [pc, #136]	; (800520c <RTC_FromEpoch+0x268>)
 8005184:	fba1 1303 	umull	r1, r3, r1, r3
 8005188:	08db      	lsrs	r3, r3, #3
 800518a:	b29b      	uxth	r3, r3
 800518c:	4413      	add	r3, r2
 800518e:	b29b      	uxth	r3, r3
 8005190:	f5a3 5396 	sub.w	r3, r3, #4800	; 0x12c0
 8005194:	b29b      	uxth	r3, r3
 8005196:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    date->Year    = year - 2000;
 800519a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	3330      	adds	r3, #48	; 0x30
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	70da      	strb	r2, [r3, #3]
    date->Month   = month;
 80051a8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80051ac:	b2da      	uxtb	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	705a      	strb	r2, [r3, #1]
    date->Date    = mday;
 80051b2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80051b6:	b2da      	uxtb	r2, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	709a      	strb	r2, [r3, #2]
    date->WeekDay = dow;
 80051bc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	701a      	strb	r2, [r3, #0]
    time->Hours   = hour;
 80051c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80051ca:	b2da      	uxtb	r2, r3
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	701a      	strb	r2, [r3, #0]
    time->Minutes = min;
 80051d0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	705a      	strb	r2, [r3, #1]
    time->Seconds = sec;
 80051da:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	709a      	strb	r2, [r3, #2]
}
 80051e4:	bf00      	nop
 80051e6:	3754      	adds	r7, #84	; 0x54
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd90      	pop	{r4, r7, pc}
 80051ec:	c22e4507 	.word	0xc22e4507
 80051f0:	004a7b17 	.word	0x004a7b17
 80051f4:	88888889 	.word	0x88888889
 80051f8:	aaaaaaab 	.word	0xaaaaaaab
 80051fc:	396b06bd 	.word	0x396b06bd
 8005200:	00023ab1 	.word	0x00023ab1
 8005204:	166db073 	.word	0x166db073
 8005208:	d62b80d7 	.word	0xd62b80d7
 800520c:	cccccccd 	.word	0xcccccccd

08005210 <LL_AHB3_GRP1_EnableClock>:
{
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8005218:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800521c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800521e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4313      	orrs	r3, r2
 8005226:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8005228:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800522c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4013      	ands	r3, r2
 8005232:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005234:	68fb      	ldr	r3, [r7, #12]
}
 8005236:	bf00      	nop
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr

08005242 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8005246:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800524a:	f7ff ffe1 	bl	8005210 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800524e:	2200      	movs	r2, #0
 8005250:	210f      	movs	r1, #15
 8005252:	f06f 0001 	mvn.w	r0, #1
 8005256:	f002 fcf4 	bl	8007c42 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */
  HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn , 15, 0);
 800525a:	2200      	movs	r2, #0
 800525c:	210f      	movs	r1, #15
 800525e:	202c      	movs	r0, #44	; 0x2c
 8005260:	f002 fcef 	bl	8007c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn , 15, 0);
 8005264:	2200      	movs	r2, #0
 8005266:	210f      	movs	r1, #15
 8005268:	202d      	movs	r0, #45	; 0x2d
 800526a:	f002 fcea 	bl	8007c42 <HAL_NVIC_SetPriority>
  /* USER CODE END MspInit 1 */
}
 800526e:	bf00      	nop
 8005270:	bd80      	pop	{r7, pc}

08005272 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8005272:	b480      	push	{r7}
 8005274:	b085      	sub	sp, #20
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800527a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800527e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005280:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4313      	orrs	r3, r2
 8005288:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800528a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800528e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4013      	ands	r3, r2
 8005294:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005296:	68fb      	ldr	r3, [r7, #12]
}
 8005298:	bf00      	nop
 800529a:	3714      	adds	r7, #20
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b08c      	sub	sp, #48	; 0x30
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80052b0:	2300      	movs	r3, #0
 80052b2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 80052b4:	2200      	movs	r2, #0
 80052b6:	6879      	ldr	r1, [r7, #4]
 80052b8:	2019      	movs	r0, #25
 80052ba:	f002 fcc2 	bl	8007c42 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 80052be:	2019      	movs	r0, #25
 80052c0:	f002 fcd9 	bl	8007c76 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80052c4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80052c8:	f7ff ffd3 	bl	8005272 <LL_APB2_GRP1_EnableClock>
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80052cc:	f107 0208 	add.w	r2, r7, #8
 80052d0:	f107 030c 	add.w	r3, r7, #12
 80052d4:	4611      	mov	r1, r2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f006 fcf0 	bl	800bcbc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80052dc:	f006 fcd8 	bl	800bc90 <HAL_RCC_GetPCLK2Freq>
 80052e0:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80052e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052e4:	4a12      	ldr	r2, [pc, #72]	; (8005330 <HAL_InitTick+0x8c>)
 80052e6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ea:	0c9b      	lsrs	r3, r3, #18
 80052ec:	3b01      	subs	r3, #1
 80052ee:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80052f0:	4b10      	ldr	r3, [pc, #64]	; (8005334 <HAL_InitTick+0x90>)
 80052f2:	4a11      	ldr	r2, [pc, #68]	; (8005338 <HAL_InitTick+0x94>)
 80052f4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80052f6:	4b0f      	ldr	r3, [pc, #60]	; (8005334 <HAL_InitTick+0x90>)
 80052f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80052fc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80052fe:	4a0d      	ldr	r2, [pc, #52]	; (8005334 <HAL_InitTick+0x90>)
 8005300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005302:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8005304:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <HAL_InitTick+0x90>)
 8005306:	2200      	movs	r2, #0
 8005308:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800530a:	4b0a      	ldr	r3, [pc, #40]	; (8005334 <HAL_InitTick+0x90>)
 800530c:	2200      	movs	r2, #0
 800530e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005310:	4808      	ldr	r0, [pc, #32]	; (8005334 <HAL_InitTick+0x90>)
 8005312:	f007 fd3d 	bl	800cd90 <HAL_TIM_Base_Init>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d104      	bne.n	8005326 <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800531c:	4805      	ldr	r0, [pc, #20]	; (8005334 <HAL_InitTick+0x90>)
 800531e:	f007 fdb9 	bl	800ce94 <HAL_TIM_Base_Start_IT>
 8005322:	4603      	mov	r3, r0
 8005324:	e000      	b.n	8005328 <HAL_InitTick+0x84>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
}
 8005328:	4618      	mov	r0, r3
 800532a:	3730      	adds	r7, #48	; 0x30
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	431bde83 	.word	0x431bde83
 8005334:	20028744 	.word	0x20028744
 8005338:	40012c00 	.word	0x40012c00

0800533c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005340:	bf00      	nop
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr

0800534a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800534a:	b480      	push	{r7}
 800534c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800534e:	e7fe      	b.n	800534e <HardFault_Handler+0x4>

08005350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005354:	e7fe      	b.n	8005354 <MemManage_Handler+0x4>

08005356 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005356:	b480      	push	{r7}
 8005358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800535a:	e7fe      	b.n	800535a <BusFault_Handler+0x4>

0800535c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800535c:	b480      	push	{r7}
 800535e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005360:	e7fe      	b.n	8005360 <UsageFault_Handler+0x4>

08005362 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005362:	b480      	push	{r7}
 8005364:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005366:	bf00      	nop
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005374:	2004      	movs	r0, #4
 8005376:	f003 fb89 	bl	8008a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  // received message from secondary MCU that a message is ready
//  osSemaphoreRelease(interProcessorInterruptSemHandle);
  osThreadFlagsSet(interProcTaskHandle, 0x00000004U);
 800537a:	4b04      	ldr	r3, [pc, #16]	; (800538c <EXTI2_IRQHandler+0x1c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2104      	movs	r1, #4
 8005380:	4618      	mov	r0, r3
 8005382:	f009 f8c1 	bl	800e508 <osThreadFlagsSet>
  /* USER CODE END EXTI2_IRQn 1 */
}
 8005386:	bf00      	nop
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	20028004 	.word	0x20028004

08005390 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005394:	4802      	ldr	r0, [pc, #8]	; (80053a0 <DMA1_Channel1_IRQHandler+0x10>)
 8005396:	f002 fe8c 	bl	80080b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800539a:	bf00      	nop
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	20027a5c 	.word	0x20027a5c

080053a4 <COMP_IRQHandler>:

/**
  * @brief This function handles COMP1 and COMP2 interrupts through EXTI lines 20 and 21.
  */
void COMP_IRQHandler(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP_IRQn 0 */

  /* USER CODE END COMP_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 80053a8:	4802      	ldr	r0, [pc, #8]	; (80053b4 <COMP_IRQHandler+0x10>)
 80053aa:	f002 fae1 	bl	8007970 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP_IRQn 1 */

  /* USER CODE END COMP_IRQn 1 */
}
 80053ae:	bf00      	nop
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	20028028 	.word	0x20028028

080053b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80053bc:	2020      	movs	r0, #32
 80053be:	f003 fb65 	bl	8008a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80053c2:	bf00      	nop
 80053c4:	bd80      	pop	{r7, pc}
	...

080053c8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80053cc:	4803      	ldr	r0, [pc, #12]	; (80053dc <TIM1_UP_TIM16_IRQHandler+0x14>)
 80053ce:	f007 fe6b 	bl	800d0a8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80053d2:	4803      	ldr	r0, [pc, #12]	; (80053e0 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80053d4:	f007 fe68 	bl	800d0a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80053d8:	bf00      	nop
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	20028744 	.word	0x20028744
 80053e0:	200287c4 	.word	0x200287c4

080053e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80053e8:	4802      	ldr	r0, [pc, #8]	; (80053f4 <I2C1_EV_IRQHandler+0x10>)
 80053ea:	f003 ff65 	bl	80092b8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80053ee:	bf00      	nop
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	200281b8 	.word	0x200281b8

080053f8 <IPCC_C1_TX_IRQHandler>:

/* USER CODE BEGIN 1 */
void IPCC_C1_TX_IRQHandler(void)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	af00      	add	r7, sp, #0
  HW_IPCC_Tx_Handler();
 80053fc:	f010 ff66 	bl	80162cc <HW_IPCC_Tx_Handler>

  return;
 8005400:	bf00      	nop
}
 8005402:	bd80      	pop	{r7, pc}

08005404 <IPCC_C1_RX_IRQHandler>:
void IPCC_C1_RX_IRQHandler(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
  HW_IPCC_Rx_Handler();
 8005408:	f010 ff06 	bl	8016218 <HW_IPCC_Rx_Handler>
  return;
 800540c:	bf00      	nop
}
 800540e:	bd80      	pop	{r7, pc}

08005410 <TSC_IRQHandler>:

/**
  * @brief This function handles TSC global interrupt.
  */
void TSC_IRQHandler(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_IRQn 0 */

  /* USER CODE END TSC_IRQn 0 */
  HAL_TSC_IRQHandler(&htsc);
 8005414:	4802      	ldr	r0, [pc, #8]	; (8005420 <TSC_IRQHandler+0x10>)
 8005416:	f008 ff07 	bl	800e228 <HAL_TSC_IRQHandler>
  /* USER CODE BEGIN TSC_IRQn 1 */

  /* USER CODE END TSC_IRQn 1 */
}
 800541a:	bf00      	nop
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	20028838 	.word	0x20028838

08005424 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 8005424:	b40c      	push	{r2, r3}
 8005426:	b480      	push	{r7}
 8005428:	b083      	sub	sp, #12
 800542a:	af00      	add	r7, sp, #0
 800542c:	4603      	mov	r3, r0
 800542e:	460a      	mov	r2, r1
 8005430:	71fb      	strb	r3, [r7, #7]
 8005432:	4613      	mov	r3, r2
 8005434:	71bb      	strb	r3, [r7, #6]
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	b002      	add	sp, #8
 8005442:	4770      	bx	lr

08005444 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005444:	b480      	push	{r7}
 8005446:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8005448:	4b26      	ldr	r3, [pc, #152]	; (80054e4 <SystemInit+0xa0>)
 800544a:	2200      	movs	r2, #0
 800544c:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800544e:	4b25      	ldr	r3, [pc, #148]	; (80054e4 <SystemInit+0xa0>)
 8005450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005454:	4a23      	ldr	r2, [pc, #140]	; (80054e4 <SystemInit+0xa0>)
 8005456:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800545a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800545e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005468:	f043 0301 	orr.w	r3, r3, #1
 800546c:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800546e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005472:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8005476:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8005478:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005482:	4b19      	ldr	r3, [pc, #100]	; (80054e8 <SystemInit+0xa4>)
 8005484:	4013      	ands	r3, r2
 8005486:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8005488:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800548c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005490:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005494:	f023 0305 	bic.w	r3, r3, #5
 8005498:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800549c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054a8:	f023 0301 	bic.w	r3, r3, #1
 80054ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80054b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054b4:	4a0d      	ldr	r2, [pc, #52]	; (80054ec <SystemInit+0xa8>)
 80054b6:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80054b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054bc:	4a0b      	ldr	r2, [pc, #44]	; (80054ec <SystemInit+0xa8>)
 80054be:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80054c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054ce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80054d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054d4:	2200      	movs	r2, #0
 80054d6:	619a      	str	r2, [r3, #24]
}
 80054d8:	bf00      	nop
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	e000ed00 	.word	0xe000ed00
 80054e8:	faf6fefb 	.word	0xfaf6fefb
 80054ec:	22041000 	.word	0x22041000

080054f0 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b087      	sub	sp, #28
 80054f4:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

  /* Get MSI Range frequency--------------------------------------------------*/

  /*MSI frequency range in Hz*/
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 80054f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	091b      	lsrs	r3, r3, #4
 80054fe:	f003 030f 	and.w	r3, r3, #15
 8005502:	4a47      	ldr	r2, [pc, #284]	; (8005620 <SystemCoreClockUpdate+0x130>)
 8005504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005508:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800550a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f003 030c 	and.w	r3, r3, #12
 8005514:	2b0c      	cmp	r3, #12
 8005516:	d867      	bhi.n	80055e8 <SystemCoreClockUpdate+0xf8>
 8005518:	a201      	add	r2, pc, #4	; (adr r2, 8005520 <SystemCoreClockUpdate+0x30>)
 800551a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551e:	bf00      	nop
 8005520:	08005555 	.word	0x08005555
 8005524:	080055e9 	.word	0x080055e9
 8005528:	080055e9 	.word	0x080055e9
 800552c:	080055e9 	.word	0x080055e9
 8005530:	0800555d 	.word	0x0800555d
 8005534:	080055e9 	.word	0x080055e9
 8005538:	080055e9 	.word	0x080055e9
 800553c:	080055e9 	.word	0x080055e9
 8005540:	08005565 	.word	0x08005565
 8005544:	080055e9 	.word	0x080055e9
 8005548:	080055e9 	.word	0x080055e9
 800554c:	080055e9 	.word	0x080055e9
 8005550:	0800556d 	.word	0x0800556d
  {
    case 0x00:   /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8005554:	4a33      	ldr	r2, [pc, #204]	; (8005624 <SystemCoreClockUpdate+0x134>)
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	6013      	str	r3, [r2, #0]
      break;
 800555a:	e049      	b.n	80055f0 <SystemCoreClockUpdate+0x100>

    case 0x04:  /* HSI used as system clock source */
      /* HSI used as system clock source */
        SystemCoreClock = HSI_VALUE;
 800555c:	4b31      	ldr	r3, [pc, #196]	; (8005624 <SystemCoreClockUpdate+0x134>)
 800555e:	4a32      	ldr	r2, [pc, #200]	; (8005628 <SystemCoreClockUpdate+0x138>)
 8005560:	601a      	str	r2, [r3, #0]
      break;
 8005562:	e045      	b.n	80055f0 <SystemCoreClockUpdate+0x100>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005564:	4b2f      	ldr	r3, [pc, #188]	; (8005624 <SystemCoreClockUpdate+0x134>)
 8005566:	4a31      	ldr	r2, [pc, #196]	; (800562c <SystemCoreClockUpdate+0x13c>)
 8005568:	601a      	str	r2, [r3, #0]
      break;
 800556a:	e041      	b.n	80055f0 <SystemCoreClockUpdate+0x100>

    case 0x0C: /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800556c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	f003 0303 	and.w	r3, r3, #3
 8005576:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8005578:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	091b      	lsrs	r3, r3, #4
 8005580:	f003 0307 	and.w	r3, r3, #7
 8005584:	3301      	adds	r3, #1
 8005586:	60bb      	str	r3, [r7, #8]

      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2b02      	cmp	r3, #2
 800558c:	d105      	bne.n	800559a <SystemCoreClockUpdate+0xaa>
      {
        pllvco = (HSI_VALUE / pllm);
 800558e:	4a26      	ldr	r2, [pc, #152]	; (8005628 <SystemCoreClockUpdate+0x138>)
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	fbb2 f3f3 	udiv	r3, r2, r3
 8005596:	617b      	str	r3, [r7, #20]
 8005598:	e00d      	b.n	80055b6 <SystemCoreClockUpdate+0xc6>
      }
      else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2b03      	cmp	r3, #3
 800559e:	d105      	bne.n	80055ac <SystemCoreClockUpdate+0xbc>
      {
        pllvco = (HSE_VALUE / pllm);
 80055a0:	4a22      	ldr	r2, [pc, #136]	; (800562c <SystemCoreClockUpdate+0x13c>)
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a8:	617b      	str	r3, [r7, #20]
 80055aa:	e004      	b.n	80055b6 <SystemCoreClockUpdate+0xc6>
      }
      else /* MSI used as PLL clock source */
      {
        pllvco = (msirange / pllm);
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b4:	617b      	str	r3, [r7, #20]
      }
      
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	0a1b      	lsrs	r3, r3, #8
 80055be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	fb02 f303 	mul.w	r3, r2, r3
 80055c8:	617b      	str	r3, [r7, #20]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 80055ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	0f5b      	lsrs	r3, r3, #29
 80055d2:	f003 0307 	and.w	r3, r3, #7
 80055d6:	3301      	adds	r3, #1
 80055d8:	607b      	str	r3, [r7, #4]
      
      SystemCoreClock = pllvco/pllr;
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e2:	4a10      	ldr	r2, [pc, #64]	; (8005624 <SystemCoreClockUpdate+0x134>)
 80055e4:	6013      	str	r3, [r2, #0]
      break;
 80055e6:	e003      	b.n	80055f0 <SystemCoreClockUpdate+0x100>

    default:
      SystemCoreClock = msirange;
 80055e8:	4a0e      	ldr	r2, [pc, #56]	; (8005624 <SystemCoreClockUpdate+0x134>)
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	6013      	str	r3, [r2, #0]
      break;
 80055ee:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80055f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	091b      	lsrs	r3, r3, #4
 80055f8:	f003 030f 	and.w	r3, r3, #15
 80055fc:	4a0c      	ldr	r2, [pc, #48]	; (8005630 <SystemCoreClockUpdate+0x140>)
 80055fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005602:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8005604:	4b07      	ldr	r3, [pc, #28]	; (8005624 <SystemCoreClockUpdate+0x134>)
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	fbb2 f3f3 	udiv	r3, r2, r3
 800560e:	4a05      	ldr	r2, [pc, #20]	; (8005624 <SystemCoreClockUpdate+0x134>)
 8005610:	6013      	str	r3, [r2, #0]

}
 8005612:	bf00      	nop
 8005614:	371c      	adds	r7, #28
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	08018c3c 	.word	0x08018c3c
 8005624:	20000078 	.word	0x20000078
 8005628:	00f42400 	.word	0x00f42400
 800562c:	01e84800 	.word	0x01e84800
 8005630:	08018bdc 	.word	0x08018bdc

08005634 <LL_AHB2_GRP1_EnableClock>:
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800563c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005640:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005642:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4313      	orrs	r3, r2
 800564a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800564c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005650:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4013      	ands	r3, r2
 8005656:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005658:	68fb      	ldr	r3, [r7, #12]
}
 800565a:	bf00      	nop
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <LL_APB1_GRP1_EnableClock>:
{
 8005666:	b480      	push	{r7}
 8005668:	b085      	sub	sp, #20
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800566e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005672:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005674:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4313      	orrs	r3, r2
 800567c:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800567e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005682:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4013      	ands	r3, r2
 8005688:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800568a:	68fb      	ldr	r3, [r7, #12]
}
 800568c:	bf00      	nop
 800568e:	3714      	adds	r7, #20
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <LL_APB2_GRP1_EnableClock>:
{
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80056a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80056b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4013      	ands	r3, r2
 80056ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80056bc:	68fb      	ldr	r3, [r7, #12]
}
 80056be:	bf00      	nop
 80056c0:	3714      	adds	r7, #20
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
	...

080056cc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b08e      	sub	sp, #56	; 0x38
 80056d0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80056d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80056d6:	2200      	movs	r2, #0
 80056d8:	601a      	str	r2, [r3, #0]
 80056da:	605a      	str	r2, [r3, #4]
 80056dc:	609a      	str	r2, [r3, #8]
 80056de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056e0:	f107 031c 	add.w	r3, r7, #28
 80056e4:	2200      	movs	r2, #0
 80056e6:	601a      	str	r2, [r3, #0]
 80056e8:	605a      	str	r2, [r3, #4]
 80056ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80056ec:	463b      	mov	r3, r7
 80056ee:	2200      	movs	r2, #0
 80056f0:	601a      	str	r2, [r3, #0]
 80056f2:	605a      	str	r2, [r3, #4]
 80056f4:	609a      	str	r2, [r3, #8]
 80056f6:	60da      	str	r2, [r3, #12]
 80056f8:	611a      	str	r2, [r3, #16]
 80056fa:	615a      	str	r2, [r3, #20]
 80056fc:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80056fe:	4b2d      	ldr	r3, [pc, #180]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005700:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005704:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 639;
 8005706:	4b2b      	ldr	r3, [pc, #172]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005708:	f240 227f 	movw	r2, #639	; 0x27f
 800570c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800570e:	4b29      	ldr	r3, [pc, #164]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005710:	2200      	movs	r2, #0
 8005712:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8005714:	4b27      	ldr	r3, [pc, #156]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005716:	2209      	movs	r2, #9
 8005718:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800571a:	4b26      	ldr	r3, [pc, #152]	; (80057b4 <MX_TIM2_Init+0xe8>)
 800571c:	2200      	movs	r2, #0
 800571e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005720:	4b24      	ldr	r3, [pc, #144]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005722:	2200      	movs	r2, #0
 8005724:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005726:	4823      	ldr	r0, [pc, #140]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005728:	f007 fb32 	bl	800cd90 <HAL_TIM_Base_Init>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8005732:	f7fe fdbf 	bl	80042b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005736:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800573a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800573c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005740:	4619      	mov	r1, r3
 8005742:	481c      	ldr	r0, [pc, #112]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005744:	f007 fee8 	bl	800d518 <HAL_TIM_ConfigClockSource>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800574e:	f7fe fdb1 	bl	80042b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005752:	4818      	ldr	r0, [pc, #96]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005754:	f007 fbc8 	bl	800cee8 <HAL_TIM_PWM_Init>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d001      	beq.n	8005762 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800575e:	f7fe fda9 	bl	80042b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005762:	2320      	movs	r3, #32
 8005764:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005766:	2300      	movs	r3, #0
 8005768:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800576a:	f107 031c 	add.w	r3, r7, #28
 800576e:	4619      	mov	r1, r3
 8005770:	4810      	ldr	r0, [pc, #64]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005772:	f008 fb57 	bl	800de24 <HAL_TIMEx_MasterConfigSynchronization>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d001      	beq.n	8005780 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800577c:	f7fe fd9a 	bl	80042b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005780:	2360      	movs	r3, #96	; 0x60
 8005782:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 9;
 8005784:	2309      	movs	r3, #9
 8005786:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005788:	2300      	movs	r3, #0
 800578a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800578c:	2300      	movs	r3, #0
 800578e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005790:	463b      	mov	r3, r7
 8005792:	2204      	movs	r2, #4
 8005794:	4619      	mov	r1, r3
 8005796:	4807      	ldr	r0, [pc, #28]	; (80057b4 <MX_TIM2_Init+0xe8>)
 8005798:	f007 fda6 	bl	800d2e8 <HAL_TIM_PWM_ConfigChannel>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d001      	beq.n	80057a6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80057a2:	f7fe fd87 	bl	80042b4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80057a6:	4803      	ldr	r0, [pc, #12]	; (80057b4 <MX_TIM2_Init+0xe8>)
 80057a8:	f000 f850 	bl	800584c <HAL_TIM_MspPostInit>

}
 80057ac:	bf00      	nop
 80057ae:	3738      	adds	r7, #56	; 0x38
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	20028784 	.word	0x20028784

080057b8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 80057bc:	4b0f      	ldr	r3, [pc, #60]	; (80057fc <MX_TIM16_Init+0x44>)
 80057be:	4a10      	ldr	r2, [pc, #64]	; (8005800 <MX_TIM16_Init+0x48>)
 80057c0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 31;
 80057c2:	4b0e      	ldr	r3, [pc, #56]	; (80057fc <MX_TIM16_Init+0x44>)
 80057c4:	221f      	movs	r2, #31
 80057c6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057c8:	4b0c      	ldr	r3, [pc, #48]	; (80057fc <MX_TIM16_Init+0x44>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80057ce:	4b0b      	ldr	r3, [pc, #44]	; (80057fc <MX_TIM16_Init+0x44>)
 80057d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057d4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057d6:	4b09      	ldr	r3, [pc, #36]	; (80057fc <MX_TIM16_Init+0x44>)
 80057d8:	2200      	movs	r2, #0
 80057da:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80057dc:	4b07      	ldr	r3, [pc, #28]	; (80057fc <MX_TIM16_Init+0x44>)
 80057de:	2200      	movs	r2, #0
 80057e0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80057e2:	4b06      	ldr	r3, [pc, #24]	; (80057fc <MX_TIM16_Init+0x44>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80057e8:	4804      	ldr	r0, [pc, #16]	; (80057fc <MX_TIM16_Init+0x44>)
 80057ea:	f007 fad1 	bl	800cd90 <HAL_TIM_Base_Init>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d001      	beq.n	80057f8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80057f4:	f7fe fd5e 	bl	80042b4 <Error_Handler>
  }

}
 80057f8:	bf00      	nop
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	200287c4 	.word	0x200287c4
 8005800:	40014400 	.word	0x40014400

08005804 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005814:	d103      	bne.n	800581e <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005816:	2001      	movs	r0, #1
 8005818:	f7ff ff25 	bl	8005666 <LL_APB1_GRP1_EnableClock>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800581c:	e010      	b.n	8005840 <HAL_TIM_Base_MspInit+0x3c>
  else if(tim_baseHandle->Instance==TIM16)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a09      	ldr	r2, [pc, #36]	; (8005848 <HAL_TIM_Base_MspInit+0x44>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d10b      	bne.n	8005840 <HAL_TIM_Base_MspInit+0x3c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005828:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800582c:	f7ff ff34 	bl	8005698 <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005830:	2200      	movs	r2, #0
 8005832:	2100      	movs	r1, #0
 8005834:	2019      	movs	r0, #25
 8005836:	f002 fa04 	bl	8007c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800583a:	2019      	movs	r0, #25
 800583c:	f002 fa1b 	bl	8007c76 <HAL_NVIC_EnableIRQ>
}
 8005840:	bf00      	nop
 8005842:	3708      	adds	r7, #8
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	40014400 	.word	0x40014400

0800584c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b088      	sub	sp, #32
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005854:	f107 030c 	add.w	r3, r7, #12
 8005858:	2200      	movs	r2, #0
 800585a:	601a      	str	r2, [r3, #0]
 800585c:	605a      	str	r2, [r3, #4]
 800585e:	609a      	str	r2, [r3, #8]
 8005860:	60da      	str	r2, [r3, #12]
 8005862:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800586c:	d112      	bne.n	8005894 <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800586e:	2002      	movs	r0, #2
 8005870:	f7ff fee0 	bl	8005634 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration    
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005874:	2308      	movs	r3, #8
 8005876:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005878:	2302      	movs	r3, #2
 800587a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800587c:	2300      	movs	r3, #0
 800587e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005880:	2300      	movs	r3, #0
 8005882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005884:	2301      	movs	r3, #1
 8005886:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005888:	f107 030c 	add.w	r3, r7, #12
 800588c:	4619      	mov	r1, r3
 800588e:	4803      	ldr	r0, [pc, #12]	; (800589c <HAL_TIM_MspPostInit+0x50>)
 8005890:	f002 ff42 	bl	8008718 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005894:	bf00      	nop
 8005896:	3720      	adds	r7, #32
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	48000400 	.word	0x48000400

080058a0 <HAL_COMP_TriggerCallback>:
uint16_t calibration_1 = 0;
union ColorComplex lightMessageComplexTouch = {0};
uint32_t lightsSimpleMessageReceivedTouch;
uint32_t prev_msg = 0;

void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp) {
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
	timestamp = __HAL_TIM_GET_COUNTER(&htim16);
 80058a8:	4b1a      	ldr	r3, [pc, #104]	; (8005914 <HAL_COMP_TriggerCallback+0x74>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	4b19      	ldr	r3, [pc, #100]	; (8005918 <HAL_COMP_TriggerCallback+0x78>)
 80058b2:	801a      	strh	r2, [r3, #0]

//	GPIO_PinState pin_state = HAL_GPIO_ReadPin(LH_SIG_GPIO_Port, LH_SIG_Pin);
	uint32_t pin_state = HAL_COMP_GetOutputLevel(hcomp);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f002 f889 	bl	80079cc <HAL_COMP_GetOutputLevel>
 80058ba:	60f8      	str	r0, [r7, #12]
	if (pin_state == COMP_OUTPUT_LEVEL_HIGH) {
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d109      	bne.n	80058d6 <HAL_COMP_TriggerCallback+0x36>
		//Rising edge
		input0.rise_time_ = timestamp;
 80058c2:	4b15      	ldr	r3, [pc, #84]	; (8005918 <HAL_COMP_TriggerCallback+0x78>)
 80058c4:	881a      	ldrh	r2, [r3, #0]
 80058c6:	4b15      	ldr	r3, [pc, #84]	; (800591c <HAL_COMP_TriggerCallback+0x7c>)
 80058c8:	f8a3 240a 	strh.w	r2, [r3, #1034]	; 0x40a
		input0.rise_valid_ = 1;
 80058cc:	4b13      	ldr	r3, [pc, #76]	; (800591c <HAL_COMP_TriggerCallback+0x7c>)
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
		//Falling edge
		enqueue_pulse(&input0, input0.rise_time_, timestamp - input0.rise_time_);
		input0.rise_valid_ = 0;
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
	}
}
 80058d4:	e019      	b.n	800590a <HAL_COMP_TriggerCallback+0x6a>
	} else if (input0.rise_valid_ && pin_state == COMP_OUTPUT_LEVEL_LOW) {
 80058d6:	4b11      	ldr	r3, [pc, #68]	; (800591c <HAL_COMP_TriggerCallback+0x7c>)
 80058d8:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d014      	beq.n	800590a <HAL_COMP_TriggerCallback+0x6a>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d111      	bne.n	800590a <HAL_COMP_TriggerCallback+0x6a>
		enqueue_pulse(&input0, input0.rise_time_, timestamp - input0.rise_time_);
 80058e6:	4b0d      	ldr	r3, [pc, #52]	; (800591c <HAL_COMP_TriggerCallback+0x7c>)
 80058e8:	f8b3 140a 	ldrh.w	r1, [r3, #1034]	; 0x40a
 80058ec:	4b0a      	ldr	r3, [pc, #40]	; (8005918 <HAL_COMP_TriggerCallback+0x78>)
 80058ee:	881a      	ldrh	r2, [r3, #0]
 80058f0:	4b0a      	ldr	r3, [pc, #40]	; (800591c <HAL_COMP_TriggerCallback+0x7c>)
 80058f2:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	461a      	mov	r2, r3
 80058fc:	4807      	ldr	r0, [pc, #28]	; (800591c <HAL_COMP_TriggerCallback+0x7c>)
 80058fe:	f7fe f92d 	bl	8003b5c <enqueue_pulse>
		input0.rise_valid_ = 0;
 8005902:	4b06      	ldr	r3, [pc, #24]	; (800591c <HAL_COMP_TriggerCallback+0x7c>)
 8005904:	2200      	movs	r2, #0
 8005906:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
}
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	200287c4 	.word	0x200287c4
 8005918:	20000b3a 	.word	0x20000b3a
 800591c:	20027bdc 	.word	0x20027bdc

08005920 <HAL_TSC_ConvCpltCallback>:


uint32_t temp = 0x01;
// TODO: make threshold update if "touch" is active for too long
void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef *htsc) {
 8005920:	b5b0      	push	{r4, r5, r7, lr}
 8005922:	b086      	sub	sp, #24
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
	/*##-5- Discharge the touch-sensing IOs ####################################*/
	HAL_TSC_IODischarge(htsc, ENABLE);
 8005928:	2101      	movs	r1, #1
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f008 fc4c 	bl	800e1c8 <HAL_TSC_IODischarge>
	/* Note: a delay can be added here */

	uint32_t uhTSCAcquisitionValue;
	TSC_GroupStatusTypeDef status = HAL_TSC_GroupGetStatus(htsc, TSC_GROUP2_IDX);
 8005930:	2101      	movs	r1, #1
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f008 fbd1 	bl	800e0da <HAL_TSC_GroupGetStatus>
 8005938:	4603      	mov	r3, r0
 800593a:	75bb      	strb	r3, [r7, #22]
	uint32_t cur_time;
	/*##-6- Check if the acquisition is correct (no max count) #################*/
	if (status == TSC_GROUP_COMPLETED) {
 800593c:	7dbb      	ldrb	r3, [r7, #22]
 800593e:	2b01      	cmp	r3, #1
 8005940:	f040 8115 	bne.w	8005b6e <HAL_TSC_ConvCpltCallback+0x24e>
		/*##-7- Read the acquisition value #######################################*/
		uhTSCAcquisitionValue = HAL_TSC_GroupGetValue(htsc, TSC_GROUP2_IDX);
 8005944:	2101      	movs	r1, #1
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f008 fbe9 	bl	800e11e <HAL_TSC_GroupGetValue>
 800594c:	6138      	str	r0, [r7, #16]
		uint8_t touch;
		if (cap_sensor == 0) {
 800594e:	4ba0      	ldr	r3, [pc, #640]	; (8005bd0 <HAL_TSC_ConvCpltCallback+0x2b0>)
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d17d      	bne.n	8005a52 <HAL_TSC_ConvCpltCallback+0x132>
			if(calibration_0 <= CALIBRATION_SAMPLES){
 8005956:	4b9f      	ldr	r3, [pc, #636]	; (8005bd4 <HAL_TSC_ConvCpltCallback+0x2b4>)
 8005958:	881b      	ldrh	r3, [r3, #0]
 800595a:	2b64      	cmp	r3, #100	; 0x64
 800595c:	d83a      	bhi.n	80059d4 <HAL_TSC_ConvCpltCallback+0xb4>
				touch = 0;
 800595e:	2300      	movs	r3, #0
 8005960:	75fb      	strb	r3, [r7, #23]
				if(calibration_0 == 0){
 8005962:	4b9c      	ldr	r3, [pc, #624]	; (8005bd4 <HAL_TSC_ConvCpltCallback+0x2b4>)
 8005964:	881b      	ldrh	r3, [r3, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d108      	bne.n	800597c <HAL_TSC_ConvCpltCallback+0x5c>
					ts1_threshold = uhTSCAcquisitionValue;
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	ee07 3a90 	vmov	s15, r3
 8005970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005974:	4b98      	ldr	r3, [pc, #608]	; (8005bd8 <HAL_TSC_ConvCpltCallback+0x2b8>)
 8005976:	edc3 7a00 	vstr	s15, [r3]
 800597a:	e024      	b.n	80059c6 <HAL_TSC_ConvCpltCallback+0xa6>
				}else{
					ts1_threshold = uhTSCAcquisitionValue * ALPHA_WEIGHT + ts1_threshold * (1-ALPHA_WEIGHT);
 800597c:	6938      	ldr	r0, [r7, #16]
 800597e:	f7fa fd4b 	bl	8000418 <__aeabi_ui2d>
 8005982:	a38f      	add	r3, pc, #572	; (adr r3, 8005bc0 <HAL_TSC_ConvCpltCallback+0x2a0>)
 8005984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005988:	f7fa fdc0 	bl	800050c <__aeabi_dmul>
 800598c:	4603      	mov	r3, r0
 800598e:	460c      	mov	r4, r1
 8005990:	4625      	mov	r5, r4
 8005992:	461c      	mov	r4, r3
 8005994:	4b90      	ldr	r3, [pc, #576]	; (8005bd8 <HAL_TSC_ConvCpltCallback+0x2b8>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4618      	mov	r0, r3
 800599a:	f7fa fd5f 	bl	800045c <__aeabi_f2d>
 800599e:	a38a      	add	r3, pc, #552	; (adr r3, 8005bc8 <HAL_TSC_ConvCpltCallback+0x2a8>)
 80059a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a4:	f7fa fdb2 	bl	800050c <__aeabi_dmul>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4620      	mov	r0, r4
 80059ae:	4629      	mov	r1, r5
 80059b0:	f7fa fbf6 	bl	80001a0 <__adddf3>
 80059b4:	4603      	mov	r3, r0
 80059b6:	460c      	mov	r4, r1
 80059b8:	4618      	mov	r0, r3
 80059ba:	4621      	mov	r1, r4
 80059bc:	f7fb f856 	bl	8000a6c <__aeabi_d2f>
 80059c0:	4602      	mov	r2, r0
 80059c2:	4b85      	ldr	r3, [pc, #532]	; (8005bd8 <HAL_TSC_ConvCpltCallback+0x2b8>)
 80059c4:	601a      	str	r2, [r3, #0]
				}
				calibration_0 += 1;
 80059c6:	4b83      	ldr	r3, [pc, #524]	; (8005bd4 <HAL_TSC_ConvCpltCallback+0x2b4>)
 80059c8:	881b      	ldrh	r3, [r3, #0]
 80059ca:	3301      	adds	r3, #1
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	4b81      	ldr	r3, [pc, #516]	; (8005bd4 <HAL_TSC_ConvCpltCallback+0x2b4>)
 80059d0:	801a      	strh	r2, [r3, #0]
 80059d2:	e0ba      	b.n	8005b4a <HAL_TSC_ConvCpltCallback+0x22a>
			}
			else{
				touch = (uhTSCAcquisitionValue <= (ts1_threshold - THRESHOLD_TOLERANCE));
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	ee07 3a90 	vmov	s15, r3
 80059da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80059de:	4b7e      	ldr	r3, [pc, #504]	; (8005bd8 <HAL_TSC_ConvCpltCallback+0x2b8>)
 80059e0:	edd3 7a00 	vldr	s15, [r3]
 80059e4:	eddf 6a7d 	vldr	s13, [pc, #500]	; 8005bdc <HAL_TSC_ConvCpltCallback+0x2bc>
 80059e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80059ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059f4:	bf94      	ite	ls
 80059f6:	2301      	movls	r3, #1
 80059f8:	2300      	movhi	r3, #0
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	75fb      	strb	r3, [r7, #23]

				// if not touched, update threshold
				if(touch == 0){
 80059fe:	7dfb      	ldrb	r3, [r7, #23]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f040 80a2 	bne.w	8005b4a <HAL_TSC_ConvCpltCallback+0x22a>
					ts1_threshold = uhTSCAcquisitionValue * ALPHA_WEIGHT + ts1_threshold * (1-ALPHA_WEIGHT);
 8005a06:	6938      	ldr	r0, [r7, #16]
 8005a08:	f7fa fd06 	bl	8000418 <__aeabi_ui2d>
 8005a0c:	a36c      	add	r3, pc, #432	; (adr r3, 8005bc0 <HAL_TSC_ConvCpltCallback+0x2a0>)
 8005a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a12:	f7fa fd7b 	bl	800050c <__aeabi_dmul>
 8005a16:	4603      	mov	r3, r0
 8005a18:	460c      	mov	r4, r1
 8005a1a:	4625      	mov	r5, r4
 8005a1c:	461c      	mov	r4, r3
 8005a1e:	4b6e      	ldr	r3, [pc, #440]	; (8005bd8 <HAL_TSC_ConvCpltCallback+0x2b8>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fa fd1a 	bl	800045c <__aeabi_f2d>
 8005a28:	a367      	add	r3, pc, #412	; (adr r3, 8005bc8 <HAL_TSC_ConvCpltCallback+0x2a8>)
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	f7fa fd6d 	bl	800050c <__aeabi_dmul>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	4620      	mov	r0, r4
 8005a38:	4629      	mov	r1, r5
 8005a3a:	f7fa fbb1 	bl	80001a0 <__adddf3>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	460c      	mov	r4, r1
 8005a42:	4618      	mov	r0, r3
 8005a44:	4621      	mov	r1, r4
 8005a46:	f7fb f811 	bl	8000a6c <__aeabi_d2f>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	4b62      	ldr	r3, [pc, #392]	; (8005bd8 <HAL_TSC_ConvCpltCallback+0x2b8>)
 8005a4e:	601a      	str	r2, [r3, #0]
 8005a50:	e07b      	b.n	8005b4a <HAL_TSC_ConvCpltCallback+0x22a>
				}
			}
		} else {
			if(calibration_1 <= CALIBRATION_SAMPLES){
 8005a52:	4b63      	ldr	r3, [pc, #396]	; (8005be0 <HAL_TSC_ConvCpltCallback+0x2c0>)
 8005a54:	881b      	ldrh	r3, [r3, #0]
 8005a56:	2b64      	cmp	r3, #100	; 0x64
 8005a58:	d83a      	bhi.n	8005ad0 <HAL_TSC_ConvCpltCallback+0x1b0>
				touch = 0;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	75fb      	strb	r3, [r7, #23]
				if(calibration_1 == 0){
 8005a5e:	4b60      	ldr	r3, [pc, #384]	; (8005be0 <HAL_TSC_ConvCpltCallback+0x2c0>)
 8005a60:	881b      	ldrh	r3, [r3, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d108      	bne.n	8005a78 <HAL_TSC_ConvCpltCallback+0x158>
					ts2_threshold = uhTSCAcquisitionValue;
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	ee07 3a90 	vmov	s15, r3
 8005a6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a70:	4b5c      	ldr	r3, [pc, #368]	; (8005be4 <HAL_TSC_ConvCpltCallback+0x2c4>)
 8005a72:	edc3 7a00 	vstr	s15, [r3]
 8005a76:	e024      	b.n	8005ac2 <HAL_TSC_ConvCpltCallback+0x1a2>
				}else{
					ts2_threshold = uhTSCAcquisitionValue * ALPHA_WEIGHT + ts2_threshold * (1-ALPHA_WEIGHT);
 8005a78:	6938      	ldr	r0, [r7, #16]
 8005a7a:	f7fa fccd 	bl	8000418 <__aeabi_ui2d>
 8005a7e:	a350      	add	r3, pc, #320	; (adr r3, 8005bc0 <HAL_TSC_ConvCpltCallback+0x2a0>)
 8005a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a84:	f7fa fd42 	bl	800050c <__aeabi_dmul>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	460c      	mov	r4, r1
 8005a8c:	4625      	mov	r5, r4
 8005a8e:	461c      	mov	r4, r3
 8005a90:	4b54      	ldr	r3, [pc, #336]	; (8005be4 <HAL_TSC_ConvCpltCallback+0x2c4>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4618      	mov	r0, r3
 8005a96:	f7fa fce1 	bl	800045c <__aeabi_f2d>
 8005a9a:	a34b      	add	r3, pc, #300	; (adr r3, 8005bc8 <HAL_TSC_ConvCpltCallback+0x2a8>)
 8005a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa0:	f7fa fd34 	bl	800050c <__aeabi_dmul>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	4629      	mov	r1, r5
 8005aac:	f7fa fb78 	bl	80001a0 <__adddf3>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	4621      	mov	r1, r4
 8005ab8:	f7fa ffd8 	bl	8000a6c <__aeabi_d2f>
 8005abc:	4602      	mov	r2, r0
 8005abe:	4b49      	ldr	r3, [pc, #292]	; (8005be4 <HAL_TSC_ConvCpltCallback+0x2c4>)
 8005ac0:	601a      	str	r2, [r3, #0]
				}
				calibration_1 += 1;
 8005ac2:	4b47      	ldr	r3, [pc, #284]	; (8005be0 <HAL_TSC_ConvCpltCallback+0x2c0>)
 8005ac4:	881b      	ldrh	r3, [r3, #0]
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	4b45      	ldr	r3, [pc, #276]	; (8005be0 <HAL_TSC_ConvCpltCallback+0x2c0>)
 8005acc:	801a      	strh	r2, [r3, #0]
 8005ace:	e03c      	b.n	8005b4a <HAL_TSC_ConvCpltCallback+0x22a>

			}
			else{
				touch = (uhTSCAcquisitionValue <= (ts2_threshold - THRESHOLD_TOLERANCE));
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	ee07 3a90 	vmov	s15, r3
 8005ad6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ada:	4b42      	ldr	r3, [pc, #264]	; (8005be4 <HAL_TSC_ConvCpltCallback+0x2c4>)
 8005adc:	edd3 7a00 	vldr	s15, [r3]
 8005ae0:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8005bdc <HAL_TSC_ConvCpltCallback+0x2bc>
 8005ae4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005ae8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af0:	bf94      	ite	ls
 8005af2:	2301      	movls	r3, #1
 8005af4:	2300      	movhi	r3, #0
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	75fb      	strb	r3, [r7, #23]

				// if not touched, update threshold
				if(touch == 0){
 8005afa:	7dfb      	ldrb	r3, [r7, #23]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d124      	bne.n	8005b4a <HAL_TSC_ConvCpltCallback+0x22a>
					ts2_threshold = uhTSCAcquisitionValue * ALPHA_WEIGHT + ts2_threshold * (1-ALPHA_WEIGHT);
 8005b00:	6938      	ldr	r0, [r7, #16]
 8005b02:	f7fa fc89 	bl	8000418 <__aeabi_ui2d>
 8005b06:	a32e      	add	r3, pc, #184	; (adr r3, 8005bc0 <HAL_TSC_ConvCpltCallback+0x2a0>)
 8005b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b0c:	f7fa fcfe 	bl	800050c <__aeabi_dmul>
 8005b10:	4603      	mov	r3, r0
 8005b12:	460c      	mov	r4, r1
 8005b14:	4625      	mov	r5, r4
 8005b16:	461c      	mov	r4, r3
 8005b18:	4b32      	ldr	r3, [pc, #200]	; (8005be4 <HAL_TSC_ConvCpltCallback+0x2c4>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7fa fc9d 	bl	800045c <__aeabi_f2d>
 8005b22:	a329      	add	r3, pc, #164	; (adr r3, 8005bc8 <HAL_TSC_ConvCpltCallback+0x2a8>)
 8005b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b28:	f7fa fcf0 	bl	800050c <__aeabi_dmul>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	4620      	mov	r0, r4
 8005b32:	4629      	mov	r1, r5
 8005b34:	f7fa fb34 	bl	80001a0 <__adddf3>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	460c      	mov	r4, r1
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	4621      	mov	r1, r4
 8005b40:	f7fa ff94 	bl	8000a6c <__aeabi_d2f>
 8005b44:	4602      	mov	r2, r0
 8005b46:	4b27      	ldr	r3, [pc, #156]	; (8005be4 <HAL_TSC_ConvCpltCallback+0x2c4>)
 8005b48:	601a      	str	r2, [r3, #0]
				}
			}
		}

		cur_time = HAL_GetTick();
 8005b4a:	f000 fb47 	bl	80061dc <HAL_GetTick>
 8005b4e:	60f8      	str	r0, [r7, #12]
		debounce(&dbs[cap_sensor], touch, cur_time);
 8005b50:	4b1f      	ldr	r3, [pc, #124]	; (8005bd0 <HAL_TSC_ConvCpltCallback+0x2b0>)
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	00db      	lsls	r3, r3, #3
 8005b56:	4a24      	ldr	r2, [pc, #144]	; (8005be8 <HAL_TSC_ConvCpltCallback+0x2c8>)
 8005b58:	4413      	add	r3, r2
 8005b5a:	7df9      	ldrb	r1, [r7, #23]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f000 f9f2 	bl	8005f48 <debounce>
		process_touches(&touch_detector, dbs, cur_time);
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	4920      	ldr	r1, [pc, #128]	; (8005be8 <HAL_TSC_ConvCpltCallback+0x2c8>)
 8005b68:	4820      	ldr	r0, [pc, #128]	; (8005bec <HAL_TSC_ConvCpltCallback+0x2cc>)
 8005b6a:	f000 f843 	bl	8005bf4 <process_touches>
	}

	//Switches between the two channels to be acquired
	if (cap_sensor == 0) {
 8005b6e:	4b18      	ldr	r3, [pc, #96]	; (8005bd0 <HAL_TSC_ConvCpltCallback+0x2b0>)
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d106      	bne.n	8005b84 <HAL_TSC_ConvCpltCallback+0x264>
		IoConfig.ChannelIOs = TSC_GROUP2_IO4; /* TS4 touchkey */
 8005b76:	4b1e      	ldr	r3, [pc, #120]	; (8005bf0 <HAL_TSC_ConvCpltCallback+0x2d0>)
 8005b78:	2280      	movs	r2, #128	; 0x80
 8005b7a:	601a      	str	r2, [r3, #0]
		cap_sensor = 1;
 8005b7c:	4b14      	ldr	r3, [pc, #80]	; (8005bd0 <HAL_TSC_ConvCpltCallback+0x2b0>)
 8005b7e:	2201      	movs	r2, #1
 8005b80:	701a      	strb	r2, [r3, #0]
 8005b82:	e005      	b.n	8005b90 <HAL_TSC_ConvCpltCallback+0x270>
	} else {
		IoConfig.ChannelIOs = TSC_GROUP2_IO3; /* TS3 touchkey */
 8005b84:	4b1a      	ldr	r3, [pc, #104]	; (8005bf0 <HAL_TSC_ConvCpltCallback+0x2d0>)
 8005b86:	2240      	movs	r2, #64	; 0x40
 8005b88:	601a      	str	r2, [r3, #0]
		cap_sensor = 0;
 8005b8a:	4b11      	ldr	r3, [pc, #68]	; (8005bd0 <HAL_TSC_ConvCpltCallback+0x2b0>)
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	701a      	strb	r2, [r3, #0]
	}

	if (HAL_TSC_IOConfig(htsc, &IoConfig) != HAL_OK) {
 8005b90:	4917      	ldr	r1, [pc, #92]	; (8005bf0 <HAL_TSC_ConvCpltCallback+0x2d0>)
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f008 fad5 	bl	800e142 <HAL_TSC_IOConfig>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <HAL_TSC_ConvCpltCallback+0x282>
		/* Initialization Error */
		Error_Handler();
 8005b9e:	f7fe fb89 	bl	80042b4 <Error_Handler>
	}

	/*##-9- Re-start the acquisition process ###################################*/
	if (HAL_TSC_Start_IT(htsc) != HAL_OK) {
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f008 fa3c 	bl	800e020 <HAL_TSC_Start_IT>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d001      	beq.n	8005bb2 <HAL_TSC_ConvCpltCallback+0x292>
		/* Acquisition Error */
		Error_Handler();
 8005bae:	f7fe fb81 	bl	80042b4 <Error_Handler>
	}

}
 8005bb2:	bf00      	nop
 8005bb4:	3718      	adds	r7, #24
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bdb0      	pop	{r4, r5, r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	f3af 8000 	nop.w
 8005bc0:	47ae147b 	.word	0x47ae147b
 8005bc4:	3f847ae1 	.word	0x3f847ae1
 8005bc8:	7ae147ae 	.word	0x7ae147ae
 8005bcc:	3fefae14 	.word	0x3fefae14
 8005bd0:	20000b3c 	.word	0x20000b3c
 8005bd4:	20000b50 	.word	0x20000b50
 8005bd8:	20028810 	.word	0x20028810
 8005bdc:	42700000 	.word	0x42700000
 8005be0:	20000b52 	.word	0x20000b52
 8005be4:	20028834 	.word	0x20028834
 8005be8:	20000b40 	.word	0x20000b40
 8005bec:	20028818 	.word	0x20028818
 8005bf0:	20028804 	.word	0x20028804

08005bf4 <process_touches>:
}

uint8_t temp_flag = 1;
enum TouchType action = None;

void process_touches(TouchDetector *self, Debouncer *dbs, uint32_t cur_time) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08c      	sub	sp, #48	; 0x30
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]

//	action = None;

	if (self->touch_state == Idle) {
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	7e1b      	ldrb	r3, [r3, #24]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d123      	bne.n	8005c50 <process_touches+0x5c>
		if (dbs[0].clean_out) {
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	795b      	ldrb	r3, [r3, #5]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00c      	beq.n	8005c2a <process_touches+0x36>
			// front button is held

			self->touch_state = OnePressed;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2201      	movs	r2, #1
 8005c14:	761a      	strb	r2, [r3, #24]
			self->touches[0].cap_idx = 0;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	701a      	strb	r2, [r3, #0]
			self->touches[0].start_t = cur_time;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	605a      	str	r2, [r3, #4]
			action = FrontHold;
 8005c22:	4b99      	ldr	r3, [pc, #612]	; (8005e88 <process_touches+0x294>)
 8005c24:	2205      	movs	r2, #5
 8005c26:	701a      	strb	r2, [r3, #0]
 8005c28:	e126      	b.n	8005e78 <process_touches+0x284>

		} else if (dbs[1].clean_out) {
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	3308      	adds	r3, #8
 8005c2e:	795b      	ldrb	r3, [r3, #5]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f000 8121 	beq.w	8005e78 <process_touches+0x284>
			// back button is held

			self->touch_state = OnePressed;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	761a      	strb	r2, [r3, #24]
			self->touches[0].cap_idx = 1;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	701a      	strb	r2, [r3, #0]
			self->touches[0].start_t = cur_time;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	605a      	str	r2, [r3, #4]
			action = BackHold;
 8005c48:	4b8f      	ldr	r3, [pc, #572]	; (8005e88 <process_touches+0x294>)
 8005c4a:	2206      	movs	r2, #6
 8005c4c:	701a      	strb	r2, [r3, #0]
 8005c4e:	e113      	b.n	8005e78 <process_touches+0x284>
		}
	} else if (self->touch_state == OnePressed) {
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	7e1b      	ldrb	r3, [r3, #24]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d12d      	bne.n	8005cb4 <process_touches+0xc0>
		if (dbs[1 - self->touches[0].cap_idx].clean_out) {
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	781b      	ldrb	r3, [r3, #0]
 8005c5c:	f1c3 0301 	rsb	r3, r3, #1
 8005c60:	00db      	lsls	r3, r3, #3
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	4413      	add	r3, r2
 8005c66:	795b      	ldrb	r3, [r3, #5]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d010      	beq.n	8005c8e <process_touches+0x9a>
			self->touch_state = TwoPressed;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2202      	movs	r2, #2
 8005c70:	761a      	strb	r2, [r3, #24]
			self->touches[1].cap_idx = 1 - self->touches[0].cap_idx;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	f1c3 0301 	rsb	r3, r3, #1
 8005c7a:	b2da      	uxtb	r2, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	731a      	strb	r2, [r3, #12]
			self->touches[1].start_t = cur_time;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	611a      	str	r2, [r3, #16]
			action = BothHold;
 8005c86:	4b80      	ldr	r3, [pc, #512]	; (8005e88 <process_touches+0x294>)
 8005c88:	2207      	movs	r2, #7
 8005c8a:	701a      	strb	r2, [r3, #0]
 8005c8c:	e0f4      	b.n	8005e78 <process_touches+0x284>

		} else if (!dbs[self->touches[0].cap_idx].clean_out) {
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	00db      	lsls	r3, r3, #3
 8005c94:	68ba      	ldr	r2, [r7, #8]
 8005c96:	4413      	add	r3, r2
 8005c98:	795b      	ldrb	r3, [r3, #5]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	f040 80ec 	bne.w	8005e78 <process_touches+0x284>
			self->touch_state = OneReleasedNoPressed;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2203      	movs	r2, #3
 8005ca4:	761a      	strb	r2, [r3, #24]
			self->touches[0].end_t = cur_time;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	609a      	str	r2, [r3, #8]
			action = BothRelease;
 8005cac:	4b76      	ldr	r3, [pc, #472]	; (8005e88 <process_touches+0x294>)
 8005cae:	2208      	movs	r2, #8
 8005cb0:	701a      	strb	r2, [r3, #0]
 8005cb2:	e0e1      	b.n	8005e78 <process_touches+0x284>

		}
	} else if (self->touch_state == TwoPressed) {
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	7e1b      	ldrb	r3, [r3, #24]
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d11e      	bne.n	8005cfa <process_touches+0x106>
		if (!dbs[self->touches[0].cap_idx].clean_out) {
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	00db      	lsls	r3, r3, #3
 8005cc2:	68ba      	ldr	r2, [r7, #8]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	795b      	ldrb	r3, [r3, #5]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d106      	bne.n	8005cda <process_touches+0xe6>
			self->touch_state = FirstReleasedSecondPressed;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2204      	movs	r2, #4
 8005cd0:	761a      	strb	r2, [r3, #24]
			self->touches[0].end_t = cur_time;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	609a      	str	r2, [r3, #8]
 8005cd8:	e0ce      	b.n	8005e78 <process_touches+0x284>
		} else if (!dbs[self->touches[1].cap_idx].clean_out) {
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	7b1b      	ldrb	r3, [r3, #12]
 8005cde:	00db      	lsls	r3, r3, #3
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	795b      	ldrb	r3, [r3, #5]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f040 80c6 	bne.w	8005e78 <process_touches+0x284>
			self->touch_state = SecondReleasedFirstPressed;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2205      	movs	r2, #5
 8005cf0:	761a      	strb	r2, [r3, #24]
			self->touches[1].end_t = cur_time;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	615a      	str	r2, [r3, #20]
 8005cf8:	e0be      	b.n	8005e78 <process_touches+0x284>
		}
	} else if (self->touch_state == OneReleasedNoPressed) {
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	7e1b      	ldrb	r3, [r3, #24]
 8005cfe:	2b03      	cmp	r3, #3
 8005d00:	d134      	bne.n	8005d6c <process_touches+0x178>
		if (dbs[1 - self->touches[0].cap_idx].clean_out) {
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	f1c3 0301 	rsb	r3, r3, #1
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	4413      	add	r3, r2
 8005d10:	795b      	ldrb	r3, [r3, #5]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d00d      	beq.n	8005d32 <process_touches+0x13e>
			self->touch_state = FirstReleasedSecondPressed;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2204      	movs	r2, #4
 8005d1a:	761a      	strb	r2, [r3, #24]
			self->touches[1].cap_idx = (1 - self->touches[0].cap_idx);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	f1c3 0301 	rsb	r3, r3, #1
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	731a      	strb	r2, [r3, #12]
			self->touches[1].start_t = cur_time;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	611a      	str	r2, [r3, #16]
 8005d30:	e0a2      	b.n	8005e78 <process_touches+0x284>
		} else if (cur_time - self->touches[0].end_t > MIN_SWIPE_GAP) {
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	2b0a      	cmp	r3, #10
 8005d3c:	f240 809c 	bls.w	8005e78 <process_touches+0x284>
			uint32_t touch_duration = self->touches[0].end_t - self->touches[0].start_t;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	689a      	ldr	r2, [r3, #8]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	617b      	str	r3, [r7, #20]
			if (TAP_MIN_THRESHOLD < touch_duration && touch_duration < TAP_MAX_THRESHOLD) {
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	2b28      	cmp	r3, #40	; 0x28
 8005d50:	d905      	bls.n	8005d5e <process_touches+0x16a>
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	2bc7      	cmp	r3, #199	; 0xc7
 8005d56:	d802      	bhi.n	8005d5e <process_touches+0x16a>
				//Register a tap
				action = BothRelease;
 8005d58:	4b4b      	ldr	r3, [pc, #300]	; (8005e88 <process_touches+0x294>)
 8005d5a:	2208      	movs	r2, #8
 8005d5c:	701a      	strb	r2, [r3, #0]
			}
			lightsSimpleMessageReceivedTouch = 0;
 8005d5e:	4b4b      	ldr	r3, [pc, #300]	; (8005e8c <process_touches+0x298>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	601a      	str	r2, [r3, #0]
			self->touch_state = Idle;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	761a      	strb	r2, [r3, #24]
 8005d6a:	e085      	b.n	8005e78 <process_touches+0x284>
		}
	} else if (self->touch_state == FirstReleasedSecondPressed) {
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	7e1b      	ldrb	r3, [r3, #24]
 8005d70:	2b04      	cmp	r3, #4
 8005d72:	d148      	bne.n	8005e06 <process_touches+0x212>
		if (!dbs[self->touches[1].cap_idx].clean_out) {
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	7b1b      	ldrb	r3, [r3, #12]
 8005d78:	00db      	lsls	r3, r3, #3
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	795b      	ldrb	r3, [r3, #5]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d179      	bne.n	8005e78 <process_touches+0x284>
			self->touch_state = Idle;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	761a      	strb	r2, [r3, #24]
			self->touches[1].end_t = cur_time;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	615a      	str	r2, [r3, #20]
			action = None;
 8005d90:	4b3d      	ldr	r3, [pc, #244]	; (8005e88 <process_touches+0x294>)
 8005d92:	2200      	movs	r2, #0
 8005d94:	701a      	strb	r2, [r3, #0]
			uint32_t touches_start_diff = self->touches[1].start_t - self->touches[0].start_t;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	691a      	ldr	r2, [r3, #16]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	623b      	str	r3, [r7, #32]
			uint32_t touches_end_diff = self->touches[1].end_t - self->touches[0].end_t;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	695a      	ldr	r2, [r3, #20]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	61fb      	str	r3, [r7, #28]
			uint32_t touch_duration = self->touches[1].end_t - self->touches[0].start_t;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	695a      	ldr	r2, [r3, #20]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	61bb      	str	r3, [r7, #24]

			//If touch start and touch end differences were small, then it was likely just a tap
			if ((touches_start_diff <= TAP_MIN_THRESHOLD) && (touches_end_diff <= TAP_MIN_THRESHOLD)
 8005dba:	6a3b      	ldr	r3, [r7, #32]
 8005dbc:	2b28      	cmp	r3, #40	; 0x28
 8005dbe:	d80c      	bhi.n	8005dda <process_touches+0x1e6>
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	2b28      	cmp	r3, #40	; 0x28
 8005dc4:	d809      	bhi.n	8005dda <process_touches+0x1e6>
					&& (TAP_MIN_THRESHOLD < touch_duration) && (touch_duration < TAP_MAX_THRESHOLD)) {
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	2b28      	cmp	r3, #40	; 0x28
 8005dca:	d906      	bls.n	8005dda <process_touches+0x1e6>
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	2bc7      	cmp	r3, #199	; 0xc7
 8005dd0:	d803      	bhi.n	8005dda <process_touches+0x1e6>
				//Register a tap
				action = BothRelease;
 8005dd2:	4b2d      	ldr	r3, [pc, #180]	; (8005e88 <process_touches+0x294>)
 8005dd4:	2208      	movs	r2, #8
 8005dd6:	701a      	strb	r2, [r3, #0]
 8005dd8:	e011      	b.n	8005dfe <process_touches+0x20a>
			}
			//Otherwise, it was a swipe. Might have to adjust these thresholds to allow swipe detection
			else if (touches_start_diff > TAP_MIN_THRESHOLD && touches_end_diff > TAP_MIN_THRESHOLD) {
 8005dda:	6a3b      	ldr	r3, [r7, #32]
 8005ddc:	2b28      	cmp	r3, #40	; 0x28
 8005dde:	d90e      	bls.n	8005dfe <process_touches+0x20a>
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	2b28      	cmp	r3, #40	; 0x28
 8005de4:	d90b      	bls.n	8005dfe <process_touches+0x20a>
				//Register a swipe
				action = (self->touches[0].cap_idx << 1) | self->touches[1].cap_idx;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	781b      	ldrb	r3, [r3, #0]
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	b25a      	sxtb	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	7b1b      	ldrb	r3, [r3, #12]
 8005df2:	b25b      	sxtb	r3, r3
 8005df4:	4313      	orrs	r3, r2
 8005df6:	b25b      	sxtb	r3, r3
 8005df8:	b2da      	uxtb	r2, r3
 8005dfa:	4b23      	ldr	r3, [pc, #140]	; (8005e88 <process_touches+0x294>)
 8005dfc:	701a      	strb	r2, [r3, #0]
			}

			self->touch_state = Idle;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	761a      	strb	r2, [r3, #24]
 8005e04:	e038      	b.n	8005e78 <process_touches+0x284>
		}
	} else if (self->touch_state == SecondReleasedFirstPressed) {
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	7e1b      	ldrb	r3, [r3, #24]
 8005e0a:	2b05      	cmp	r3, #5
 8005e0c:	d134      	bne.n	8005e78 <process_touches+0x284>
		if (!dbs[self->touches[0].cap_idx].clean_out) {
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	00db      	lsls	r3, r3, #3
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	4413      	add	r3, r2
 8005e18:	795b      	ldrb	r3, [r3, #5]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d12c      	bne.n	8005e78 <process_touches+0x284>
			self->touch_state = Idle;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2200      	movs	r2, #0
 8005e22:	761a      	strb	r2, [r3, #24]
			self->touches[0].end_t = cur_time;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	609a      	str	r2, [r3, #8]

			uint32_t touches_start_diff = self->touches[1].start_t - self->touches[0].start_t;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	691a      	ldr	r2, [r3, #16]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	62fb      	str	r3, [r7, #44]	; 0x2c
			uint32_t touches_end_diff = self->touches[0].end_t - self->touches[1].end_t;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	689a      	ldr	r2, [r3, #8]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	62bb      	str	r3, [r7, #40]	; 0x28
			uint32_t touch_duration = self->touches[0].end_t - self->touches[0].start_t;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	627b      	str	r3, [r7, #36]	; 0x24

			//If touch start and touch end differences were small, then it was likely just a tap
			if ((touches_start_diff <= TAP_MIN_THRESHOLD) && (touches_end_diff <= TAP_MIN_THRESHOLD)
 8005e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e50:	2b28      	cmp	r3, #40	; 0x28
 8005e52:	d80b      	bhi.n	8005e6c <process_touches+0x278>
 8005e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e56:	2b28      	cmp	r3, #40	; 0x28
 8005e58:	d808      	bhi.n	8005e6c <process_touches+0x278>
					&& (TAP_MIN_THRESHOLD < touch_duration) && (touch_duration < TAP_MAX_THRESHOLD)) {
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5c:	2b28      	cmp	r3, #40	; 0x28
 8005e5e:	d905      	bls.n	8005e6c <process_touches+0x278>
 8005e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e62:	2bc7      	cmp	r3, #199	; 0xc7
 8005e64:	d802      	bhi.n	8005e6c <process_touches+0x278>
				//Register a tap
				action = BothRelease;
 8005e66:	4b08      	ldr	r3, [pc, #32]	; (8005e88 <process_touches+0x294>)
 8005e68:	2208      	movs	r2, #8
 8005e6a:	701a      	strb	r2, [r3, #0]
			}
			lightsSimpleMessageReceivedTouch = 0;
 8005e6c:	4b07      	ldr	r3, [pc, #28]	; (8005e8c <process_touches+0x298>)
 8005e6e:	2200      	movs	r2, #0
 8005e70:	601a      	str	r2, [r3, #0]
			self->touch_state = Idle;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	761a      	strb	r2, [r3, #24]
		}
	}

	if( action == None){
 8005e78:	4b03      	ldr	r3, [pc, #12]	; (8005e88 <process_touches+0x294>)
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d107      	bne.n	8005e90 <process_touches+0x29c>
		lightsSimpleMessageReceivedTouch = 0x00; // off
 8005e80:	4b02      	ldr	r3, [pc, #8]	; (8005e8c <process_touches+0x298>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	601a      	str	r2, [r3, #0]
 8005e86:	e042      	b.n	8005f0e <process_touches+0x31a>
 8005e88:	20000b58 	.word	0x20000b58
 8005e8c:	20028814 	.word	0x20028814

	}else if(action == SwipeForward){
 8005e90:	4b29      	ldr	r3, [pc, #164]	; (8005f38 <process_touches+0x344>)
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d103      	bne.n	8005ea0 <process_touches+0x2ac>
		lightsSimpleMessageReceivedTouch = 0x03; // cyan (green + blue)
 8005e98:	4b28      	ldr	r3, [pc, #160]	; (8005f3c <process_touches+0x348>)
 8005e9a:	2203      	movs	r2, #3
 8005e9c:	601a      	str	r2, [r3, #0]
 8005e9e:	e036      	b.n	8005f0e <process_touches+0x31a>

//		lightsSimpleMessageReceivedTouch |= 0x03 << 2;
//		lightsSimpleMessageReceivedTouch |= 0x03 << 4;
	}else if(action == SwipeBackward){
 8005ea0:	4b25      	ldr	r3, [pc, #148]	; (8005f38 <process_touches+0x344>)
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d103      	bne.n	8005eb0 <process_touches+0x2bc>
		lightsSimpleMessageReceivedTouch = (0x01 << 6) | 0x01; // orange (green + red)
 8005ea8:	4b24      	ldr	r3, [pc, #144]	; (8005f3c <process_touches+0x348>)
 8005eaa:	2241      	movs	r2, #65	; 0x41
 8005eac:	601a      	str	r2, [r3, #0]
 8005eae:	e02e      	b.n	8005f0e <process_touches+0x31a>

//		lightsSimpleMessageReceivedTouch |= lightsSimpleMessageReceivedTouch << 2;
//		lightsSimpleMessageReceivedTouch |= lightsSimpleMessageReceivedTouch << 4;
	}else if(action == FrontRelease){
 8005eb0:	4b21      	ldr	r3, [pc, #132]	; (8005f38 <process_touches+0x344>)
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	2b03      	cmp	r3, #3
 8005eb6:	d103      	bne.n	8005ec0 <process_touches+0x2cc>
		lightsSimpleMessageReceivedTouch = 0x00; // off
 8005eb8:	4b20      	ldr	r3, [pc, #128]	; (8005f3c <process_touches+0x348>)
 8005eba:	2200      	movs	r2, #0
 8005ebc:	601a      	str	r2, [r3, #0]
 8005ebe:	e026      	b.n	8005f0e <process_touches+0x31a>
	}else if(action == BackRelease){
 8005ec0:	4b1d      	ldr	r3, [pc, #116]	; (8005f38 <process_touches+0x344>)
 8005ec2:	781b      	ldrb	r3, [r3, #0]
 8005ec4:	2b04      	cmp	r3, #4
 8005ec6:	d103      	bne.n	8005ed0 <process_touches+0x2dc>
		lightsSimpleMessageReceivedTouch = 0x00; // off
 8005ec8:	4b1c      	ldr	r3, [pc, #112]	; (8005f3c <process_touches+0x348>)
 8005eca:	2200      	movs	r2, #0
 8005ecc:	601a      	str	r2, [r3, #0]
 8005ece:	e01e      	b.n	8005f0e <process_touches+0x31a>
	}else if(action == FrontHold){
 8005ed0:	4b19      	ldr	r3, [pc, #100]	; (8005f38 <process_touches+0x344>)
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	2b05      	cmp	r3, #5
 8005ed6:	d103      	bne.n	8005ee0 <process_touches+0x2ec>
		lightsSimpleMessageReceivedTouch = 0x01; // green
 8005ed8:	4b18      	ldr	r3, [pc, #96]	; (8005f3c <process_touches+0x348>)
 8005eda:	2201      	movs	r2, #1
 8005edc:	601a      	str	r2, [r3, #0]
 8005ede:	e016      	b.n	8005f0e <process_touches+0x31a>

//		lightsSimpleMessageReceivedTouch |= 0x01 << 2;
//		lightsSimpleMessageReceivedTouch |= 0x01 << 4;
	}else if(action == BackHold){
 8005ee0:	4b15      	ldr	r3, [pc, #84]	; (8005f38 <process_touches+0x344>)
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	2b06      	cmp	r3, #6
 8005ee6:	d103      	bne.n	8005ef0 <process_touches+0x2fc>
		lightsSimpleMessageReceivedTouch = 0x02; // blue
 8005ee8:	4b14      	ldr	r3, [pc, #80]	; (8005f3c <process_touches+0x348>)
 8005eea:	2202      	movs	r2, #2
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	e00e      	b.n	8005f0e <process_touches+0x31a>

//		lightsSimpleMessageReceivedTouch |= 0x02 << 2;
//		lightsSimpleMessageReceivedTouch |= 0x02 << 4;
	}else if(action == BothHold){
 8005ef0:	4b11      	ldr	r3, [pc, #68]	; (8005f38 <process_touches+0x344>)
 8005ef2:	781b      	ldrb	r3, [r3, #0]
 8005ef4:	2b07      	cmp	r3, #7
 8005ef6:	d103      	bne.n	8005f00 <process_touches+0x30c>
		lightsSimpleMessageReceivedTouch = 0x01 << 6; // red
 8005ef8:	4b10      	ldr	r3, [pc, #64]	; (8005f3c <process_touches+0x348>)
 8005efa:	2240      	movs	r2, #64	; 0x40
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	e006      	b.n	8005f0e <process_touches+0x31a>

//		lightsSimpleMessageReceivedTouch |= lightsSimpleMessageReceivedTouch << 2;
//		lightsSimpleMessageReceivedTouch |= lightsSimpleMessageReceivedTouch << 4;
	}else if(action == BothRelease){
 8005f00:	4b0d      	ldr	r3, [pc, #52]	; (8005f38 <process_touches+0x344>)
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	2b08      	cmp	r3, #8
 8005f06:	d102      	bne.n	8005f0e <process_touches+0x31a>
		lightsSimpleMessageReceivedTouch = 0x00; // off
 8005f08:	4b0c      	ldr	r3, [pc, #48]	; (8005f3c <process_touches+0x348>)
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	601a      	str	r2, [r3, #0]
	}

	if(prev_msg != lightsSimpleMessageReceivedTouch ){
 8005f0e:	4b0c      	ldr	r3, [pc, #48]	; (8005f40 <process_touches+0x34c>)
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	4b0a      	ldr	r3, [pc, #40]	; (8005f3c <process_touches+0x348>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d00a      	beq.n	8005f30 <process_touches+0x33c>
		prev_msg = lightsSimpleMessageReceivedTouch;
 8005f1a:	4b08      	ldr	r3, [pc, #32]	; (8005f3c <process_touches+0x348>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a08      	ldr	r2, [pc, #32]	; (8005f40 <process_touches+0x34c>)
 8005f20:	6013      	str	r3, [r2, #0]

		osMessageQueuePut(lightsSimpleQueueHandle, &lightsSimpleMessageReceivedTouch, 0U, 0);
 8005f22:	4b08      	ldr	r3, [pc, #32]	; (8005f44 <process_touches+0x350>)
 8005f24:	6818      	ldr	r0, [r3, #0]
 8005f26:	2300      	movs	r3, #0
 8005f28:	2200      	movs	r2, #0
 8005f2a:	4904      	ldr	r1, [pc, #16]	; (8005f3c <process_touches+0x348>)
 8005f2c:	f009 f8ae 	bl	800f08c <osMessageQueuePut>

	}

}
 8005f30:	bf00      	nop
 8005f32:	3730      	adds	r7, #48	; 0x30
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	20000b58 	.word	0x20000b58
 8005f3c:	20028814 	.word	0x20028814
 8005f40:	20000b54 	.word	0x20000b54
 8005f44:	20027bcc 	.word	0x20027bcc

08005f48 <debounce>:

void debounce(Debouncer *self, uint8_t noisy_in, uint32_t cur_time) {
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	460b      	mov	r3, r1
 8005f52:	607a      	str	r2, [r7, #4]
 8005f54:	72fb      	strb	r3, [r7, #11]
	if (noisy_in != self->input) {
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	791b      	ldrb	r3, [r3, #4]
 8005f5a:	7afa      	ldrb	r2, [r7, #11]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d006      	beq.n	8005f6e <debounce+0x26>
		self->input = noisy_in;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	7afa      	ldrb	r2, [r7, #11]
 8005f64:	711a      	strb	r2, [r3, #4]
		self->start_t = cur_time;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	601a      	str	r2, [r3, #0]
	} else if (cur_time - self->start_t > DEBOUNCE_TIME) {
		self->clean_out = self->input;
	}
}
 8005f6c:	e009      	b.n	8005f82 <debounce+0x3a>
	} else if (cur_time - self->start_t > DEBOUNCE_TIME) {
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	2b1e      	cmp	r3, #30
 8005f78:	d903      	bls.n	8005f82 <debounce+0x3a>
		self->clean_out = self->input;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	791a      	ldrb	r2, [r3, #4]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	715a      	strb	r2, [r3, #5]
}
 8005f82:	bf00      	nop
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <LL_AHB1_GRP1_EnableClock>:
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b085      	sub	sp, #20
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005f96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005fa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005faa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
}
 8005fb4:	bf00      	nop
 8005fb6:	3714      	adds	r7, #20
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <LL_AHB2_GRP1_EnableClock>:
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fcc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005fce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fdc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
}
 8005fe6:	bf00      	nop
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
	...

08005ff4 <MX_TSC_Init>:

TSC_HandleTypeDef htsc;

/* TSC init function */
void MX_TSC_Init(void)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	af00      	add	r7, sp, #0
//  htsc.Init.MaxCountValue = TSC_MCV_511;
//  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
//  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
//  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
//  htsc.Init.MaxCountInterrupt = DISABLE;
  htsc.Instance = TSC;
 8005ff8:	4b1d      	ldr	r3, [pc, #116]	; (8006070 <MX_TSC_Init+0x7c>)
 8005ffa:	4a1e      	ldr	r2, [pc, #120]	; (8006074 <MX_TSC_Init+0x80>)
 8005ffc:	601a      	str	r2, [r3, #0]
	htsc.Init.CTPulseHighLength = TSC_CTPH_4CYCLES;
 8005ffe:	4b1c      	ldr	r3, [pc, #112]	; (8006070 <MX_TSC_Init+0x7c>)
 8006000:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8006004:	605a      	str	r2, [r3, #4]
	htsc.Init.CTPulseLowLength = TSC_CTPL_4CYCLES;
 8006006:	4b1a      	ldr	r3, [pc, #104]	; (8006070 <MX_TSC_Init+0x7c>)
 8006008:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 800600c:	609a      	str	r2, [r3, #8]
	htsc.Init.SpreadSpectrum = DISABLE;
 800600e:	4b18      	ldr	r3, [pc, #96]	; (8006070 <MX_TSC_Init+0x7c>)
 8006010:	2200      	movs	r2, #0
 8006012:	731a      	strb	r2, [r3, #12]
	htsc.Init.SpreadSpectrumDeviation = 1;
 8006014:	4b16      	ldr	r3, [pc, #88]	; (8006070 <MX_TSC_Init+0x7c>)
 8006016:	2201      	movs	r2, #1
 8006018:	611a      	str	r2, [r3, #16]
	htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 800601a:	4b15      	ldr	r3, [pc, #84]	; (8006070 <MX_TSC_Init+0x7c>)
 800601c:	2200      	movs	r2, #0
 800601e:	615a      	str	r2, [r3, #20]
	htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8006020:	4b13      	ldr	r3, [pc, #76]	; (8006070 <MX_TSC_Init+0x7c>)
 8006022:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006026:	619a      	str	r2, [r3, #24]
//	htsc.Init.MaxCountValue = TSC_MCV_8191;
	htsc.Init.MaxCountValue = TSC_MCV_16383;
 8006028:	4b11      	ldr	r3, [pc, #68]	; (8006070 <MX_TSC_Init+0x7c>)
 800602a:	22c0      	movs	r2, #192	; 0xc0
 800602c:	61da      	str	r2, [r3, #28]
	htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 800602e:	4b10      	ldr	r3, [pc, #64]	; (8006070 <MX_TSC_Init+0x7c>)
 8006030:	2200      	movs	r2, #0
 8006032:	621a      	str	r2, [r3, #32]
	htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8006034:	4b0e      	ldr	r3, [pc, #56]	; (8006070 <MX_TSC_Init+0x7c>)
 8006036:	2200      	movs	r2, #0
 8006038:	625a      	str	r2, [r3, #36]	; 0x24
	htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 800603a:	4b0d      	ldr	r3, [pc, #52]	; (8006070 <MX_TSC_Init+0x7c>)
 800603c:	2200      	movs	r2, #0
 800603e:	629a      	str	r2, [r3, #40]	; 0x28
	htsc.Init.MaxCountInterrupt = DISABLE;
 8006040:	4b0b      	ldr	r3, [pc, #44]	; (8006070 <MX_TSC_Init+0x7c>)
 8006042:	2200      	movs	r2, #0
 8006044:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

//  htsc.Init.ChannelIOs = TSC_GROUP2_IO2|TSC_GROUP2_IO3|TSC_GROUP2_IO4;
  htsc.Init.ChannelIOs = TSC_GROUP2_IO3|TSC_GROUP2_IO4;
 8006048:	4b09      	ldr	r3, [pc, #36]	; (8006070 <MX_TSC_Init+0x7c>)
 800604a:	22c0      	movs	r2, #192	; 0xc0
 800604c:	631a      	str	r2, [r3, #48]	; 0x30

  htsc.Init.ShieldIOs = 0;
 800604e:	4b08      	ldr	r3, [pc, #32]	; (8006070 <MX_TSC_Init+0x7c>)
 8006050:	2200      	movs	r2, #0
 8006052:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP2_IO1;
 8006054:	4b06      	ldr	r3, [pc, #24]	; (8006070 <MX_TSC_Init+0x7c>)
 8006056:	2210      	movs	r2, #16
 8006058:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 800605a:	4805      	ldr	r0, [pc, #20]	; (8006070 <MX_TSC_Init+0x7c>)
 800605c:	f007 ff60 	bl	800df20 <HAL_TSC_Init>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d001      	beq.n	800606a <MX_TSC_Init+0x76>
  {
    Error_Handler();
 8006066:	f7fe f925 	bl	80042b4 <Error_Handler>
  }

}
 800606a:	bf00      	nop
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	20028838 	.word	0x20028838
 8006074:	40024000 	.word	0x40024000

08006078 <HAL_TSC_MspInit>:

void HAL_TSC_MspInit(TSC_HandleTypeDef* tscHandle)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b088      	sub	sp, #32
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006080:	f107 030c 	add.w	r3, r7, #12
 8006084:	2200      	movs	r2, #0
 8006086:	601a      	str	r2, [r3, #0]
 8006088:	605a      	str	r2, [r3, #4]
 800608a:	609a      	str	r2, [r3, #8]
 800608c:	60da      	str	r2, [r3, #12]
 800608e:	611a      	str	r2, [r3, #16]
  if(tscHandle->Instance==TSC)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1a      	ldr	r2, [pc, #104]	; (8006100 <HAL_TSC_MspInit+0x88>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d12e      	bne.n	80060f8 <HAL_TSC_MspInit+0x80>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* TSC clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 800609a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800609e:	f7ff ff76 	bl	8005f8e <LL_AHB1_GRP1_EnableClock>
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060a2:	2002      	movs	r0, #2
 80060a4:	f7ff ff8c 	bl	8005fc0 <LL_AHB2_GRP1_EnableClock>
    PB4     ------> TSC_G2_IO1
    PB5     ------> TSC_G2_IO2
    PB6     ------> TSC_G2_IO3
    PB7     ------> TSC_G2_IO4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80060a8:	2310      	movs	r3, #16
 80060aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80060ac:	2312      	movs	r3, #18
 80060ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060b0:	2300      	movs	r3, #0
 80060b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060b4:	2300      	movs	r3, #0
 80060b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 80060b8:	2309      	movs	r3, #9
 80060ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060bc:	f107 030c 	add.w	r3, r7, #12
 80060c0:	4619      	mov	r1, r3
 80060c2:	4810      	ldr	r0, [pc, #64]	; (8006104 <HAL_TSC_MspInit+0x8c>)
 80060c4:	f002 fb28 	bl	8008718 <HAL_GPIO_Init>

//    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80060c8:	23c0      	movs	r3, #192	; 0xc0
 80060ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060cc:	2302      	movs	r3, #2
 80060ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060d0:	2300      	movs	r3, #0
 80060d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060d4:	2300      	movs	r3, #0
 80060d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 80060d8:	2309      	movs	r3, #9
 80060da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060dc:	f107 030c 	add.w	r3, r7, #12
 80060e0:	4619      	mov	r1, r3
 80060e2:	4808      	ldr	r0, [pc, #32]	; (8006104 <HAL_TSC_MspInit+0x8c>)
 80060e4:	f002 fb18 	bl	8008718 <HAL_GPIO_Init>

    /* TSC interrupt Init */
    HAL_NVIC_SetPriority(TSC_IRQn, 5, 0);
 80060e8:	2200      	movs	r2, #0
 80060ea:	2105      	movs	r1, #5
 80060ec:	2027      	movs	r0, #39	; 0x27
 80060ee:	f001 fda8 	bl	8007c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TSC_IRQn);
 80060f2:	2027      	movs	r0, #39	; 0x27
 80060f4:	f001 fdbf 	bl	8007c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }
}
 80060f8:	bf00      	nop
 80060fa:	3720      	adds	r7, #32
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40024000 	.word	0x40024000
 8006104:	48000400 	.word	0x48000400

08006108 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8006108:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800610a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800610c:	3304      	adds	r3, #4

0800610e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800610e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006110:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8006112:	d3f9      	bcc.n	8006108 <CopyDataInit>
  bx lr
 8006114:	4770      	bx	lr

08006116 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8006116:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8006118:	3004      	adds	r0, #4

0800611a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800611a:	4288      	cmp	r0, r1
  bcc FillZerobss
 800611c:	d3fb      	bcc.n	8006116 <FillZerobss>
  bx lr
 800611e:	4770      	bx	lr

08006120 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 8006120:	480c      	ldr	r0, [pc, #48]	; (8006154 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8006122:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8006124:	480c      	ldr	r0, [pc, #48]	; (8006158 <LoopForever+0x8>)
 8006126:	490d      	ldr	r1, [pc, #52]	; (800615c <LoopForever+0xc>)
 8006128:	4a0d      	ldr	r2, [pc, #52]	; (8006160 <LoopForever+0x10>)
 800612a:	2300      	movs	r3, #0
 800612c:	f7ff ffef 	bl	800610e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8006130:	480c      	ldr	r0, [pc, #48]	; (8006164 <LoopForever+0x14>)
 8006132:	490d      	ldr	r1, [pc, #52]	; (8006168 <LoopForever+0x18>)
 8006134:	2300      	movs	r3, #0
 8006136:	f7ff fff0 	bl	800611a <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 800613a:	480c      	ldr	r0, [pc, #48]	; (800616c <LoopForever+0x1c>)
 800613c:	490c      	ldr	r1, [pc, #48]	; (8006170 <LoopForever+0x20>)
 800613e:	2300      	movs	r3, #0
 8006140:	f7ff ffeb 	bl	800611a <LoopFillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006144:	f7ff f97e 	bl	8005444 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8006148:	f010 fd48 	bl	8016bdc <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 800614c:	f7fd ffda 	bl	8004104 <main>

08006150 <LoopForever>:

LoopForever:
  b LoopForever
 8006150:	e7fe      	b.n	8006150 <LoopForever>
 8006152:	0000      	.short	0x0000
Reset_Handler:  ldr   r0, =_estack
 8006154:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8006158:	20000004 	.word	0x20000004
 800615c:	200001ac 	.word	0x200001ac
 8006160:	080195e0 	.word	0x080195e0
  INIT_BSS _sbss, _ebss
 8006164:	20000260 	.word	0x20000260
 8006168:	200289bc 	.word	0x200289bc
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 800616c:	200300c4 	.word	0x200300c4
 8006170:	20030b5b 	.word	0x20030b5b

08006174 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006174:	e7fe      	b.n	8006174 <ADC1_IRQHandler>
	...

08006178 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800617e:	2300      	movs	r3, #0
 8006180:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006182:	4b0c      	ldr	r3, [pc, #48]	; (80061b4 <HAL_Init+0x3c>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a0b      	ldr	r2, [pc, #44]	; (80061b4 <HAL_Init+0x3c>)
 8006188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800618c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800618e:	2003      	movs	r0, #3
 8006190:	f001 fd4c 	bl	8007c2c <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006194:	2000      	movs	r0, #0
 8006196:	f7ff f885 	bl	80052a4 <HAL_InitTick>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d002      	beq.n	80061a6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	71fb      	strb	r3, [r7, #7]
 80061a4:	e001      	b.n	80061aa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80061a6:	f7ff f84c 	bl	8005242 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80061aa:	79fb      	ldrb	r3, [r7, #7]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3708      	adds	r7, #8
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	58004000 	.word	0x58004000

080061b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80061b8:	b480      	push	{r7}
 80061ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80061bc:	4b05      	ldr	r3, [pc, #20]	; (80061d4 <HAL_IncTick+0x1c>)
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	4b05      	ldr	r3, [pc, #20]	; (80061d8 <HAL_IncTick+0x20>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4413      	add	r3, r2
 80061c6:	4a03      	ldr	r2, [pc, #12]	; (80061d4 <HAL_IncTick+0x1c>)
 80061c8:	6013      	str	r3, [r2, #0]
}
 80061ca:	bf00      	nop
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	2002887c 	.word	0x2002887c
 80061d8:	20000080 	.word	0x20000080

080061dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80061dc:	b480      	push	{r7}
 80061de:	af00      	add	r7, sp, #0
  return uwTick;
 80061e0:	4b03      	ldr	r3, [pc, #12]	; (80061f0 <HAL_GetTick+0x14>)
 80061e2:	681b      	ldr	r3, [r3, #0]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	2002887c 	.word	0x2002887c

080061f4 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80061f4:	b480      	push	{r7}
 80061f6:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80061f8:	4b03      	ldr	r3, [pc, #12]	; (8006208 <HAL_GetTickPrio+0x14>)
 80061fa:	681b      	ldr	r3, [r3, #0]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	2000007c 	.word	0x2000007c

0800620c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = HAL_GetTick();
 8006214:	f7ff ffe2 	bl	80061dc <HAL_GetTick>
 8006218:	60b8      	str	r0, [r7, #8]
    uint32_t wait = Delay;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	60fb      	str	r3, [r7, #12]
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006224:	d004      	beq.n	8006230 <HAL_Delay+0x24>
    {
      wait += (uint32_t)(uwTickFreq);
 8006226:	4b09      	ldr	r3, [pc, #36]	; (800624c <HAL_Delay+0x40>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	4413      	add	r3, r2
 800622e:	60fb      	str	r3, [r7, #12]
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 8006230:	bf00      	nop
 8006232:	f7ff ffd3 	bl	80061dc <HAL_GetTick>
 8006236:	4602      	mov	r2, r0
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	429a      	cmp	r2, r3
 8006240:	d8f7      	bhi.n	8006232 <HAL_Delay+0x26>
    {
    }
  }
 8006242:	bf00      	nop
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	20000080 	.word	0x20000080

08006250 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
//  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
}
 800625a:	bf00      	nop
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006266:	b480      	push	{r7}
 8006268:	b083      	sub	sp, #12
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
 800626e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	431a      	orrs	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	609a      	str	r2, [r3, #8]
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800629c:	4618      	mov	r0, r3
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80062a8:	b490      	push	{r4, r7}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
 80062b4:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	3360      	adds	r3, #96	; 0x60
 80062ba:	461a      	mov	r2, r3
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	4413      	add	r3, r2
 80062c2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80062c4:	6822      	ldr	r2, [r4, #0]
 80062c6:	4b08      	ldr	r3, [pc, #32]	; (80062e8 <LL_ADC_SetOffset+0x40>)
 80062c8:	4013      	ands	r3, r2
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80062d0:	683a      	ldr	r2, [r7, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	4313      	orrs	r3, r2
 80062d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062da:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80062dc:	bf00      	nop
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bc90      	pop	{r4, r7}
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	03fff000 	.word	0x03fff000

080062ec <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80062ec:	b490      	push	{r4, r7}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	3360      	adds	r3, #96	; 0x60
 80062fa:	461a      	mov	r2, r3
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	4413      	add	r3, r2
 8006302:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006304:	6823      	ldr	r3, [r4, #0]
 8006306:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800630a:	4618      	mov	r0, r3
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bc90      	pop	{r4, r7}
 8006312:	4770      	bx	lr

08006314 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006314:	b490      	push	{r4, r7}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	3360      	adds	r3, #96	; 0x60
 8006324:	461a      	mov	r2, r3
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	009b      	lsls	r3, r3, #2
 800632a:	4413      	add	r3, r2
 800632c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800632e:	6823      	ldr	r3, [r4, #0]
 8006330:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4313      	orrs	r3, r2
 8006338:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800633a:	bf00      	nop
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bc90      	pop	{r4, r7}
 8006342:	4770      	bx	lr

08006344 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006354:	2b00      	cmp	r3, #0
 8006356:	d101      	bne.n	800635c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006358:	2301      	movs	r3, #1
 800635a:	e000      	b.n	800635e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	370c      	adds	r7, #12
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800636a:	b490      	push	{r4, r7}
 800636c:	b084      	sub	sp, #16
 800636e:	af00      	add	r7, sp, #0
 8006370:	60f8      	str	r0, [r7, #12]
 8006372:	60b9      	str	r1, [r7, #8]
 8006374:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	3330      	adds	r3, #48	; 0x30
 800637a:	461a      	mov	r2, r3
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	0a1b      	lsrs	r3, r3, #8
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	f003 030c 	and.w	r3, r3, #12
 8006386:	4413      	add	r3, r2
 8006388:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800638a:	6822      	ldr	r2, [r4, #0]
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f003 031f 	and.w	r3, r3, #31
 8006392:	211f      	movs	r1, #31
 8006394:	fa01 f303 	lsl.w	r3, r1, r3
 8006398:	43db      	mvns	r3, r3
 800639a:	401a      	ands	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	0e9b      	lsrs	r3, r3, #26
 80063a0:	f003 011f 	and.w	r1, r3, #31
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	f003 031f 	and.w	r3, r3, #31
 80063aa:	fa01 f303 	lsl.w	r3, r1, r3
 80063ae:	4313      	orrs	r3, r2
 80063b0:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80063b2:	bf00      	nop
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bc90      	pop	{r4, r7}
 80063ba:	4770      	bx	lr

080063bc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80063bc:	b490      	push	{r4, r7}
 80063be:	b084      	sub	sp, #16
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3314      	adds	r3, #20
 80063cc:	461a      	mov	r2, r3
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	0e5b      	lsrs	r3, r3, #25
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	f003 0304 	and.w	r3, r3, #4
 80063d8:	4413      	add	r3, r2
 80063da:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80063dc:	6822      	ldr	r2, [r4, #0]
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	0d1b      	lsrs	r3, r3, #20
 80063e2:	f003 031f 	and.w	r3, r3, #31
 80063e6:	2107      	movs	r1, #7
 80063e8:	fa01 f303 	lsl.w	r3, r1, r3
 80063ec:	43db      	mvns	r3, r3
 80063ee:	401a      	ands	r2, r3
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	0d1b      	lsrs	r3, r3, #20
 80063f4:	f003 031f 	and.w	r3, r3, #31
 80063f8:	6879      	ldr	r1, [r7, #4]
 80063fa:	fa01 f303 	lsl.w	r3, r1, r3
 80063fe:	4313      	orrs	r3, r2
 8006400:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006402:	bf00      	nop
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bc90      	pop	{r4, r7}
 800640a:	4770      	bx	lr

0800640c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800640c:	b480      	push	{r7}
 800640e:	b085      	sub	sp, #20
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006424:	43db      	mvns	r3, r3
 8006426:	401a      	ands	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f003 0318 	and.w	r3, r3, #24
 800642e:	4908      	ldr	r1, [pc, #32]	; (8006450 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006430:	40d9      	lsrs	r1, r3
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	400b      	ands	r3, r1
 8006436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800643a:	431a      	orrs	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006442:	bf00      	nop
 8006444:	3714      	adds	r7, #20
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop
 8006450:	0007ffff 	.word	0x0007ffff

08006454 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006464:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	6093      	str	r3, [r2, #8]
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006488:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800648c:	d101      	bne.n	8006492 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800648e:	2301      	movs	r3, #1
 8006490:	e000      	b.n	8006494 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80064b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064b4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80064bc:	bf00      	nop
 80064be:	370c      	adds	r7, #12
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80064dc:	d101      	bne.n	80064e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80064de:	2301      	movs	r3, #1
 80064e0:	e000      	b.n	80064e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80064e2:	2300      	movs	r3, #0
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006500:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006504:	f043 0201 	orr.w	r2, r3, #1
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800650c:	bf00      	nop
 800650e:	370c      	adds	r7, #12
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006528:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800652c:	f043 0202 	orr.w	r2, r3, #2
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f003 0301 	and.w	r3, r3, #1
 8006550:	2b01      	cmp	r3, #1
 8006552:	d101      	bne.n	8006558 <LL_ADC_IsEnabled+0x18>
 8006554:	2301      	movs	r3, #1
 8006556:	e000      	b.n	800655a <LL_ADC_IsEnabled+0x1a>
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	370c      	adds	r7, #12
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr

08006566 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8006566:	b480      	push	{r7}
 8006568:	b083      	sub	sp, #12
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b02      	cmp	r3, #2
 8006578:	d101      	bne.n	800657e <LL_ADC_IsDisableOngoing+0x18>
 800657a:	2301      	movs	r3, #1
 800657c:	e000      	b.n	8006580 <LL_ADC_IsDisableOngoing+0x1a>
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	370c      	adds	r7, #12
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr

0800658c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800659c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80065a0:	f043 0204 	orr.w	r2, r3, #4
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80065c8:	f043 0210 	orr.w	r2, r3, #16
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b04      	cmp	r3, #4
 80065ee:	d101      	bne.n	80065f4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80065f0:	2301      	movs	r3, #1
 80065f2:	e000      	b.n	80065f6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	370c      	adds	r7, #12
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr

08006602 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006602:	b480      	push	{r7}
 8006604:	b083      	sub	sp, #12
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006612:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006616:	f043 0220 	orr.w	r2, r3, #32
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800661e:	bf00      	nop
 8006620:	370c      	adds	r7, #12
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr

0800662a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800662a:	b480      	push	{r7}
 800662c:	b083      	sub	sp, #12
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f003 0308 	and.w	r3, r3, #8
 800663a:	2b08      	cmp	r3, #8
 800663c:	d101      	bne.n	8006642 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800663e:	2301      	movs	r3, #1
 8006640:	e000      	b.n	8006644 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b088      	sub	sp, #32
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006658:	2300      	movs	r3, #0
 800665a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800665c:	2300      	movs	r3, #0
 800665e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e12a      	b.n	80068c0 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006674:	2b00      	cmp	r3, #0
 8006676:	d109      	bne.n	800668c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7fa fc49 	bl	8000f10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4618      	mov	r0, r3
 8006692:	f7ff fef1 	bl	8006478 <LL_ADC_IsDeepPowerDownEnabled>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d004      	beq.n	80066a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7ff fed7 	bl	8006454 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7ff ff0c 	bl	80064c8 <LL_ADC_IsInternalRegulatorEnabled>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d113      	bne.n	80066de <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff fef0 	bl	80064a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80066c0:	4b81      	ldr	r3, [pc, #516]	; (80068c8 <HAL_ADC_Init+0x278>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	099b      	lsrs	r3, r3, #6
 80066c6:	4a81      	ldr	r2, [pc, #516]	; (80068cc <HAL_ADC_Init+0x27c>)
 80066c8:	fba2 2303 	umull	r2, r3, r2, r3
 80066cc:	099b      	lsrs	r3, r3, #6
 80066ce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80066d0:	e002      	b.n	80066d8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	3b01      	subs	r3, #1
 80066d6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1f9      	bne.n	80066d2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7ff fef0 	bl	80064c8 <LL_ADC_IsInternalRegulatorEnabled>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10d      	bne.n	800670a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f2:	f043 0210 	orr.w	r2, r3, #16
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066fe:	f043 0201 	orr.w	r2, r3, #1
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4618      	mov	r0, r3
 8006710:	f7ff ff64 	bl	80065dc <LL_ADC_REG_IsConversionOngoing>
 8006714:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800671a:	f003 0310 	and.w	r3, r3, #16
 800671e:	2b00      	cmp	r3, #0
 8006720:	f040 80c5 	bne.w	80068ae <HAL_ADC_Init+0x25e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	2b00      	cmp	r3, #0
 8006728:	f040 80c1 	bne.w	80068ae <HAL_ADC_Init+0x25e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006730:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006734:	f043 0202 	orr.w	r2, r3, #2
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4618      	mov	r0, r3
 8006742:	f7ff fefd 	bl	8006540 <LL_ADC_IsEnabled>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10b      	bne.n	8006764 <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800674c:	4860      	ldr	r0, [pc, #384]	; (80068d0 <HAL_ADC_Init+0x280>)
 800674e:	f7ff fef7 	bl	8006540 <LL_ADC_IsEnabled>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d105      	bne.n	8006764 <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	4619      	mov	r1, r3
 800675e:	485d      	ldr	r0, [pc, #372]	; (80068d4 <HAL_ADC_Init+0x284>)
 8006760:	f7ff fd76 	bl	8006250 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	7e5b      	ldrb	r3, [r3, #25]
 8006768:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800676e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8006774:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800677a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006782:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006784:	4313      	orrs	r3, r2
 8006786:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d106      	bne.n	80067a0 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006796:	3b01      	subs	r3, #1
 8006798:	045b      	lsls	r3, r3, #17
 800679a:	69ba      	ldr	r2, [r7, #24]
 800679c:	4313      	orrs	r3, r2
 800679e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d009      	beq.n	80067bc <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ac:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067b6:	69ba      	ldr	r2, [r7, #24]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68da      	ldr	r2, [r3, #12]
 80067c2:	4b45      	ldr	r3, [pc, #276]	; (80068d8 <HAL_ADC_Init+0x288>)
 80067c4:	4013      	ands	r3, r2
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	6812      	ldr	r2, [r2, #0]
 80067ca:	69b9      	ldr	r1, [r7, #24]
 80067cc:	430b      	orrs	r3, r1
 80067ce:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f7ff ff01 	bl	80065dc <LL_ADC_REG_IsConversionOngoing>
 80067da:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4618      	mov	r0, r3
 80067e2:	f7ff ff22 	bl	800662a <LL_ADC_INJ_IsConversionOngoing>
 80067e6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d13d      	bne.n	800686a <HAL_ADC_Init+0x21a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d13a      	bne.n	800686a <HAL_ADC_Init+0x21a>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80067f8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006800:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006802:	4313      	orrs	r3, r2
 8006804:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006810:	f023 0302 	bic.w	r3, r3, #2
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	6812      	ldr	r2, [r2, #0]
 8006818:	69b9      	ldr	r1, [r7, #24]
 800681a:	430b      	orrs	r3, r1
 800681c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006824:	2b01      	cmp	r3, #1
 8006826:	d118      	bne.n	800685a <HAL_ADC_Init+0x20a>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006832:	f023 0304 	bic.w	r3, r3, #4
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800683e:	4311      	orrs	r1, r2
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006844:	4311      	orrs	r1, r2
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800684a:	430a      	orrs	r2, r1
 800684c:	431a      	orrs	r2, r3
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f042 0201 	orr.w	r2, r2, #1
 8006856:	611a      	str	r2, [r3, #16]
 8006858:	e007      	b.n	800686a <HAL_ADC_Init+0x21a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	691a      	ldr	r2, [r3, #16]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f022 0201 	bic.w	r2, r2, #1
 8006868:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	691b      	ldr	r3, [r3, #16]
 800686e:	2b01      	cmp	r3, #1
 8006870:	d10c      	bne.n	800688c <HAL_ADC_Init+0x23c>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006878:	f023 010f 	bic.w	r1, r3, #15
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	69db      	ldr	r3, [r3, #28]
 8006880:	1e5a      	subs	r2, r3, #1
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	430a      	orrs	r2, r1
 8006888:	631a      	str	r2, [r3, #48]	; 0x30
 800688a:	e007      	b.n	800689c <HAL_ADC_Init+0x24c>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f022 020f 	bic.w	r2, r2, #15
 800689a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068a0:	f023 0303 	bic.w	r3, r3, #3
 80068a4:	f043 0201 	orr.w	r2, r3, #1
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	655a      	str	r2, [r3, #84]	; 0x54
 80068ac:	e007      	b.n	80068be <HAL_ADC_Init+0x26e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068b2:	f043 0210 	orr.w	r2, r3, #16
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80068be:	7ffb      	ldrb	r3, [r7, #31]
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3720      	adds	r7, #32
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	20000078 	.word	0x20000078
 80068cc:	053e2d63 	.word	0x053e2d63
 80068d0:	50040000 	.word	0x50040000
 80068d4:	50040300 	.word	0x50040300
 80068d8:	fff0c007 	.word	0xfff0c007

080068dc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b086      	sub	sp, #24
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7ff fe75 	bl	80065dc <LL_ADC_REG_IsConversionOngoing>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d167      	bne.n	80069c8 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d101      	bne.n	8006906 <HAL_ADC_Start_DMA+0x2a>
 8006902:	2302      	movs	r3, #2
 8006904:	e063      	b.n	80069ce <HAL_ADC_Start_DMA+0xf2>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2201      	movs	r2, #1
 800690a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f000 fcc2 	bl	8007298 <ADC_Enable>
 8006914:	4603      	mov	r3, r0
 8006916:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006918:	7dfb      	ldrb	r3, [r7, #23]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d14f      	bne.n	80069be <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006922:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006926:	f023 0301 	bic.w	r3, r3, #1
 800692a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006936:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800693a:	2b00      	cmp	r3, #0
 800693c:	d006      	beq.n	800694c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006942:	f023 0206 	bic.w	r2, r3, #6
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	659a      	str	r2, [r3, #88]	; 0x58
 800694a:	e002      	b.n	8006952 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006956:	4a20      	ldr	r2, [pc, #128]	; (80069d8 <HAL_ADC_Start_DMA+0xfc>)
 8006958:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800695e:	4a1f      	ldr	r2, [pc, #124]	; (80069dc <HAL_ADC_Start_DMA+0x100>)
 8006960:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006966:	4a1e      	ldr	r2, [pc, #120]	; (80069e0 <HAL_ADC_Start_DMA+0x104>)
 8006968:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	221c      	movs	r2, #28
 8006970:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	685a      	ldr	r2, [r3, #4]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f042 0210 	orr.w	r2, r2, #16
 8006988:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68da      	ldr	r2, [r3, #12]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0201 	orr.w	r2, r2, #1
 8006998:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	3340      	adds	r3, #64	; 0x40
 80069a4:	4619      	mov	r1, r3
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f001 fa49 	bl	8007e40 <HAL_DMA_Start_IT>
 80069ae:	4603      	mov	r3, r0
 80069b0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7ff fde8 	bl	800658c <LL_ADC_REG_StartConversion>
 80069bc:	e006      	b.n	80069cc <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80069c6:	e001      	b.n	80069cc <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80069c8:	2302      	movs	r3, #2
 80069ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3718      	adds	r7, #24
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	080073fd 	.word	0x080073fd
 80069dc:	080074d5 	.word	0x080074d5
 80069e0:	080074f1 	.word	0x080074f1

080069e4 <HAL_ADC_Stop_DMA>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d101      	bne.n	80069fa <HAL_ADC_Stop_DMA+0x16>
 80069f6:	2302      	movs	r3, #2
 80069f8:	e051      	b.n	8006a9e <HAL_ADC_Stop_DMA+0xba>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006a02:	2103      	movs	r1, #3
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 fb93 	bl	8007130 <ADC_ConversionStop>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006a0e:	7bfb      	ldrb	r3, [r7, #15]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d13f      	bne.n	8006a94 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f022 0201 	bic.w	r2, r2, #1
 8006a22:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a28:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d10f      	bne.n	8006a52 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a36:	4618      	mov	r0, r3
 8006a38:	f001 fa7d 	bl	8007f36 <HAL_DMA_Abort>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8006a40:	7bfb      	ldrb	r3, [r7, #15]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d005      	beq.n	8006a52 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f022 0210 	bic.w	r2, r2, #16
 8006a60:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8006a62:	7bfb      	ldrb	r3, [r7, #15]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d105      	bne.n	8006a74 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 fc6f 	bl	800734c <ADC_Disable>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	73fb      	strb	r3, [r7, #15]
 8006a72:	e002      	b.n	8006a7a <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 fc69 	bl	800734c <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006a7a:	7bfb      	ldrb	r3, [r7, #15]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d109      	bne.n	8006a94 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006a88:	f023 0301 	bic.w	r3, r3, #1
 8006a8c:	f043 0201 	orr.w	r2, r3, #1
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8006a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3710      	adds	r7, #16
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}

08006aa6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006aa6:	b480      	push	{r7}
 8006aa8:	b083      	sub	sp, #12
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006aae:	bf00      	nop
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr
	...

08006abc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b0a6      	sub	sp, #152	; 0x98
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006acc:	2300      	movs	r3, #0
 8006ace:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d101      	bne.n	8006ade <HAL_ADC_ConfigChannel+0x22>
 8006ada:	2302      	movs	r3, #2
 8006adc:	e31e      	b.n	800711c <HAL_ADC_ConfigChannel+0x660>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7ff fd76 	bl	80065dc <LL_ADC_REG_IsConversionOngoing>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f040 8303 	bne.w	80070fe <HAL_ADC_ConfigChannel+0x642>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6818      	ldr	r0, [r3, #0]
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	6859      	ldr	r1, [r3, #4]
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	461a      	mov	r2, r3
 8006b06:	f7ff fc30 	bl	800636a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7ff fd64 	bl	80065dc <LL_ADC_REG_IsConversionOngoing>
 8006b14:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f7ff fd84 	bl	800662a <LL_ADC_INJ_IsConversionOngoing>
 8006b22:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006b26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f040 8148 	bne.w	8006dc0 <HAL_ADC_ConfigChannel+0x304>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006b30:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f040 8143 	bne.w	8006dc0 <HAL_ADC_ConfigChannel+0x304>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6818      	ldr	r0, [r3, #0]
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	6819      	ldr	r1, [r3, #0]
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	461a      	mov	r2, r3
 8006b48:	f7ff fc38 	bl	80063bc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	695a      	ldr	r2, [r3, #20]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	08db      	lsrs	r3, r3, #3
 8006b58:	f003 0303 	and.w	r3, r3, #3
 8006b5c:	005b      	lsls	r3, r3, #1
 8006b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	2b04      	cmp	r3, #4
 8006b6c:	d00a      	beq.n	8006b84 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6818      	ldr	r0, [r3, #0]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	6919      	ldr	r1, [r3, #16]
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b7e:	f7ff fb93 	bl	80062a8 <LL_ADC_SetOffset>
 8006b82:	e11d      	b.n	8006dc0 <HAL_ADC_ConfigChannel+0x304>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2100      	movs	r1, #0
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f7ff fbae 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006b90:	4603      	mov	r3, r0
 8006b92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d10a      	bne.n	8006bb0 <HAL_ADC_ConfigChannel+0xf4>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7ff fba3 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	0e9b      	lsrs	r3, r3, #26
 8006baa:	f003 021f 	and.w	r2, r3, #31
 8006bae:	e012      	b.n	8006bd6 <HAL_ADC_ConfigChannel+0x11a>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2100      	movs	r1, #0
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7ff fb98 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bc6:	fa93 f3a3 	rbit	r3, r3
 8006bca:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006bcc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bce:	fab3 f383 	clz	r3, r3
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d105      	bne.n	8006bee <HAL_ADC_ConfigChannel+0x132>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	0e9b      	lsrs	r3, r3, #26
 8006be8:	f003 031f 	and.w	r3, r3, #31
 8006bec:	e00a      	b.n	8006c04 <HAL_ADC_ConfigChannel+0x148>
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bf6:	fa93 f3a3 	rbit	r3, r3
 8006bfa:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8006bfc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bfe:	fab3 f383 	clz	r3, r3
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d106      	bne.n	8006c16 <HAL_ADC_ConfigChannel+0x15a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	2100      	movs	r1, #0
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7ff fb7f 	bl	8006314 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	2101      	movs	r1, #1
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7ff fb65 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006c22:	4603      	mov	r3, r0
 8006c24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d10a      	bne.n	8006c42 <HAL_ADC_ConfigChannel+0x186>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2101      	movs	r1, #1
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff fb5a 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	0e9b      	lsrs	r3, r3, #26
 8006c3c:	f003 021f 	and.w	r2, r3, #31
 8006c40:	e010      	b.n	8006c64 <HAL_ADC_ConfigChannel+0x1a8>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2101      	movs	r1, #1
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f7ff fb4f 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c54:	fa93 f3a3 	rbit	r3, r3
 8006c58:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c5c:	fab3 f383 	clz	r3, r3
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	461a      	mov	r2, r3
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d105      	bne.n	8006c7c <HAL_ADC_ConfigChannel+0x1c0>
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	0e9b      	lsrs	r3, r3, #26
 8006c76:	f003 031f 	and.w	r3, r3, #31
 8006c7a:	e00a      	b.n	8006c92 <HAL_ADC_ConfigChannel+0x1d6>
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006c84:	fa93 f3a3 	rbit	r3, r3
 8006c88:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006c8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c8c:	fab3 f383 	clz	r3, r3
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d106      	bne.n	8006ca4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	2101      	movs	r1, #1
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7ff fb38 	bl	8006314 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2102      	movs	r1, #2
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7ff fb1e 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d10a      	bne.n	8006cd0 <HAL_ADC_ConfigChannel+0x214>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2102      	movs	r1, #2
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff fb13 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	0e9b      	lsrs	r3, r3, #26
 8006cca:	f003 021f 	and.w	r2, r3, #31
 8006cce:	e010      	b.n	8006cf2 <HAL_ADC_ConfigChannel+0x236>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2102      	movs	r1, #2
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f7ff fb08 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ce0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ce2:	fa93 f3a3 	rbit	r3, r3
 8006ce6:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8006ce8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006cea:	fab3 f383 	clz	r3, r3
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d105      	bne.n	8006d0a <HAL_ADC_ConfigChannel+0x24e>
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	0e9b      	lsrs	r3, r3, #26
 8006d04:	f003 031f 	and.w	r3, r3, #31
 8006d08:	e00a      	b.n	8006d20 <HAL_ADC_ConfigChannel+0x264>
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d12:	fa93 f3a3 	rbit	r3, r3
 8006d16:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006d18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d1a:	fab3 f383 	clz	r3, r3
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d106      	bne.n	8006d32 <HAL_ADC_ConfigChannel+0x276>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2102      	movs	r1, #2
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7ff faf1 	bl	8006314 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	2103      	movs	r1, #3
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7ff fad7 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d10a      	bne.n	8006d5e <HAL_ADC_ConfigChannel+0x2a2>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2103      	movs	r1, #3
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7ff facc 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006d54:	4603      	mov	r3, r0
 8006d56:	0e9b      	lsrs	r3, r3, #26
 8006d58:	f003 021f 	and.w	r2, r3, #31
 8006d5c:	e010      	b.n	8006d80 <HAL_ADC_ConfigChannel+0x2c4>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2103      	movs	r1, #3
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7ff fac1 	bl	80062ec <LL_ADC_GetOffsetChannel>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d70:	fa93 f3a3 	rbit	r3, r3
 8006d74:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d78:	fab3 f383 	clz	r3, r3
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	461a      	mov	r2, r3
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d105      	bne.n	8006d98 <HAL_ADC_ConfigChannel+0x2dc>
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	0e9b      	lsrs	r3, r3, #26
 8006d92:	f003 031f 	and.w	r3, r3, #31
 8006d96:	e00a      	b.n	8006dae <HAL_ADC_ConfigChannel+0x2f2>
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006da0:	fa93 f3a3 	rbit	r3, r3
 8006da4:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8006da6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006da8:	fab3 f383 	clz	r3, r3
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d106      	bne.n	8006dc0 <HAL_ADC_ConfigChannel+0x304>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2200      	movs	r2, #0
 8006db8:	2103      	movs	r1, #3
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7ff faaa 	bl	8006314 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7ff fbbb 	bl	8006540 <LL_ADC_IsEnabled>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	f040 819f 	bne.w	8007110 <HAL_ADC_ConfigChannel+0x654>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6818      	ldr	r0, [r3, #0]
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	6819      	ldr	r1, [r3, #0]
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	461a      	mov	r2, r3
 8006de0:	f7ff fb14 	bl	800640c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	68db      	ldr	r3, [r3, #12]
 8006de8:	4aab      	ldr	r2, [pc, #684]	; (8007098 <HAL_ADC_ConfigChannel+0x5dc>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	f040 80fd 	bne.w	8006fea <HAL_ADC_ConfigChannel+0x52e>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10b      	bne.n	8006e18 <HAL_ADC_ConfigChannel+0x35c>
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	0e9b      	lsrs	r3, r3, #26
 8006e06:	3301      	adds	r3, #1
 8006e08:	f003 031f 	and.w	r3, r3, #31
 8006e0c:	2b09      	cmp	r3, #9
 8006e0e:	bf94      	ite	ls
 8006e10:	2301      	movls	r3, #1
 8006e12:	2300      	movhi	r3, #0
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	e012      	b.n	8006e3e <HAL_ADC_ConfigChannel+0x382>
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e20:	fa93 f3a3 	rbit	r3, r3
 8006e24:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8006e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e28:	fab3 f383 	clz	r3, r3
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	3301      	adds	r3, #1
 8006e30:	f003 031f 	and.w	r3, r3, #31
 8006e34:	2b09      	cmp	r3, #9
 8006e36:	bf94      	ite	ls
 8006e38:	2301      	movls	r3, #1
 8006e3a:	2300      	movhi	r3, #0
 8006e3c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d064      	beq.n	8006f0c <HAL_ADC_ConfigChannel+0x450>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d107      	bne.n	8006e5e <HAL_ADC_ConfigChannel+0x3a2>
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	0e9b      	lsrs	r3, r3, #26
 8006e54:	3301      	adds	r3, #1
 8006e56:	069b      	lsls	r3, r3, #26
 8006e58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e5c:	e00e      	b.n	8006e7c <HAL_ADC_ConfigChannel+0x3c0>
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e66:	fa93 f3a3 	rbit	r3, r3
 8006e6a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e6e:	fab3 f383 	clz	r3, r3
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	3301      	adds	r3, #1
 8006e76:	069b      	lsls	r3, r3, #26
 8006e78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d109      	bne.n	8006e9c <HAL_ADC_ConfigChannel+0x3e0>
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	0e9b      	lsrs	r3, r3, #26
 8006e8e:	3301      	adds	r3, #1
 8006e90:	f003 031f 	and.w	r3, r3, #31
 8006e94:	2101      	movs	r1, #1
 8006e96:	fa01 f303 	lsl.w	r3, r1, r3
 8006e9a:	e010      	b.n	8006ebe <HAL_ADC_ConfigChannel+0x402>
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea4:	fa93 f3a3 	rbit	r3, r3
 8006ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eac:	fab3 f383 	clz	r3, r3
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	f003 031f 	and.w	r3, r3, #31
 8006eb8:	2101      	movs	r1, #1
 8006eba:	fa01 f303 	lsl.w	r3, r1, r3
 8006ebe:	ea42 0103 	orr.w	r1, r2, r3
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10a      	bne.n	8006ee4 <HAL_ADC_ConfigChannel+0x428>
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	0e9b      	lsrs	r3, r3, #26
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	f003 021f 	and.w	r2, r3, #31
 8006eda:	4613      	mov	r3, r2
 8006edc:	005b      	lsls	r3, r3, #1
 8006ede:	4413      	add	r3, r2
 8006ee0:	051b      	lsls	r3, r3, #20
 8006ee2:	e011      	b.n	8006f08 <HAL_ADC_ConfigChannel+0x44c>
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eec:	fa93 f3a3 	rbit	r3, r3
 8006ef0:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8006ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef4:	fab3 f383 	clz	r3, r3
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	3301      	adds	r3, #1
 8006efc:	f003 021f 	and.w	r2, r3, #31
 8006f00:	4613      	mov	r3, r2
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	4413      	add	r3, r2
 8006f06:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	e069      	b.n	8006fe0 <HAL_ADC_ConfigChannel+0x524>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d107      	bne.n	8006f28 <HAL_ADC_ConfigChannel+0x46c>
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	0e9b      	lsrs	r3, r3, #26
 8006f1e:	3301      	adds	r3, #1
 8006f20:	069b      	lsls	r3, r3, #26
 8006f22:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f26:	e00e      	b.n	8006f46 <HAL_ADC_ConfigChannel+0x48a>
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f2e:	6a3b      	ldr	r3, [r7, #32]
 8006f30:	fa93 f3a3 	rbit	r3, r3
 8006f34:	61fb      	str	r3, [r7, #28]
  return result;
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	fab3 f383 	clz	r3, r3
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	3301      	adds	r3, #1
 8006f40:	069b      	lsls	r3, r3, #26
 8006f42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d109      	bne.n	8006f66 <HAL_ADC_ConfigChannel+0x4aa>
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	0e9b      	lsrs	r3, r3, #26
 8006f58:	3301      	adds	r3, #1
 8006f5a:	f003 031f 	and.w	r3, r3, #31
 8006f5e:	2101      	movs	r1, #1
 8006f60:	fa01 f303 	lsl.w	r3, r1, r3
 8006f64:	e010      	b.n	8006f88 <HAL_ADC_ConfigChannel+0x4cc>
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	fa93 f3a3 	rbit	r3, r3
 8006f72:	617b      	str	r3, [r7, #20]
  return result;
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	fab3 f383 	clz	r3, r3
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	f003 031f 	and.w	r3, r3, #31
 8006f82:	2101      	movs	r1, #1
 8006f84:	fa01 f303 	lsl.w	r3, r1, r3
 8006f88:	ea42 0103 	orr.w	r1, r2, r3
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10d      	bne.n	8006fb4 <HAL_ADC_ConfigChannel+0x4f8>
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	0e9b      	lsrs	r3, r3, #26
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	f003 021f 	and.w	r2, r3, #31
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	005b      	lsls	r3, r3, #1
 8006fa8:	4413      	add	r3, r2
 8006faa:	3b1e      	subs	r3, #30
 8006fac:	051b      	lsls	r3, r3, #20
 8006fae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006fb2:	e014      	b.n	8006fde <HAL_ADC_ConfigChannel+0x522>
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	fa93 f3a3 	rbit	r3, r3
 8006fc0:	60fb      	str	r3, [r7, #12]
  return result;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	fab3 f383 	clz	r3, r3
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	3301      	adds	r3, #1
 8006fcc:	f003 021f 	and.w	r2, r3, #31
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	005b      	lsls	r3, r3, #1
 8006fd4:	4413      	add	r3, r2
 8006fd6:	3b1e      	subs	r3, #30
 8006fd8:	051b      	lsls	r3, r3, #20
 8006fda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fde:	430b      	orrs	r3, r1
 8006fe0:	683a      	ldr	r2, [r7, #0]
 8006fe2:	6892      	ldr	r2, [r2, #8]
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	f7ff f9e9 	bl	80063bc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	4b2b      	ldr	r3, [pc, #172]	; (800709c <HAL_ADC_ConfigChannel+0x5e0>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	f000 808c 	beq.w	8007110 <HAL_ADC_ConfigChannel+0x654>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ff8:	4829      	ldr	r0, [pc, #164]	; (80070a0 <HAL_ADC_ConfigChannel+0x5e4>)
 8006ffa:	f7ff f947 	bl	800628c <LL_ADC_GetCommonPathInternalCh>
 8006ffe:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007002:	4828      	ldr	r0, [pc, #160]	; (80070a4 <HAL_ADC_ConfigChannel+0x5e8>)
 8007004:	f7ff fa9c 	bl	8006540 <LL_ADC_IsEnabled>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d16d      	bne.n	80070ea <HAL_ADC_ConfigChannel+0x62e>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a25      	ldr	r2, [pc, #148]	; (80070a8 <HAL_ADC_ConfigChannel+0x5ec>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d126      	bne.n	8007066 <HAL_ADC_ConfigChannel+0x5aa>
 8007018:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800701c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007020:	2b00      	cmp	r3, #0
 8007022:	d120      	bne.n	8007066 <HAL_ADC_ConfigChannel+0x5aa>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a1e      	ldr	r2, [pc, #120]	; (80070a4 <HAL_ADC_ConfigChannel+0x5e8>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d170      	bne.n	8007110 <HAL_ADC_ConfigChannel+0x654>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800702e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007032:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007036:	4619      	mov	r1, r3
 8007038:	4819      	ldr	r0, [pc, #100]	; (80070a0 <HAL_ADC_ConfigChannel+0x5e4>)
 800703a:	f7ff f914 	bl	8006266 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800703e:	4b1b      	ldr	r3, [pc, #108]	; (80070ac <HAL_ADC_ConfigChannel+0x5f0>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	099b      	lsrs	r3, r3, #6
 8007044:	4a1a      	ldr	r2, [pc, #104]	; (80070b0 <HAL_ADC_ConfigChannel+0x5f4>)
 8007046:	fba2 2303 	umull	r2, r3, r2, r3
 800704a:	099a      	lsrs	r2, r3, #6
 800704c:	4613      	mov	r3, r2
 800704e:	005b      	lsls	r3, r3, #1
 8007050:	4413      	add	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0UL)
 8007056:	e002      	b.n	800705e <HAL_ADC_ConfigChannel+0x5a2>
              {
                wait_loop_index--;
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	3b01      	subs	r3, #1
 800705c:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0UL)
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1f9      	bne.n	8007058 <HAL_ADC_ConfigChannel+0x59c>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007064:	e054      	b.n	8007110 <HAL_ADC_ConfigChannel+0x654>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a12      	ldr	r2, [pc, #72]	; (80070b4 <HAL_ADC_ConfigChannel+0x5f8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d123      	bne.n	80070b8 <HAL_ADC_ConfigChannel+0x5fc>
 8007070:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007074:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007078:	2b00      	cmp	r3, #0
 800707a:	d11d      	bne.n	80070b8 <HAL_ADC_ConfigChannel+0x5fc>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a08      	ldr	r2, [pc, #32]	; (80070a4 <HAL_ADC_ConfigChannel+0x5e8>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d144      	bne.n	8007110 <HAL_ADC_ConfigChannel+0x654>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8007086:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800708a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800708e:	4619      	mov	r1, r3
 8007090:	4803      	ldr	r0, [pc, #12]	; (80070a0 <HAL_ADC_ConfigChannel+0x5e4>)
 8007092:	f7ff f8e8 	bl	8006266 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007096:	e03b      	b.n	8007110 <HAL_ADC_ConfigChannel+0x654>
 8007098:	407f0000 	.word	0x407f0000
 800709c:	80080000 	.word	0x80080000
 80070a0:	50040300 	.word	0x50040300
 80070a4:	50040000 	.word	0x50040000
 80070a8:	c7520000 	.word	0xc7520000
 80070ac:	20000078 	.word	0x20000078
 80070b0:	053e2d63 	.word	0x053e2d63
 80070b4:	cb840000 	.word	0xcb840000
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a19      	ldr	r2, [pc, #100]	; (8007124 <HAL_ADC_ConfigChannel+0x668>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d126      	bne.n	8007110 <HAL_ADC_ConfigChannel+0x654>
 80070c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d120      	bne.n	8007110 <HAL_ADC_ConfigChannel+0x654>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a15      	ldr	r2, [pc, #84]	; (8007128 <HAL_ADC_ConfigChannel+0x66c>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d11b      	bne.n	8007110 <HAL_ADC_ConfigChannel+0x654>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80070d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80070e0:	4619      	mov	r1, r3
 80070e2:	4812      	ldr	r0, [pc, #72]	; (800712c <HAL_ADC_ConfigChannel+0x670>)
 80070e4:	f7ff f8bf 	bl	8006266 <LL_ADC_SetCommonPathInternalCh>
 80070e8:	e012      	b.n	8007110 <HAL_ADC_ConfigChannel+0x654>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070ee:	f043 0220 	orr.w	r2, r3, #32
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80070fc:	e008      	b.n	8007110 <HAL_ADC_ConfigChannel+0x654>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007102:	f043 0220 	orr.w	r2, r3, #32
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8007118:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800711c:	4618      	mov	r0, r3
 800711e:	3798      	adds	r7, #152	; 0x98
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	80000001 	.word	0x80000001
 8007128:	50040000 	.word	0x50040000
 800712c:	50040300 	.word	0x50040300

08007130 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b088      	sub	sp, #32
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800713a:	2300      	movs	r3, #0
 800713c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4618      	mov	r0, r3
 8007148:	f7ff fa48 	bl	80065dc <LL_ADC_REG_IsConversionOngoing>
 800714c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4618      	mov	r0, r3
 8007154:	f7ff fa69 	bl	800662a <LL_ADC_INJ_IsConversionOngoing>
 8007158:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d103      	bne.n	8007168 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2b00      	cmp	r3, #0
 8007164:	f000 8090 	beq.w	8007288 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d02a      	beq.n	80071cc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	7e5b      	ldrb	r3, [r3, #25]
 800717a:	2b01      	cmp	r3, #1
 800717c:	d126      	bne.n	80071cc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	7e1b      	ldrb	r3, [r3, #24]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d122      	bne.n	80071cc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8007186:	2301      	movs	r3, #1
 8007188:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800718a:	e014      	b.n	80071b6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	4a41      	ldr	r2, [pc, #260]	; (8007294 <ADC_ConversionStop+0x164>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d90d      	bls.n	80071b0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007198:	f043 0210 	orr.w	r2, r3, #16
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071a4:	f043 0201 	orr.w	r2, r3, #1
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	e06c      	b.n	800728a <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	3301      	adds	r3, #1
 80071b4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c0:	2b40      	cmp	r3, #64	; 0x40
 80071c2:	d1e3      	bne.n	800718c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2240      	movs	r2, #64	; 0x40
 80071ca:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d014      	beq.n	80071fc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7ff fa00 	bl	80065dc <LL_ADC_REG_IsConversionOngoing>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00c      	beq.n	80071fc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7ff f9bd 	bl	8006566 <LL_ADC_IsDisableOngoing>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d104      	bne.n	80071fc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7ff f9dc 	bl	80065b4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d014      	beq.n	800722c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4618      	mov	r0, r3
 8007208:	f7ff fa0f 	bl	800662a <LL_ADC_INJ_IsConversionOngoing>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00c      	beq.n	800722c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4618      	mov	r0, r3
 8007218:	f7ff f9a5 	bl	8006566 <LL_ADC_IsDisableOngoing>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d104      	bne.n	800722c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4618      	mov	r0, r3
 8007228:	f7ff f9eb 	bl	8006602 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	2b02      	cmp	r3, #2
 8007230:	d004      	beq.n	800723c <ADC_ConversionStop+0x10c>
 8007232:	2b03      	cmp	r3, #3
 8007234:	d105      	bne.n	8007242 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007236:	230c      	movs	r3, #12
 8007238:	617b      	str	r3, [r7, #20]
        break;
 800723a:	e005      	b.n	8007248 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800723c:	2308      	movs	r3, #8
 800723e:	617b      	str	r3, [r7, #20]
        break;
 8007240:	e002      	b.n	8007248 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007242:	2304      	movs	r3, #4
 8007244:	617b      	str	r3, [r7, #20]
        break;
 8007246:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007248:	f7fe ffc8 	bl	80061dc <HAL_GetTick>
 800724c:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800724e:	e014      	b.n	800727a <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007250:	f7fe ffc4 	bl	80061dc <HAL_GetTick>
 8007254:	4602      	mov	r2, r0
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	2b05      	cmp	r3, #5
 800725c:	d90d      	bls.n	800727a <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007262:	f043 0210 	orr.w	r2, r3, #16
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800726e:	f043 0201 	orr.w	r2, r3, #1
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e007      	b.n	800728a <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689a      	ldr	r2, [r3, #8]
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	4013      	ands	r3, r2
 8007284:	2b00      	cmp	r3, #0
 8007286:	d1e3      	bne.n	8007250 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3720      	adds	r7, #32
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop
 8007294:	a33fffff 	.word	0xa33fffff

08007298 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b084      	sub	sp, #16
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7ff f94b 	bl	8006540 <LL_ADC_IsEnabled>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d146      	bne.n	800733e <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	689a      	ldr	r2, [r3, #8]
 80072b6:	4b24      	ldr	r3, [pc, #144]	; (8007348 <ADC_Enable+0xb0>)
 80072b8:	4013      	ands	r3, r2
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00d      	beq.n	80072da <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072c2:	f043 0210 	orr.w	r2, r3, #16
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ce:	f043 0201 	orr.w	r2, r3, #1
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e032      	b.n	8007340 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4618      	mov	r0, r3
 80072e0:	f7ff f906 	bl	80064f0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80072e4:	f7fe ff7a 	bl	80061dc <HAL_GetTick>
 80072e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80072ea:	e021      	b.n	8007330 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4618      	mov	r0, r3
 80072f2:	f7ff f925 	bl	8006540 <LL_ADC_IsEnabled>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d104      	bne.n	8007306 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4618      	mov	r0, r3
 8007302:	f7ff f8f5 	bl	80064f0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007306:	f7fe ff69 	bl	80061dc <HAL_GetTick>
 800730a:	4602      	mov	r2, r0
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	1ad3      	subs	r3, r2, r3
 8007310:	2b02      	cmp	r3, #2
 8007312:	d90d      	bls.n	8007330 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007318:	f043 0210 	orr.w	r2, r3, #16
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007324:	f043 0201 	orr.w	r2, r3, #1
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	e007      	b.n	8007340 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	2b01      	cmp	r3, #1
 800733c:	d1d6      	bne.n	80072ec <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800733e:	2300      	movs	r3, #0
}
 8007340:	4618      	mov	r0, r3
 8007342:	3710      	adds	r7, #16
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	8000003f 	.word	0x8000003f

0800734c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4618      	mov	r0, r3
 800735a:	f7ff f904 	bl	8006566 <LL_ADC_IsDisableOngoing>
 800735e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4618      	mov	r0, r3
 8007366:	f7ff f8eb 	bl	8006540 <LL_ADC_IsEnabled>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d040      	beq.n	80073f2 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d13d      	bne.n	80073f2 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f003 030d 	and.w	r3, r3, #13
 8007380:	2b01      	cmp	r3, #1
 8007382:	d10c      	bne.n	800739e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4618      	mov	r0, r3
 800738a:	f7ff f8c5 	bl	8006518 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2203      	movs	r2, #3
 8007394:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007396:	f7fe ff21 	bl	80061dc <HAL_GetTick>
 800739a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800739c:	e022      	b.n	80073e4 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073a2:	f043 0210 	orr.w	r2, r3, #16
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ae:	f043 0201 	orr.w	r2, r3, #1
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e01c      	b.n	80073f4 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80073ba:	f7fe ff0f 	bl	80061dc <HAL_GetTick>
 80073be:	4602      	mov	r2, r0
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	1ad3      	subs	r3, r2, r3
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d90d      	bls.n	80073e4 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073cc:	f043 0210 	orr.w	r2, r3, #16
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073d8:	f043 0201 	orr.w	r2, r3, #1
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	e007      	b.n	80073f4 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1e3      	bne.n	80073ba <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3710      	adds	r7, #16
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007408:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800740e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007412:	2b00      	cmp	r3, #0
 8007414:	d14b      	bne.n	80074ae <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800741a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0308 	and.w	r3, r3, #8
 800742c:	2b00      	cmp	r3, #0
 800742e:	d021      	beq.n	8007474 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4618      	mov	r0, r3
 8007436:	f7fe ff85 	bl	8006344 <LL_ADC_REG_IsTriggerSourceSWStart>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d032      	beq.n	80074a6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800744a:	2b00      	cmp	r3, #0
 800744c:	d12b      	bne.n	80074a6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007452:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800745e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007462:	2b00      	cmp	r3, #0
 8007464:	d11f      	bne.n	80074a6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800746a:	f043 0201 	orr.w	r2, r3, #1
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	655a      	str	r2, [r3, #84]	; 0x54
 8007472:	e018      	b.n	80074a6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d111      	bne.n	80074a6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007486:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007492:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007496:	2b00      	cmp	r3, #0
 8007498:	d105      	bne.n	80074a6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800749e:	f043 0201 	orr.w	r2, r3, #1
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f7fa f910 	bl	80016cc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80074ac:	e00e      	b.n	80074cc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074b2:	f003 0310 	and.w	r3, r3, #16
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d003      	beq.n	80074c2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80074ba:	68f8      	ldr	r0, [r7, #12]
 80074bc:	f7ff faf3 	bl	8006aa6 <HAL_ADC_ErrorCallback>
}
 80074c0:	e004      	b.n	80074cc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	4798      	blx	r3
}
 80074cc:	bf00      	nop
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074e0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	f7fa f90a 	bl	80016fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80074e8:	bf00      	nop
 80074ea:	3710      	adds	r7, #16
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b084      	sub	sp, #16
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074fc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007502:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800750e:	f043 0204 	orr.w	r2, r3, #4
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007516:	68f8      	ldr	r0, [r7, #12]
 8007518:	f7ff fac5 	bl	8006aa6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800751c:	bf00      	nop
 800751e:	3710      	adds	r7, #16
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <LL_EXTI_EnableIT_0_31>:
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800752c:	4b06      	ldr	r3, [pc, #24]	; (8007548 <LL_EXTI_EnableIT_0_31+0x24>)
 800752e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007532:	4905      	ldr	r1, [pc, #20]	; (8007548 <LL_EXTI_EnableIT_0_31+0x24>)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4313      	orrs	r3, r2
 8007538:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr
 8007548:	58000800 	.word	0x58000800

0800754c <LL_EXTI_DisableIT_0_31>:
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8007554:	4b07      	ldr	r3, [pc, #28]	; (8007574 <LL_EXTI_DisableIT_0_31+0x28>)
 8007556:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	43db      	mvns	r3, r3
 800755e:	4905      	ldr	r1, [pc, #20]	; (8007574 <LL_EXTI_DisableIT_0_31+0x28>)
 8007560:	4013      	ands	r3, r2
 8007562:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8007566:	bf00      	nop
 8007568:	370c      	adds	r7, #12
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	58000800 	.word	0x58000800

08007578 <LL_EXTI_EnableEvent_0_31>:
{
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8007580:	4b06      	ldr	r3, [pc, #24]	; (800759c <LL_EXTI_EnableEvent_0_31+0x24>)
 8007582:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007586:	4905      	ldr	r1, [pc, #20]	; (800759c <LL_EXTI_EnableEvent_0_31+0x24>)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4313      	orrs	r3, r2
 800758c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr
 800759c:	58000800 	.word	0x58000800

080075a0 <LL_EXTI_DisableEvent_0_31>:
{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80075a8:	4b07      	ldr	r3, [pc, #28]	; (80075c8 <LL_EXTI_DisableEvent_0_31+0x28>)
 80075aa:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	43db      	mvns	r3, r3
 80075b2:	4905      	ldr	r1, [pc, #20]	; (80075c8 <LL_EXTI_DisableEvent_0_31+0x28>)
 80075b4:	4013      	ands	r3, r2
 80075b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 80075ba:	bf00      	nop
 80075bc:	370c      	adds	r7, #12
 80075be:	46bd      	mov	sp, r7
 80075c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c4:	4770      	bx	lr
 80075c6:	bf00      	nop
 80075c8:	58000800 	.word	0x58000800

080075cc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80075d4:	4b05      	ldr	r3, [pc, #20]	; (80075ec <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	4904      	ldr	r1, [pc, #16]	; (80075ec <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4313      	orrs	r3, r2
 80075de:	600b      	str	r3, [r1, #0]
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr
 80075ec:	58000800 	.word	0x58000800

080075f0 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80075f8:	4b06      	ldr	r3, [pc, #24]	; (8007614 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	43db      	mvns	r3, r3
 8007600:	4904      	ldr	r1, [pc, #16]	; (8007614 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007602:	4013      	ands	r3, r2
 8007604:	600b      	str	r3, [r1, #0]

}
 8007606:	bf00      	nop
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr
 8007612:	bf00      	nop
 8007614:	58000800 	.word	0x58000800

08007618 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8007620:	4b05      	ldr	r3, [pc, #20]	; (8007638 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007622:	685a      	ldr	r2, [r3, #4]
 8007624:	4904      	ldr	r1, [pc, #16]	; (8007638 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4313      	orrs	r3, r2
 800762a:	604b      	str	r3, [r1, #4]
}
 800762c:	bf00      	nop
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr
 8007638:	58000800 	.word	0x58000800

0800763c <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8007644:	4b06      	ldr	r3, [pc, #24]	; (8007660 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007646:	685a      	ldr	r2, [r3, #4]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	43db      	mvns	r3, r3
 800764c:	4904      	ldr	r1, [pc, #16]	; (8007660 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800764e:	4013      	ands	r3, r2
 8007650:	604b      	str	r3, [r1, #4]
}
 8007652:	bf00      	nop
 8007654:	370c      	adds	r7, #12
 8007656:	46bd      	mov	sp, r7
 8007658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765c:	4770      	bx	lr
 800765e:	bf00      	nop
 8007660:	58000800 	.word	0x58000800

08007664 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_31
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800766c:	4b07      	ldr	r3, [pc, #28]	; (800768c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800766e:	68da      	ldr	r2, [r3, #12]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	4013      	ands	r3, r2
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	429a      	cmp	r2, r3
 8007678:	d101      	bne.n	800767e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800767a:	2301      	movs	r3, #1
 800767c:	e000      	b.n	8007680 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800767e:	2300      	movs	r3, #0
}
 8007680:	4618      	mov	r0, r3
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	58000800 	.word	0x58000800

08007690 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007698:	4a04      	ldr	r2, [pc, #16]	; (80076ac <LL_EXTI_ClearFlag_0_31+0x1c>)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	60d3      	str	r3, [r2, #12]
}
 800769e:	bf00      	nop
 80076a0:	370c      	adds	r7, #12
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	58000800 	.word	0x58000800

080076b0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b088      	sub	sp, #32
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80076b8:	2300      	movs	r3, #0
 80076ba:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80076bc:	2300      	movs	r3, #0
 80076be:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d102      	bne.n	80076cc <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	77fb      	strb	r3, [r7, #31]
 80076ca:	e0c4      	b.n	8007856 <HAL_COMP_Init+0x1a6>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076da:	d102      	bne.n	80076e2 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	77fb      	strb	r3, [r7, #31]
 80076e0:	e0b9      	b.n	8007856 <HAL_COMP_Init+0x1a6>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d109      	bne.n	8007702 <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	629a      	str	r2, [r3, #40]	; 0x28
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f7fa f85d 	bl	80017bc <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800770c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	691a      	ldr	r2, [r3, #16]
               | hcomp->Init.InputPlus
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	69db      	ldr	r3, [r3, #28]
 800771c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	699b      	ldr	r3, [r3, #24]
 8007728:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (  hcomp->Init.InputMinus
 800772e:	4313      	orrs	r3, r2
 8007730:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	4b49      	ldr	r3, [pc, #292]	; (8007860 <HAL_COMP_Init+0x1b0>)
 800773a:	4013      	ands	r3, r2
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	6812      	ldr	r2, [r2, #0]
 8007740:	6979      	ldr	r1, [r7, #20]
 8007742:	430b      	orrs	r3, r1
 8007744:	6013      	str	r3, [r2, #0]

    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800774e:	d106      	bne.n	800775e <HAL_COMP_Init+0xae>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8007750:	4b44      	ldr	r3, [pc, #272]	; (8007864 <HAL_COMP_Init+0x1b4>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a43      	ldr	r2, [pc, #268]	; (8007864 <HAL_COMP_Init+0x1b4>)
 8007756:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800775a:	6013      	str	r3, [r2, #0]
 800775c:	e005      	b.n	800776a <HAL_COMP_Init+0xba>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 800775e:	4b41      	ldr	r3, [pc, #260]	; (8007864 <HAL_COMP_Init+0x1b4>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a40      	ldr	r2, [pc, #256]	; (8007864 <HAL_COMP_Init+0x1b4>)
 8007764:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007768:	6013      	str	r3, [r2, #0]
    }

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007774:	2b00      	cmp	r3, #0
 8007776:	d015      	beq.n	80077a4 <HAL_COMP_Init+0xf4>
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d112      	bne.n	80077a4 <HAL_COMP_Init+0xf4>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800777e:	4b3a      	ldr	r3, [pc, #232]	; (8007868 <HAL_COMP_Init+0x1b8>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	099b      	lsrs	r3, r3, #6
 8007784:	4a39      	ldr	r2, [pc, #228]	; (800786c <HAL_COMP_Init+0x1bc>)
 8007786:	fba2 2303 	umull	r2, r3, r2, r3
 800778a:	099a      	lsrs	r2, r3, #6
 800778c:	4613      	mov	r3, r2
 800778e:	009b      	lsls	r3, r3, #2
 8007790:	4413      	add	r3, r2
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8007796:	e002      	b.n	800779e <HAL_COMP_Init+0xee>
      {
        wait_loop_index--;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	3b01      	subs	r3, #1
 800779c:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d1f9      	bne.n	8007798 <HAL_COMP_Init+0xe8>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a31      	ldr	r2, [pc, #196]	; (8007870 <HAL_COMP_Init+0x1c0>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d102      	bne.n	80077b4 <HAL_COMP_Init+0x104>
 80077ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80077b2:	e001      	b.n	80077b8 <HAL_COMP_Init+0x108>
 80077b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80077b8:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a1b      	ldr	r3, [r3, #32]
 80077be:	f003 0303 	and.w	r3, r3, #3
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d037      	beq.n	8007836 <HAL_COMP_Init+0x186>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	f003 0310 	and.w	r3, r3, #16
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d003      	beq.n	80077da <HAL_COMP_Init+0x12a>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80077d2:	6938      	ldr	r0, [r7, #16]
 80077d4:	f7ff fefa 	bl	80075cc <LL_EXTI_EnableRisingTrig_0_31>
 80077d8:	e002      	b.n	80077e0 <HAL_COMP_Init+0x130>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 80077da:	6938      	ldr	r0, [r7, #16]
 80077dc:	f7ff ff08 	bl	80075f0 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6a1b      	ldr	r3, [r3, #32]
 80077e4:	f003 0320 	and.w	r3, r3, #32
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d003      	beq.n	80077f4 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80077ec:	6938      	ldr	r0, [r7, #16]
 80077ee:	f7ff ff13 	bl	8007618 <LL_EXTI_EnableFallingTrig_0_31>
 80077f2:	e002      	b.n	80077fa <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80077f4:	6938      	ldr	r0, [r7, #16]
 80077f6:	f7ff ff21 	bl	800763c <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 80077fa:	6938      	ldr	r0, [r7, #16]
 80077fc:	f7ff ff48 	bl	8007690 <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6a1b      	ldr	r3, [r3, #32]
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	2b00      	cmp	r3, #0
 800780a:	d003      	beq.n	8007814 <HAL_COMP_Init+0x164>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 800780c:	6938      	ldr	r0, [r7, #16]
 800780e:	f7ff feb3 	bl	8007578 <LL_EXTI_EnableEvent_0_31>
 8007812:	e002      	b.n	800781a <HAL_COMP_Init+0x16a>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8007814:	6938      	ldr	r0, [r7, #16]
 8007816:	f7ff fec3 	bl	80075a0 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a1b      	ldr	r3, [r3, #32]
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b00      	cmp	r3, #0
 8007824:	d003      	beq.n	800782e <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8007826:	6938      	ldr	r0, [r7, #16]
 8007828:	f7ff fe7c 	bl	8007524 <LL_EXTI_EnableIT_0_31>
 800782c:	e009      	b.n	8007842 <HAL_COMP_Init+0x192>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800782e:	6938      	ldr	r0, [r7, #16]
 8007830:	f7ff fe8c 	bl	800754c <LL_EXTI_DisableIT_0_31>
 8007834:	e005      	b.n	8007842 <HAL_COMP_Init+0x192>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8007836:	6938      	ldr	r0, [r7, #16]
 8007838:	f7ff feb2 	bl	80075a0 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 800783c:	6938      	ldr	r0, [r7, #16]
 800783e:	f7ff fe85 	bl	800754c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007848:	b2db      	uxtb	r3, r3
 800784a:	2b00      	cmp	r3, #0
 800784c:	d103      	bne.n	8007856 <HAL_COMP_Init+0x1a6>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2201      	movs	r2, #1
 8007852:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 8007856:	7ffb      	ldrb	r3, [r7, #31]
}
 8007858:	4618      	mov	r0, r3
 800785a:	3720      	adds	r7, #32
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	f9207c03 	.word	0xf9207c03
 8007864:	40010204 	.word	0x40010204
 8007868:	20000078 	.word	0x20000078
 800786c:	053e2d63 	.word	0x053e2d63
 8007870:	40010200 	.word	0x40010200

08007874 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 800787c:	2300      	movs	r3, #0
 800787e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007880:	2300      	movs	r3, #0
 8007882:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d102      	bne.n	8007890 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	73fb      	strb	r3, [r7, #15]
 800788e:	e02f      	b.n	80078f0 <HAL_COMP_Start+0x7c>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800789a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800789e:	d102      	bne.n	80078a6 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	73fb      	strb	r3, [r7, #15]
 80078a4:	e024      	b.n	80078f0 <HAL_COMP_Start+0x7c>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d11c      	bne.n	80078ec <HAL_COMP_Start+0x78>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f042 0201 	orr.w	r2, r2, #1
 80078c0:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2202      	movs	r2, #2
 80078c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80078ca:	4b0d      	ldr	r3, [pc, #52]	; (8007900 <HAL_COMP_Start+0x8c>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	099b      	lsrs	r3, r3, #6
 80078d0:	4a0c      	ldr	r2, [pc, #48]	; (8007904 <HAL_COMP_Start+0x90>)
 80078d2:	fba2 2303 	umull	r2, r3, r2, r3
 80078d6:	099b      	lsrs	r3, r3, #6
 80078d8:	00db      	lsls	r3, r3, #3
 80078da:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80078dc:	e002      	b.n	80078e4 <HAL_COMP_Start+0x70>
      {
        wait_loop_index--;
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	3b01      	subs	r3, #1
 80078e2:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1f9      	bne.n	80078de <HAL_COMP_Start+0x6a>
 80078ea:	e001      	b.n	80078f0 <HAL_COMP_Start+0x7c>
      }
    }
    else
    {
      status = HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80078f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3714      	adds	r7, #20
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr
 80078fe:	bf00      	nop
 8007900:	20000078 	.word	0x20000078
 8007904:	053e2d63 	.word	0x053e2d63

08007908 <HAL_COMP_Stop>:
  * @brief  Stop the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
{
 8007908:	b480      	push	{r7}
 800790a:	b085      	sub	sp, #20
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007910:	2300      	movs	r3, #0
 8007912:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d102      	bne.n	8007920 <HAL_COMP_Stop+0x18>
  {
    status = HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	73fb      	strb	r3, [r7, #15]
 800791e:	e01f      	b.n	8007960 <HAL_COMP_Stop+0x58>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800792a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800792e:	d102      	bne.n	8007936 <HAL_COMP_Stop+0x2e>
  {
    status = HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	73fb      	strb	r3, [r7, #15]
 8007934:	e014      	b.n	8007960 <HAL_COMP_Stop+0x58>
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    /* Check compliant states: HAL_COMP_STATE_READY or HAL_COMP_STATE_BUSY    */
    /* (all states except HAL_COMP_STATE_RESET and except locked status.      */
    if(hcomp->State != HAL_COMP_STATE_RESET)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00c      	beq.n	800795c <HAL_COMP_Stop+0x54>
    {
      /* Disable the selected comparator */
      CLEAR_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f022 0201 	bic.w	r2, r2, #1
 8007950:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_READY;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 800795a:	e001      	b.n	8007960 <HAL_COMP_Stop+0x58>
    }
    else
    {
      status = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007960:	7bfb      	ldrb	r3, [r7, #15]
}
 8007962:	4618      	mov	r0, r3
 8007964:	3714      	adds	r7, #20
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr
	...

08007970 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a11      	ldr	r2, [pc, #68]	; (80079c4 <HAL_COMP_IRQHandler+0x54>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d102      	bne.n	8007988 <HAL_COMP_IRQHandler+0x18>
 8007982:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007986:	e001      	b.n	800798c <HAL_COMP_IRQHandler+0x1c>
 8007988:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800798c:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
  if(LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f7ff fe68 	bl	8007664 <LL_EXTI_IsActiveFlag_0_31>
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d010      	beq.n	80079bc <HAL_COMP_IRQHandler+0x4c>
  {
    /* Check whether comparator is in independent or window mode */
    if(READ_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE) != 0UL)
 800799a:	4b0b      	ldr	r3, [pc, #44]	; (80079c8 <HAL_COMP_IRQHandler+0x58>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d004      	beq.n	80079b0 <HAL_COMP_IRQHandler+0x40>
      /* Note: Pair of comparators in window mode can both trig IRQ when      */
      /*       input voltage is changing from "out of window" area            */
      /*       (low or high ) to the other "out of window" area (high or low).*/
      /*       Both flags must be cleared to call comparator trigger          */
      /*       callback is called once.                                       */
      LL_EXTI_ClearFlag_0_31((COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2));
 80079a6:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80079aa:	f7ff fe71 	bl	8007690 <LL_EXTI_ClearFlag_0_31>
 80079ae:	e002      	b.n	80079b6 <HAL_COMP_IRQHandler+0x46>
    }
    else
    {
      /* Clear COMP EXTI line pending bit */
      LL_EXTI_ClearFlag_0_31(exti_line);
 80079b0:	68f8      	ldr	r0, [r7, #12]
 80079b2:	f7ff fe6d 	bl	8007690 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f7fd ff72 	bl	80058a0 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80079bc:	bf00      	nop
 80079be:	3710      	adds	r7, #16
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	40010200 	.word	0x40010200
 80079c8:	40010204 	.word	0x40010204

080079cc <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	0f9b      	lsrs	r3, r3, #30
 80079dc:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f003 0307 	and.w	r3, r3, #7
 80079fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80079fc:	4b0c      	ldr	r3, [pc, #48]	; (8007a30 <__NVIC_SetPriorityGrouping+0x44>)
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a02:	68ba      	ldr	r2, [r7, #8]
 8007a04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007a08:	4013      	ands	r3, r2
 8007a0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007a14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007a18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007a1e:	4a04      	ldr	r2, [pc, #16]	; (8007a30 <__NVIC_SetPriorityGrouping+0x44>)
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	60d3      	str	r3, [r2, #12]
}
 8007a24:	bf00      	nop
 8007a26:	3714      	adds	r7, #20
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	e000ed00 	.word	0xe000ed00

08007a34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007a34:	b480      	push	{r7}
 8007a36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a38:	4b04      	ldr	r3, [pc, #16]	; (8007a4c <__NVIC_GetPriorityGrouping+0x18>)
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	0a1b      	lsrs	r3, r3, #8
 8007a3e:	f003 0307 	and.w	r3, r3, #7
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr
 8007a4c:	e000ed00 	.word	0xe000ed00

08007a50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	4603      	mov	r3, r0
 8007a58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	db0b      	blt.n	8007a7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a62:	79fb      	ldrb	r3, [r7, #7]
 8007a64:	f003 021f 	and.w	r2, r3, #31
 8007a68:	4907      	ldr	r1, [pc, #28]	; (8007a88 <__NVIC_EnableIRQ+0x38>)
 8007a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a6e:	095b      	lsrs	r3, r3, #5
 8007a70:	2001      	movs	r0, #1
 8007a72:	fa00 f202 	lsl.w	r2, r0, r2
 8007a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007a7a:	bf00      	nop
 8007a7c:	370c      	adds	r7, #12
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	e000e100 	.word	0xe000e100

08007a8c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b083      	sub	sp, #12
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	4603      	mov	r3, r0
 8007a94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	db10      	blt.n	8007ac0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a9e:	79fb      	ldrb	r3, [r7, #7]
 8007aa0:	f003 021f 	and.w	r2, r3, #31
 8007aa4:	4909      	ldr	r1, [pc, #36]	; (8007acc <__NVIC_DisableIRQ+0x40>)
 8007aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007aaa:	095b      	lsrs	r3, r3, #5
 8007aac:	2001      	movs	r0, #1
 8007aae:	fa00 f202 	lsl.w	r2, r0, r2
 8007ab2:	3320      	adds	r3, #32
 8007ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007ab8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007abc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8007ac0:	bf00      	nop
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr
 8007acc:	e000e100 	.word	0xe000e100

08007ad0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b083      	sub	sp, #12
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	db0c      	blt.n	8007afc <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007ae2:	79fb      	ldrb	r3, [r7, #7]
 8007ae4:	f003 021f 	and.w	r2, r3, #31
 8007ae8:	4907      	ldr	r1, [pc, #28]	; (8007b08 <__NVIC_SetPendingIRQ+0x38>)
 8007aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007aee:	095b      	lsrs	r3, r3, #5
 8007af0:	2001      	movs	r0, #1
 8007af2:	fa00 f202 	lsl.w	r2, r0, r2
 8007af6:	3340      	adds	r3, #64	; 0x40
 8007af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007afc:	bf00      	nop
 8007afe:	370c      	adds	r7, #12
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr
 8007b08:	e000e100 	.word	0xe000e100

08007b0c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b083      	sub	sp, #12
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	4603      	mov	r3, r0
 8007b14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	db0c      	blt.n	8007b38 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007b1e:	79fb      	ldrb	r3, [r7, #7]
 8007b20:	f003 021f 	and.w	r2, r3, #31
 8007b24:	4907      	ldr	r1, [pc, #28]	; (8007b44 <__NVIC_ClearPendingIRQ+0x38>)
 8007b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b2a:	095b      	lsrs	r3, r3, #5
 8007b2c:	2001      	movs	r0, #1
 8007b2e:	fa00 f202 	lsl.w	r2, r0, r2
 8007b32:	3360      	adds	r3, #96	; 0x60
 8007b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr
 8007b44:	e000e100 	.word	0xe000e100

08007b48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	4603      	mov	r3, r0
 8007b50:	6039      	str	r1, [r7, #0]
 8007b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	db0a      	blt.n	8007b72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	b2da      	uxtb	r2, r3
 8007b60:	490c      	ldr	r1, [pc, #48]	; (8007b94 <__NVIC_SetPriority+0x4c>)
 8007b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b66:	0112      	lsls	r2, r2, #4
 8007b68:	b2d2      	uxtb	r2, r2
 8007b6a:	440b      	add	r3, r1
 8007b6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007b70:	e00a      	b.n	8007b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	b2da      	uxtb	r2, r3
 8007b76:	4908      	ldr	r1, [pc, #32]	; (8007b98 <__NVIC_SetPriority+0x50>)
 8007b78:	79fb      	ldrb	r3, [r7, #7]
 8007b7a:	f003 030f 	and.w	r3, r3, #15
 8007b7e:	3b04      	subs	r3, #4
 8007b80:	0112      	lsls	r2, r2, #4
 8007b82:	b2d2      	uxtb	r2, r2
 8007b84:	440b      	add	r3, r1
 8007b86:	761a      	strb	r2, [r3, #24]
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr
 8007b94:	e000e100 	.word	0xe000e100
 8007b98:	e000ed00 	.word	0xe000ed00

08007b9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b089      	sub	sp, #36	; 0x24
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f003 0307 	and.w	r3, r3, #7
 8007bae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	f1c3 0307 	rsb	r3, r3, #7
 8007bb6:	2b04      	cmp	r3, #4
 8007bb8:	bf28      	it	cs
 8007bba:	2304      	movcs	r3, #4
 8007bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	3304      	adds	r3, #4
 8007bc2:	2b06      	cmp	r3, #6
 8007bc4:	d902      	bls.n	8007bcc <NVIC_EncodePriority+0x30>
 8007bc6:	69fb      	ldr	r3, [r7, #28]
 8007bc8:	3b03      	subs	r3, #3
 8007bca:	e000      	b.n	8007bce <NVIC_EncodePriority+0x32>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bda:	43da      	mvns	r2, r3
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	401a      	ands	r2, r3
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007be4:	f04f 31ff 	mov.w	r1, #4294967295
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	fa01 f303 	lsl.w	r3, r1, r3
 8007bee:	43d9      	mvns	r1, r3
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bf4:	4313      	orrs	r3, r2
         );
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3724      	adds	r7, #36	; 0x24
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
	...

08007c04 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8007c04:	b480      	push	{r7}
 8007c06:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8007c08:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8007c0c:	4b05      	ldr	r3, [pc, #20]	; (8007c24 <__NVIC_SystemReset+0x20>)
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8007c14:	4903      	ldr	r1, [pc, #12]	; (8007c24 <__NVIC_SystemReset+0x20>)
 8007c16:	4b04      	ldr	r3, [pc, #16]	; (8007c28 <__NVIC_SystemReset+0x24>)
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60cb      	str	r3, [r1, #12]
 8007c1c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8007c20:	bf00      	nop
 8007c22:	e7fd      	b.n	8007c20 <__NVIC_SystemReset+0x1c>
 8007c24:	e000ed00 	.word	0xe000ed00
 8007c28:	05fa0004 	.word	0x05fa0004

08007c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f7ff fed9 	bl	80079ec <__NVIC_SetPriorityGrouping>
}
 8007c3a:	bf00      	nop
 8007c3c:	3708      	adds	r7, #8
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b086      	sub	sp, #24
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	4603      	mov	r3, r0
 8007c4a:	60b9      	str	r1, [r7, #8]
 8007c4c:	607a      	str	r2, [r7, #4]
 8007c4e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007c50:	f7ff fef0 	bl	8007a34 <__NVIC_GetPriorityGrouping>
 8007c54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	68b9      	ldr	r1, [r7, #8]
 8007c5a:	6978      	ldr	r0, [r7, #20]
 8007c5c:	f7ff ff9e 	bl	8007b9c <NVIC_EncodePriority>
 8007c60:	4602      	mov	r2, r0
 8007c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c66:	4611      	mov	r1, r2
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff ff6d 	bl	8007b48 <__NVIC_SetPriority>
}
 8007c6e:	bf00      	nop
 8007c70:	3718      	adds	r7, #24
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}

08007c76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b082      	sub	sp, #8
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c84:	4618      	mov	r0, r3
 8007c86:	f7ff fee3 	bl	8007a50 <__NVIC_EnableIRQ>
}
 8007c8a:	bf00      	nop
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}

08007c92 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b082      	sub	sp, #8
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	4603      	mov	r3, r0
 8007c9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f7ff fef3 	bl	8007a8c <__NVIC_DisableIRQ>
}
 8007ca6:	bf00      	nop
 8007ca8:	3708      	adds	r7, #8
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}

08007cae <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8007cb2:	f7ff ffa7 	bl	8007c04 <__NVIC_SystemReset>

08007cb6 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	b082      	sub	sp, #8
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8007cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f7ff ff03 	bl	8007ad0 <__NVIC_SetPendingIRQ>
}
 8007cca:	bf00      	nop
 8007ccc:	3708      	adds	r7, #8
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}

08007cd2 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8007cd2:	b580      	push	{r7, lr}
 8007cd4:	b082      	sub	sp, #8
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	4603      	mov	r3, r0
 8007cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8007cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7ff ff13 	bl	8007b0c <__NVIC_ClearPendingIRQ>
}
 8007ce6:	bf00      	nop
 8007ce8:	3708      	adds	r7, #8
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
	...

08007cf0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d101      	bne.n	8007d02 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e08d      	b.n	8007e1e <HAL_DMA_Init+0x12e>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	461a      	mov	r2, r3
 8007d08:	4b47      	ldr	r3, [pc, #284]	; (8007e28 <HAL_DMA_Init+0x138>)
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d80f      	bhi.n	8007d2e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	461a      	mov	r2, r3
 8007d14:	4b45      	ldr	r3, [pc, #276]	; (8007e2c <HAL_DMA_Init+0x13c>)
 8007d16:	4413      	add	r3, r2
 8007d18:	4a45      	ldr	r2, [pc, #276]	; (8007e30 <HAL_DMA_Init+0x140>)
 8007d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d1e:	091b      	lsrs	r3, r3, #4
 8007d20:	009a      	lsls	r2, r3, #2
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a42      	ldr	r2, [pc, #264]	; (8007e34 <HAL_DMA_Init+0x144>)
 8007d2a:	641a      	str	r2, [r3, #64]	; 0x40
 8007d2c:	e00e      	b.n	8007d4c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	461a      	mov	r2, r3
 8007d34:	4b40      	ldr	r3, [pc, #256]	; (8007e38 <HAL_DMA_Init+0x148>)
 8007d36:	4413      	add	r3, r2
 8007d38:	4a3d      	ldr	r2, [pc, #244]	; (8007e30 <HAL_DMA_Init+0x140>)
 8007d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d3e:	091b      	lsrs	r3, r3, #4
 8007d40:	009a      	lsls	r2, r3, #2
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	4a3c      	ldr	r2, [pc, #240]	; (8007e3c <HAL_DMA_Init+0x14c>)
 8007d4a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2202      	movs	r2, #2
 8007d50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	699b      	ldr	r3, [r3, #24]
 8007d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a1b      	ldr	r3, [r3, #32]
 8007d8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 fa74 	bl	800828c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007dac:	d102      	bne.n	8007db4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	685a      	ldr	r2, [r3, #4]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dbc:	b2d2      	uxtb	r2, r2
 8007dbe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007dc8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d010      	beq.n	8007df4 <HAL_DMA_Init+0x104>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	2b04      	cmp	r3, #4
 8007dd8:	d80c      	bhi.n	8007df4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 fa94 	bl	8008308 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007de4:	2200      	movs	r2, #0
 8007de6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007df0:	605a      	str	r2, [r3, #4]
 8007df2:	e008      	b.n	8007e06 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	40020407 	.word	0x40020407
 8007e2c:	bffdfff8 	.word	0xbffdfff8
 8007e30:	cccccccd 	.word	0xcccccccd
 8007e34:	40020000 	.word	0x40020000
 8007e38:	bffdfbf8 	.word	0xbffdfbf8
 8007e3c:	40020400 	.word	0x40020400

08007e40 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b086      	sub	sp, #24
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	607a      	str	r2, [r7, #4]
 8007e4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d101      	bne.n	8007e60 <HAL_DMA_Start_IT+0x20>
 8007e5c:	2302      	movs	r3, #2
 8007e5e:	e066      	b.n	8007f2e <HAL_DMA_Start_IT+0xee>
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d155      	bne.n	8007f20 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2202      	movs	r2, #2
 8007e78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f022 0201 	bic.w	r2, r2, #1
 8007e90:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	68b9      	ldr	r1, [r7, #8]
 8007e98:	68f8      	ldr	r0, [r7, #12]
 8007e9a:	f000 f9b9 	bl	8008210 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d008      	beq.n	8007eb8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f042 020e 	orr.w	r2, r2, #14
 8007eb4:	601a      	str	r2, [r3, #0]
 8007eb6:	e00f      	b.n	8007ed8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f022 0204 	bic.w	r2, r2, #4
 8007ec6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f042 020a 	orr.w	r2, r2, #10
 8007ed6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d007      	beq.n	8007ef6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ef0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ef4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d007      	beq.n	8007f0e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f0c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f042 0201 	orr.w	r2, r2, #1
 8007f1c:	601a      	str	r2, [r3, #0]
 8007f1e:	e005      	b.n	8007f2c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007f28:	2302      	movs	r3, #2
 8007f2a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007f2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3718      	adds	r7, #24
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007f36:	b480      	push	{r7}
 8007f38:	b083      	sub	sp, #12
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e04f      	b.n	8007fe8 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d008      	beq.n	8007f66 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2204      	movs	r2, #4
 8007f58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	e040      	b.n	8007fe8 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f022 020e 	bic.w	r2, r2, #14
 8007f74:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007f84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f022 0201 	bic.w	r2, r2, #1
 8007f94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f9a:	f003 021c 	and.w	r2, r3, #28
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa2:	2101      	movs	r1, #1
 8007fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8007fa8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007fb2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d00c      	beq.n	8007fd6 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fc0:	681a      	ldr	r2, [r3, #0]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007fca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007fd4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008006:	b2db      	uxtb	r3, r3
 8008008:	2b02      	cmp	r3, #2
 800800a:	d005      	beq.n	8008018 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2204      	movs	r2, #4
 8008010:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	73fb      	strb	r3, [r7, #15]
 8008016:	e047      	b.n	80080a8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f022 020e 	bic.w	r2, r2, #14
 8008026:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f022 0201 	bic.w	r2, r2, #1
 8008036:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008042:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008046:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800804c:	f003 021c 	and.w	r2, r3, #28
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008054:	2101      	movs	r1, #1
 8008056:	fa01 f202 	lsl.w	r2, r1, r2
 800805a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008064:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00c      	beq.n	8008088 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008078:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800807c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008086:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2201      	movs	r2, #1
 800808c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809c:	2b00      	cmp	r3, #0
 800809e:	d003      	beq.n	80080a8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	4798      	blx	r3
    }
  }
  return status;
 80080a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3710      	adds	r7, #16
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b084      	sub	sp, #16
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080ce:	f003 031c 	and.w	r3, r3, #28
 80080d2:	2204      	movs	r2, #4
 80080d4:	409a      	lsls	r2, r3
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	4013      	ands	r3, r2
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d026      	beq.n	800812c <HAL_DMA_IRQHandler+0x7a>
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	f003 0304 	and.w	r3, r3, #4
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d021      	beq.n	800812c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0320 	and.w	r3, r3, #32
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d107      	bne.n	8008106 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f022 0204 	bic.w	r2, r2, #4
 8008104:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800810a:	f003 021c 	and.w	r2, r3, #28
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008112:	2104      	movs	r1, #4
 8008114:	fa01 f202 	lsl.w	r2, r1, r2
 8008118:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800811e:	2b00      	cmp	r3, #0
 8008120:	d071      	beq.n	8008206 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800812a:	e06c      	b.n	8008206 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008130:	f003 031c 	and.w	r3, r3, #28
 8008134:	2202      	movs	r2, #2
 8008136:	409a      	lsls	r2, r3
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	4013      	ands	r3, r2
 800813c:	2b00      	cmp	r3, #0
 800813e:	d02e      	beq.n	800819e <HAL_DMA_IRQHandler+0xec>
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	f003 0302 	and.w	r3, r3, #2
 8008146:	2b00      	cmp	r3, #0
 8008148:	d029      	beq.n	800819e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0320 	and.w	r3, r3, #32
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10b      	bne.n	8008170 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f022 020a 	bic.w	r2, r2, #10
 8008166:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008174:	f003 021c 	and.w	r2, r3, #28
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817c:	2102      	movs	r1, #2
 800817e:	fa01 f202 	lsl.w	r2, r1, r2
 8008182:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008190:	2b00      	cmp	r3, #0
 8008192:	d038      	beq.n	8008206 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800819c:	e033      	b.n	8008206 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081a2:	f003 031c 	and.w	r3, r3, #28
 80081a6:	2208      	movs	r2, #8
 80081a8:	409a      	lsls	r2, r3
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	4013      	ands	r3, r2
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d02a      	beq.n	8008208 <HAL_DMA_IRQHandler+0x156>
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	f003 0308 	and.w	r3, r3, #8
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d025      	beq.n	8008208 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f022 020e 	bic.w	r2, r2, #14
 80081ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081d0:	f003 021c 	and.w	r2, r3, #28
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d8:	2101      	movs	r1, #1
 80081da:	fa01 f202 	lsl.w	r2, r1, r2
 80081de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2201      	movs	r2, #1
 80081ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d004      	beq.n	8008208 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008206:	bf00      	nop
 8008208:	bf00      	nop
}
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	607a      	str	r2, [r7, #4]
 800821c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008226:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800822c:	2b00      	cmp	r3, #0
 800822e:	d004      	beq.n	800823a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008238:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800823e:	f003 021c 	and.w	r2, r3, #28
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008246:	2101      	movs	r1, #1
 8008248:	fa01 f202 	lsl.w	r2, r1, r2
 800824c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	683a      	ldr	r2, [r7, #0]
 8008254:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	2b10      	cmp	r3, #16
 800825c:	d108      	bne.n	8008270 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	68ba      	ldr	r2, [r7, #8]
 800826c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800826e:	e007      	b.n	8008280 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	68ba      	ldr	r2, [r7, #8]
 8008276:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	60da      	str	r2, [r3, #12]
}
 8008280:	bf00      	nop
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	461a      	mov	r2, r3
 800829a:	4b17      	ldr	r3, [pc, #92]	; (80082f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800829c:	429a      	cmp	r2, r3
 800829e:	d80a      	bhi.n	80082b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082a4:	089b      	lsrs	r3, r3, #2
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80082ac:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	6493      	str	r3, [r2, #72]	; 0x48
 80082b4:	e007      	b.n	80082c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ba:	089b      	lsrs	r3, r3, #2
 80082bc:	009a      	lsls	r2, r3, #2
 80082be:	4b0f      	ldr	r3, [pc, #60]	; (80082fc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80082c0:	4413      	add	r3, r2
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	3b08      	subs	r3, #8
 80082ce:	4a0c      	ldr	r2, [pc, #48]	; (8008300 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80082d0:	fba2 2303 	umull	r2, r3, r2, r3
 80082d4:	091b      	lsrs	r3, r3, #4
 80082d6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	4a0a      	ldr	r2, [pc, #40]	; (8008304 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80082dc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f003 031c 	and.w	r3, r3, #28
 80082e4:	2201      	movs	r2, #1
 80082e6:	409a      	lsls	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	651a      	str	r2, [r3, #80]	; 0x50
}
 80082ec:	bf00      	nop
 80082ee:	3714      	adds	r7, #20
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr
 80082f8:	40020407 	.word	0x40020407
 80082fc:	4002081c 	.word	0x4002081c
 8008300:	cccccccd 	.word	0xcccccccd
 8008304:	40020880 	.word	0x40020880

08008308 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	b2db      	uxtb	r3, r3
 8008316:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	4b0b      	ldr	r3, [pc, #44]	; (8008348 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800831c:	4413      	add	r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	461a      	mov	r2, r3
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a08      	ldr	r2, [pc, #32]	; (800834c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800832a:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	3b01      	subs	r3, #1
 8008330:	f003 0303 	and.w	r3, r3, #3
 8008334:	2201      	movs	r2, #1
 8008336:	409a      	lsls	r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800833c:	bf00      	nop
 800833e:	3714      	adds	r7, #20
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr
 8008348:	1000823f 	.word	0x1000823f
 800834c:	40020940 	.word	0x40020940

08008350 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
 8008356:	60f8      	str	r0, [r7, #12]
 8008358:	60b9      	str	r1, [r7, #8]
 800835a:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800835e:	4b1c      	ldr	r3, [pc, #112]	; (80083d0 <HAL_FLASH_Program+0x80>)
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	2b01      	cmp	r3, #1
 8008364:	d101      	bne.n	800836a <HAL_FLASH_Program+0x1a>
 8008366:	2302      	movs	r3, #2
 8008368:	e02d      	b.n	80083c6 <HAL_FLASH_Program+0x76>
 800836a:	4b19      	ldr	r3, [pc, #100]	; (80083d0 <HAL_FLASH_Program+0x80>)
 800836c:	2201      	movs	r2, #1
 800836e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008370:	4b17      	ldr	r3, [pc, #92]	; (80083d0 <HAL_FLASH_Program+0x80>)
 8008372:	2200      	movs	r2, #0
 8008374:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008376:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800837a:	f000 f869 	bl	8008450 <FLASH_WaitForLastOperation>
 800837e:	4603      	mov	r3, r0
 8008380:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8008382:	7dfb      	ldrb	r3, [r7, #23]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d11a      	bne.n	80083be <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2b01      	cmp	r3, #1
 800838c:	d105      	bne.n	800839a <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800838e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008392:	68b8      	ldr	r0, [r7, #8]
 8008394:	f000 f8be 	bl	8008514 <FLASH_Program_DoubleWord>
 8008398:	e004      	b.n	80083a4 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 64 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	4619      	mov	r1, r3
 800839e:	68b8      	ldr	r0, [r7, #8]
 80083a0:	f00f fd08 	bl	8017db4 <_etext>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80083a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80083a8:	f000 f852 	bl	8008450 <FLASH_WaitForLastOperation>
 80083ac:	4603      	mov	r3, r0
 80083ae:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80083b0:	4b08      	ldr	r3, [pc, #32]	; (80083d4 <HAL_FLASH_Program+0x84>)
 80083b2:	695a      	ldr	r2, [r3, #20]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	43db      	mvns	r3, r3
 80083b8:	4906      	ldr	r1, [pc, #24]	; (80083d4 <HAL_FLASH_Program+0x84>)
 80083ba:	4013      	ands	r3, r2
 80083bc:	614b      	str	r3, [r1, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80083be:	4b04      	ldr	r3, [pc, #16]	; (80083d0 <HAL_FLASH_Program+0x80>)
 80083c0:	2200      	movs	r2, #0
 80083c2:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80083c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3718      	adds	r7, #24
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	20000b5c 	.word	0x20000b5c
 80083d4:	58004000 	.word	0x58004000

080083d8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80083de:	2300      	movs	r3, #0
 80083e0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80083e2:	4b0b      	ldr	r3, [pc, #44]	; (8008410 <HAL_FLASH_Unlock+0x38>)
 80083e4:	695b      	ldr	r3, [r3, #20]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	da0b      	bge.n	8008402 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80083ea:	4b09      	ldr	r3, [pc, #36]	; (8008410 <HAL_FLASH_Unlock+0x38>)
 80083ec:	4a09      	ldr	r2, [pc, #36]	; (8008414 <HAL_FLASH_Unlock+0x3c>)
 80083ee:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80083f0:	4b07      	ldr	r3, [pc, #28]	; (8008410 <HAL_FLASH_Unlock+0x38>)
 80083f2:	4a09      	ldr	r2, [pc, #36]	; (8008418 <HAL_FLASH_Unlock+0x40>)
 80083f4:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80083f6:	4b06      	ldr	r3, [pc, #24]	; (8008410 <HAL_FLASH_Unlock+0x38>)
 80083f8:	695b      	ldr	r3, [r3, #20]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	da01      	bge.n	8008402 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8008402:	79fb      	ldrb	r3, [r7, #7]
}
 8008404:	4618      	mov	r0, r3
 8008406:	370c      	adds	r7, #12
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr
 8008410:	58004000 	.word	0x58004000
 8008414:	45670123 	.word	0x45670123
 8008418:	cdef89ab 	.word	0xcdef89ab

0800841c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800841c:	b480      	push	{r7}
 800841e:	b083      	sub	sp, #12
 8008420:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008422:	2300      	movs	r3, #0
 8008424:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008426:	4b09      	ldr	r3, [pc, #36]	; (800844c <HAL_FLASH_Lock+0x30>)
 8008428:	695b      	ldr	r3, [r3, #20]
 800842a:	4a08      	ldr	r2, [pc, #32]	; (800844c <HAL_FLASH_Lock+0x30>)
 800842c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008430:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8008432:	4b06      	ldr	r3, [pc, #24]	; (800844c <HAL_FLASH_Lock+0x30>)
 8008434:	695b      	ldr	r3, [r3, #20]
 8008436:	2b00      	cmp	r3, #0
 8008438:	db01      	blt.n	800843e <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800843e:	79fb      	ldrb	r3, [r7, #7]
}
 8008440:	4618      	mov	r0, r3
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr
 800844c:	58004000 	.word	0x58004000

08008450 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8008458:	f7fd fec0 	bl	80061dc <HAL_GetTick>
 800845c:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800845e:	e009      	b.n	8008474 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8008460:	f7fd febc 	bl	80061dc <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	429a      	cmp	r2, r3
 800846e:	d801      	bhi.n	8008474 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8008470:	2303      	movs	r3, #3
 8008472:	e047      	b.n	8008504 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008474:	4b25      	ldr	r3, [pc, #148]	; (800850c <FLASH_WaitForLastOperation+0xbc>)
 8008476:	691b      	ldr	r3, [r3, #16]
 8008478:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800847c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008480:	d0ee      	beq.n	8008460 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = FLASH->SR;
 8008482:	4b22      	ldr	r3, [pc, #136]	; (800850c <FLASH_WaitForLastOperation+0xbc>)
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	60bb      	str	r3, [r7, #8]

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	2b00      	cmp	r3, #0
 8008490:	d002      	beq.n	8008498 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008492:	4b1e      	ldr	r3, [pc, #120]	; (800850c <FLASH_WaitForLastOperation+0xbc>)
 8008494:	2201      	movs	r2, #1
 8008496:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8008498:	68ba      	ldr	r2, [r7, #8]
 800849a:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800849e:	4013      	ands	r3, r2
 80084a0:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d007      	beq.n	80084bc <FLASH_WaitForLastOperation+0x6c>
 80084ac:	4b17      	ldr	r3, [pc, #92]	; (800850c <FLASH_WaitForLastOperation+0xbc>)
 80084ae:	699a      	ldr	r2, [r3, #24]
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80084b6:	4915      	ldr	r1, [pc, #84]	; (800850c <FLASH_WaitForLastOperation+0xbc>)
 80084b8:	4313      	orrs	r3, r2
 80084ba:	618b      	str	r3, [r1, #24]
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d004      	beq.n	80084d0 <FLASH_WaitForLastOperation+0x80>
 80084c6:	4a11      	ldr	r2, [pc, #68]	; (800850c <FLASH_WaitForLastOperation+0xbc>)
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80084ce:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00e      	beq.n	80084f4 <FLASH_WaitForLastOperation+0xa4>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80084d6:	4a0e      	ldr	r2, [pc, #56]	; (8008510 <FLASH_WaitForLastOperation+0xc0>)
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 80084dc:	2301      	movs	r3, #1
 80084de:	e011      	b.n	8008504 <FLASH_WaitForLastOperation+0xb4>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80084e0:	f7fd fe7c 	bl	80061dc <HAL_GetTick>
 80084e4:	4602      	mov	r2, r0
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	1ad3      	subs	r3, r2, r3
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d801      	bhi.n	80084f4 <FLASH_WaitForLastOperation+0xa4>
    {
      return HAL_TIMEOUT;
 80084f0:	2303      	movs	r3, #3
 80084f2:	e007      	b.n	8008504 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 80084f4:	4b05      	ldr	r3, [pc, #20]	; (800850c <FLASH_WaitForLastOperation+0xbc>)
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80084fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008500:	d0ee      	beq.n	80084e0 <FLASH_WaitForLastOperation+0x90>
    }
  }

  return HAL_OK;
 8008502:	2300      	movs	r3, #0
}
 8008504:	4618      	mov	r0, r3
 8008506:	3710      	adds	r7, #16
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}
 800850c:	58004000 	.word	0x58004000
 8008510:	20000b5c 	.word	0x20000b5c

08008514 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8008514:	b490      	push	{r4, r7}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8008520:	4b0d      	ldr	r3, [pc, #52]	; (8008558 <FLASH_Program_DoubleWord+0x44>)
 8008522:	695b      	ldr	r3, [r3, #20]
 8008524:	4a0c      	ldr	r2, [pc, #48]	; (8008558 <FLASH_Program_DoubleWord+0x44>)
 8008526:	f043 0301 	orr.w	r3, r3, #1
 800852a:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8008532:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8008536:	e9d7 1200 	ldrd	r1, r2, [r7]
 800853a:	f04f 0300 	mov.w	r3, #0
 800853e:	f04f 0400 	mov.w	r4, #0
 8008542:	0013      	movs	r3, r2
 8008544:	2400      	movs	r4, #0
 8008546:	68fa      	ldr	r2, [r7, #12]
 8008548:	3204      	adds	r2, #4
 800854a:	6013      	str	r3, [r2, #0]
}
 800854c:	bf00      	nop
 800854e:	3710      	adds	r7, #16
 8008550:	46bd      	mov	sp, r7
 8008552:	bc90      	pop	{r4, r7}
 8008554:	4770      	bx	lr
 8008556:	bf00      	nop
 8008558:	58004000 	.word	0x58004000

0800855c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008566:	4b28      	ldr	r3, [pc, #160]	; (8008608 <HAL_FLASHEx_Erase+0xac>)
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	2b01      	cmp	r3, #1
 800856c:	d101      	bne.n	8008572 <HAL_FLASHEx_Erase+0x16>
 800856e:	2302      	movs	r3, #2
 8008570:	e046      	b.n	8008600 <HAL_FLASHEx_Erase+0xa4>
 8008572:	4b25      	ldr	r3, [pc, #148]	; (8008608 <HAL_FLASHEx_Erase+0xac>)
 8008574:	2201      	movs	r2, #1
 8008576:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008578:	4b23      	ldr	r3, [pc, #140]	; (8008608 <HAL_FLASHEx_Erase+0xac>)
 800857a:	2200      	movs	r2, #0
 800857c:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800857e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008582:	f7ff ff65 	bl	8008450 <FLASH_WaitForLastOperation>
 8008586:	4603      	mov	r3, r0
 8008588:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800858a:	7bfb      	ldrb	r3, [r7, #15]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d133      	bne.n	80085f8 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	2b04      	cmp	r3, #4
 8008596:	d108      	bne.n	80085aa <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8008598:	f000 f838 	bl	800860c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800859c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80085a0:	f7ff ff56 	bl	8008450 <FLASH_WaitForLastOperation>
 80085a4:	4603      	mov	r3, r0
 80085a6:	73fb      	strb	r3, [r7, #15]
 80085a8:	e024      	b.n	80085f4 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	f04f 32ff 	mov.w	r2, #4294967295
 80085b0:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	60bb      	str	r3, [r7, #8]
 80085b8:	e012      	b.n	80085e0 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80085ba:	68b8      	ldr	r0, [r7, #8]
 80085bc:	f000 f838 	bl	8008630 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80085c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80085c4:	f7ff ff44 	bl	8008450 <FLASH_WaitForLastOperation>
 80085c8:	4603      	mov	r3, r0
 80085ca:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d003      	beq.n	80085da <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	601a      	str	r2, [r3, #0]
          break;
 80085d8:	e00a      	b.n	80085f0 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	3301      	adds	r3, #1
 80085de:	60bb      	str	r3, [r7, #8]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	4413      	add	r3, r2
 80085ea:	68ba      	ldr	r2, [r7, #8]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d3e4      	bcc.n	80085ba <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 80085f0:	f000 f880 	bl	80086f4 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80085f4:	f000 f836 	bl	8008664 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80085f8:	4b03      	ldr	r3, [pc, #12]	; (8008608 <HAL_FLASHEx_Erase+0xac>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	701a      	strb	r2, [r3, #0]

  return status;
 80085fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008600:	4618      	mov	r0, r3
 8008602:	3710      	adds	r7, #16
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}
 8008608:	20000b5c 	.word	0x20000b5c

0800860c <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 800860c:	b480      	push	{r7}
 800860e:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8008610:	4b06      	ldr	r3, [pc, #24]	; (800862c <FLASH_MassErase+0x20>)
 8008612:	695b      	ldr	r3, [r3, #20]
 8008614:	4a05      	ldr	r2, [pc, #20]	; (800862c <FLASH_MassErase+0x20>)
 8008616:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800861a:	f043 0304 	orr.w	r3, r3, #4
 800861e:	6153      	str	r3, [r2, #20]
}
 8008620:	bf00      	nop
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr
 800862a:	bf00      	nop
 800862c:	58004000 	.word	0x58004000

08008630 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8008638:	4b09      	ldr	r3, [pc, #36]	; (8008660 <FLASH_PageErase+0x30>)
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	00db      	lsls	r3, r3, #3
 8008644:	4313      	orrs	r3, r2
 8008646:	4a06      	ldr	r2, [pc, #24]	; (8008660 <FLASH_PageErase+0x30>)
 8008648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800864c:	f043 0302 	orr.w	r3, r3, #2
 8008650:	6153      	str	r3, [r2, #20]
}
 8008652:	bf00      	nop
 8008654:	370c      	adds	r7, #12
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	58004000 	.word	0x58004000

08008664 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
static void FLASH_FlushCaches(void)
{
 8008664:	b480      	push	{r7}
 8008666:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == FLASH_ACR_ICEN)
 8008668:	4b21      	ldr	r3, [pc, #132]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008670:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008674:	d117      	bne.n	80086a6 <FLASH_FlushCaches+0x42>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8008676:	4b1e      	ldr	r3, [pc, #120]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a1d      	ldr	r2, [pc, #116]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 800867c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008680:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8008682:	4b1b      	ldr	r3, [pc, #108]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a1a      	ldr	r2, [pc, #104]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 8008688:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800868c:	6013      	str	r3, [r2, #0]
 800868e:	4b18      	ldr	r3, [pc, #96]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a17      	ldr	r2, [pc, #92]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 8008694:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008698:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800869a:	4b15      	ldr	r3, [pc, #84]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a14      	ldr	r2, [pc, #80]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80086a4:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == FLASH_ACR_DCEN)
 80086a6:	4b12      	ldr	r3, [pc, #72]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086b2:	d117      	bne.n	80086e4 <FLASH_FlushCaches+0x80>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80086b4:	4b0e      	ldr	r3, [pc, #56]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a0d      	ldr	r2, [pc, #52]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80086be:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80086c0:	4b0b      	ldr	r3, [pc, #44]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a0a      	ldr	r2, [pc, #40]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80086ca:	6013      	str	r3, [r2, #0]
 80086cc:	4b08      	ldr	r3, [pc, #32]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a07      	ldr	r2, [pc, #28]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086d6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80086d8:	4b05      	ldr	r3, [pc, #20]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a04      	ldr	r2, [pc, #16]	; (80086f0 <FLASH_FlushCaches+0x8c>)
 80086de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80086e2:	6013      	str	r3, [r2, #0]
  }
}
 80086e4:	bf00      	nop
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	58004000 	.word	0x58004000

080086f4 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 80086f4:	b480      	push	{r7}
 80086f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80086f8:	4b06      	ldr	r3, [pc, #24]	; (8008714 <FLASH_AcknowledgePageErase+0x20>)
 80086fa:	695b      	ldr	r3, [r3, #20]
 80086fc:	4a05      	ldr	r2, [pc, #20]	; (8008714 <FLASH_AcknowledgePageErase+0x20>)
 80086fe:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008702:	f023 0302 	bic.w	r3, r3, #2
 8008706:	6153      	str	r3, [r2, #20]
}
 8008708:	bf00      	nop
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop
 8008714:	58004000 	.word	0x58004000

08008718 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008718:	b480      	push	{r7}
 800871a:	b087      	sub	sp, #28
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008722:	2300      	movs	r3, #0
 8008724:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008726:	e14c      	b.n	80089c2 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	2101      	movs	r1, #1
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	fa01 f303 	lsl.w	r3, r1, r3
 8008734:	4013      	ands	r3, r2
 8008736:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2b00      	cmp	r3, #0
 800873c:	f000 813e 	beq.w	80089bc <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	2b02      	cmp	r3, #2
 8008746:	d003      	beq.n	8008750 <HAL_GPIO_Init+0x38>
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	2b12      	cmp	r3, #18
 800874e:	d123      	bne.n	8008798 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	08da      	lsrs	r2, r3, #3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	3208      	adds	r2, #8
 8008758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800875c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	f003 0307 	and.w	r3, r3, #7
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	220f      	movs	r2, #15
 8008768:	fa02 f303 	lsl.w	r3, r2, r3
 800876c:	43db      	mvns	r3, r3
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	4013      	ands	r3, r2
 8008772:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	691a      	ldr	r2, [r3, #16]
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	f003 0307 	and.w	r3, r3, #7
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	fa02 f303 	lsl.w	r3, r2, r3
 8008784:	693a      	ldr	r2, [r7, #16]
 8008786:	4313      	orrs	r3, r2
 8008788:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	08da      	lsrs	r2, r3, #3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	3208      	adds	r2, #8
 8008792:	6939      	ldr	r1, [r7, #16]
 8008794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	005b      	lsls	r3, r3, #1
 80087a2:	2203      	movs	r2, #3
 80087a4:	fa02 f303 	lsl.w	r3, r2, r3
 80087a8:	43db      	mvns	r3, r3
 80087aa:	693a      	ldr	r2, [r7, #16]
 80087ac:	4013      	ands	r3, r2
 80087ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	f003 0203 	and.w	r2, r3, #3
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	005b      	lsls	r3, r3, #1
 80087bc:	fa02 f303 	lsl.w	r3, r2, r3
 80087c0:	693a      	ldr	r2, [r7, #16]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	693a      	ldr	r2, [r7, #16]
 80087ca:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d00b      	beq.n	80087ec <HAL_GPIO_Init+0xd4>
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	2b02      	cmp	r3, #2
 80087da:	d007      	beq.n	80087ec <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80087e0:	2b11      	cmp	r3, #17
 80087e2:	d003      	beq.n	80087ec <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	2b12      	cmp	r3, #18
 80087ea:	d130      	bne.n	800884e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	005b      	lsls	r3, r3, #1
 80087f6:	2203      	movs	r2, #3
 80087f8:	fa02 f303 	lsl.w	r3, r2, r3
 80087fc:	43db      	mvns	r3, r3
 80087fe:	693a      	ldr	r2, [r7, #16]
 8008800:	4013      	ands	r3, r2
 8008802:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	68da      	ldr	r2, [r3, #12]
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	005b      	lsls	r3, r3, #1
 800880c:	fa02 f303 	lsl.w	r3, r2, r3
 8008810:	693a      	ldr	r2, [r7, #16]
 8008812:	4313      	orrs	r3, r2
 8008814:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	693a      	ldr	r2, [r7, #16]
 800881a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008822:	2201      	movs	r2, #1
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	fa02 f303 	lsl.w	r3, r2, r3
 800882a:	43db      	mvns	r3, r3
 800882c:	693a      	ldr	r2, [r7, #16]
 800882e:	4013      	ands	r3, r2
 8008830:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	091b      	lsrs	r3, r3, #4
 8008838:	f003 0201 	and.w	r2, r3, #1
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	fa02 f303 	lsl.w	r3, r2, r3
 8008842:	693a      	ldr	r2, [r7, #16]
 8008844:	4313      	orrs	r3, r2
 8008846:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	005b      	lsls	r3, r3, #1
 8008858:	2203      	movs	r2, #3
 800885a:	fa02 f303 	lsl.w	r3, r2, r3
 800885e:	43db      	mvns	r3, r3
 8008860:	693a      	ldr	r2, [r7, #16]
 8008862:	4013      	ands	r3, r2
 8008864:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	689a      	ldr	r2, [r3, #8]
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	005b      	lsls	r3, r3, #1
 800886e:	fa02 f303 	lsl.w	r3, r2, r3
 8008872:	693a      	ldr	r2, [r7, #16]
 8008874:	4313      	orrs	r3, r2
 8008876:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	693a      	ldr	r2, [r7, #16]
 800887c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008886:	2b00      	cmp	r3, #0
 8008888:	f000 8098 	beq.w	80089bc <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800888c:	4a54      	ldr	r2, [pc, #336]	; (80089e0 <HAL_GPIO_Init+0x2c8>)
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	089b      	lsrs	r3, r3, #2
 8008892:	3302      	adds	r3, #2
 8008894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008898:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	f003 0303 	and.w	r3, r3, #3
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	220f      	movs	r2, #15
 80088a4:	fa02 f303 	lsl.w	r3, r2, r3
 80088a8:	43db      	mvns	r3, r3
 80088aa:	693a      	ldr	r2, [r7, #16]
 80088ac:	4013      	ands	r3, r2
 80088ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80088b6:	d019      	beq.n	80088ec <HAL_GPIO_Init+0x1d4>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	4a4a      	ldr	r2, [pc, #296]	; (80089e4 <HAL_GPIO_Init+0x2cc>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d013      	beq.n	80088e8 <HAL_GPIO_Init+0x1d0>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	4a49      	ldr	r2, [pc, #292]	; (80089e8 <HAL_GPIO_Init+0x2d0>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d00d      	beq.n	80088e4 <HAL_GPIO_Init+0x1cc>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	4a48      	ldr	r2, [pc, #288]	; (80089ec <HAL_GPIO_Init+0x2d4>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d007      	beq.n	80088e0 <HAL_GPIO_Init+0x1c8>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	4a47      	ldr	r2, [pc, #284]	; (80089f0 <HAL_GPIO_Init+0x2d8>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d101      	bne.n	80088dc <HAL_GPIO_Init+0x1c4>
 80088d8:	2304      	movs	r3, #4
 80088da:	e008      	b.n	80088ee <HAL_GPIO_Init+0x1d6>
 80088dc:	2307      	movs	r3, #7
 80088de:	e006      	b.n	80088ee <HAL_GPIO_Init+0x1d6>
 80088e0:	2303      	movs	r3, #3
 80088e2:	e004      	b.n	80088ee <HAL_GPIO_Init+0x1d6>
 80088e4:	2302      	movs	r3, #2
 80088e6:	e002      	b.n	80088ee <HAL_GPIO_Init+0x1d6>
 80088e8:	2301      	movs	r3, #1
 80088ea:	e000      	b.n	80088ee <HAL_GPIO_Init+0x1d6>
 80088ec:	2300      	movs	r3, #0
 80088ee:	697a      	ldr	r2, [r7, #20]
 80088f0:	f002 0203 	and.w	r2, r2, #3
 80088f4:	0092      	lsls	r2, r2, #2
 80088f6:	4093      	lsls	r3, r2
 80088f8:	693a      	ldr	r2, [r7, #16]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80088fe:	4938      	ldr	r1, [pc, #224]	; (80089e0 <HAL_GPIO_Init+0x2c8>)
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	089b      	lsrs	r3, r3, #2
 8008904:	3302      	adds	r3, #2
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800890c:	4b39      	ldr	r3, [pc, #228]	; (80089f4 <HAL_GPIO_Init+0x2dc>)
 800890e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008912:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	43db      	mvns	r3, r3
 8008918:	693a      	ldr	r2, [r7, #16]
 800891a:	4013      	ands	r3, r2
 800891c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008926:	2b00      	cmp	r3, #0
 8008928:	d003      	beq.n	8008932 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800892a:	693a      	ldr	r2, [r7, #16]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	4313      	orrs	r3, r2
 8008930:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008932:	4a30      	ldr	r2, [pc, #192]	; (80089f4 <HAL_GPIO_Init+0x2dc>)
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800893a:	4b2e      	ldr	r3, [pc, #184]	; (80089f4 <HAL_GPIO_Init+0x2dc>)
 800893c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	43db      	mvns	r3, r3
 8008946:	693a      	ldr	r2, [r7, #16]
 8008948:	4013      	ands	r3, r2
 800894a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008954:	2b00      	cmp	r3, #0
 8008956:	d003      	beq.n	8008960 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	4313      	orrs	r3, r2
 800895e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008960:	4a24      	ldr	r2, [pc, #144]	; (80089f4 <HAL_GPIO_Init+0x2dc>)
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008968:	4b22      	ldr	r3, [pc, #136]	; (80089f4 <HAL_GPIO_Init+0x2dc>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	43db      	mvns	r3, r3
 8008972:	693a      	ldr	r2, [r7, #16]
 8008974:	4013      	ands	r3, r2
 8008976:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008980:	2b00      	cmp	r3, #0
 8008982:	d003      	beq.n	800898c <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	4313      	orrs	r3, r2
 800898a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800898c:	4a19      	ldr	r2, [pc, #100]	; (80089f4 <HAL_GPIO_Init+0x2dc>)
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008992:	4b18      	ldr	r3, [pc, #96]	; (80089f4 <HAL_GPIO_Init+0x2dc>)
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	43db      	mvns	r3, r3
 800899c:	693a      	ldr	r2, [r7, #16]
 800899e:	4013      	ands	r3, r2
 80089a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d003      	beq.n	80089b6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	4313      	orrs	r3, r2
 80089b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80089b6:	4a0f      	ldr	r2, [pc, #60]	; (80089f4 <HAL_GPIO_Init+0x2dc>)
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	3301      	adds	r3, #1
 80089c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	fa22 f303 	lsr.w	r3, r2, r3
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f47f aeab 	bne.w	8008728 <HAL_GPIO_Init+0x10>
  }
}
 80089d2:	bf00      	nop
 80089d4:	371c      	adds	r7, #28
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr
 80089de:	bf00      	nop
 80089e0:	40010000 	.word	0x40010000
 80089e4:	48000400 	.word	0x48000400
 80089e8:	48000800 	.word	0x48000800
 80089ec:	48000c00 	.word	0x48000c00
 80089f0:	48001000 	.word	0x48001000
 80089f4:	58000800 	.word	0x58000800

080089f8 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	460b      	mov	r3, r1
 8008a02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	691a      	ldr	r2, [r3, #16]
 8008a08:	887b      	ldrh	r3, [r7, #2]
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d002      	beq.n	8008a16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008a10:	2301      	movs	r3, #1
 8008a12:	73fb      	strb	r3, [r7, #15]
 8008a14:	e001      	b.n	8008a1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008a16:	2300      	movs	r3, #0
 8008a18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	3714      	adds	r7, #20
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	460b      	mov	r3, r1
 8008a32:	807b      	strh	r3, [r7, #2]
 8008a34:	4613      	mov	r3, r2
 8008a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008a38:	787b      	ldrb	r3, [r7, #1]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d003      	beq.n	8008a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008a3e:	887a      	ldrh	r2, [r7, #2]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a44:	e002      	b.n	8008a4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a46:	887a      	ldrh	r2, [r7, #2]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008a4c:	bf00      	nop
 8008a4e:	370c      	adds	r7, #12
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	460b      	mov	r3, r1
 8008a62:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	695a      	ldr	r2, [r3, #20]
 8008a68:	887b      	ldrh	r3, [r7, #2]
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d003      	beq.n	8008a78 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a70:	887a      	ldrh	r2, [r7, #2]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8008a76:	e002      	b.n	8008a7e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008a78:	887a      	ldrh	r2, [r7, #2]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	619a      	str	r2, [r3, #24]
}
 8008a7e:	bf00      	nop
 8008a80:	370c      	adds	r7, #12
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
	...

08008a8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	4603      	mov	r3, r0
 8008a94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008a96:	4b08      	ldr	r3, [pc, #32]	; (8008ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008a98:	68da      	ldr	r2, [r3, #12]
 8008a9a:	88fb      	ldrh	r3, [r7, #6]
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d006      	beq.n	8008ab0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008aa2:	4a05      	ldr	r2, [pc, #20]	; (8008ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008aa4:	88fb      	ldrh	r3, [r7, #6]
 8008aa6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008aa8:	88fb      	ldrh	r3, [r7, #6]
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f7fa ff62 	bl	8003974 <HAL_GPIO_EXTI_Callback>
  }
}
 8008ab0:	bf00      	nop
 8008ab2:	3708      	adds	r7, #8
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}
 8008ab8:	58000800 	.word	0x58000800

08008abc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d101      	bne.n	8008ace <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e081      	b.n	8008bd2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d106      	bne.n	8008ae8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7fa fe8e 	bl	8003804 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2224      	movs	r2, #36	; 0x24
 8008aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f022 0201 	bic.w	r2, r2, #1
 8008afe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	685a      	ldr	r2, [r3, #4]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008b0c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	689a      	ldr	r2, [r3, #8]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008b1c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d107      	bne.n	8008b36 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	689a      	ldr	r2, [r3, #8]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008b32:	609a      	str	r2, [r3, #8]
 8008b34:	e006      	b.n	8008b44 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	689a      	ldr	r2, [r3, #8]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008b42:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	d104      	bne.n	8008b56 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	6812      	ldr	r2, [r2, #0]
 8008b60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008b64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	68da      	ldr	r2, [r3, #12]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008b78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	691a      	ldr	r2, [r3, #16]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	ea42 0103 	orr.w	r1, r2, r3
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	699b      	ldr	r3, [r3, #24]
 8008b8a:	021a      	lsls	r2, r3, #8
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	430a      	orrs	r2, r1
 8008b92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	69d9      	ldr	r1, [r3, #28]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6a1a      	ldr	r2, [r3, #32]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	430a      	orrs	r2, r1
 8008ba2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f042 0201 	orr.w	r2, r2, #1
 8008bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2220      	movs	r2, #32
 8008bbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3708      	adds	r7, #8
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
	...

08008bdc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b088      	sub	sp, #32
 8008be0:	af02      	add	r7, sp, #8
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	607a      	str	r2, [r7, #4]
 8008be6:	461a      	mov	r2, r3
 8008be8:	460b      	mov	r3, r1
 8008bea:	817b      	strh	r3, [r7, #10]
 8008bec:	4613      	mov	r3, r2
 8008bee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	2b20      	cmp	r3, #32
 8008bfa:	f040 80da 	bne.w	8008db2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d101      	bne.n	8008c0c <HAL_I2C_Master_Transmit+0x30>
 8008c08:	2302      	movs	r3, #2
 8008c0a:	e0d3      	b.n	8008db4 <HAL_I2C_Master_Transmit+0x1d8>
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008c14:	f7fd fae2 	bl	80061dc <HAL_GetTick>
 8008c18:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	9300      	str	r3, [sp, #0]
 8008c1e:	2319      	movs	r3, #25
 8008c20:	2201      	movs	r2, #1
 8008c22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f001 fbba 	bl	800a3a0 <I2C_WaitOnFlagUntilTimeout>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d001      	beq.n	8008c36 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	e0be      	b.n	8008db4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2221      	movs	r2, #33	; 0x21
 8008c3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2210      	movs	r2, #16
 8008c42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	893a      	ldrh	r2, [r7, #8]
 8008c56:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	2bff      	cmp	r3, #255	; 0xff
 8008c66:	d90e      	bls.n	8008c86 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	22ff      	movs	r2, #255	; 0xff
 8008c6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	8979      	ldrh	r1, [r7, #10]
 8008c76:	4b51      	ldr	r3, [pc, #324]	; (8008dbc <HAL_I2C_Master_Transmit+0x1e0>)
 8008c78:	9300      	str	r3, [sp, #0]
 8008c7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008c7e:	68f8      	ldr	r0, [r7, #12]
 8008c80:	f001 fd1c 	bl	800a6bc <I2C_TransferConfig>
 8008c84:	e06c      	b.n	8008d60 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c8a:	b29a      	uxth	r2, r3
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c94:	b2da      	uxtb	r2, r3
 8008c96:	8979      	ldrh	r1, [r7, #10]
 8008c98:	4b48      	ldr	r3, [pc, #288]	; (8008dbc <HAL_I2C_Master_Transmit+0x1e0>)
 8008c9a:	9300      	str	r3, [sp, #0]
 8008c9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008ca0:	68f8      	ldr	r0, [r7, #12]
 8008ca2:	f001 fd0b 	bl	800a6bc <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8008ca6:	e05b      	b.n	8008d60 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	6a39      	ldr	r1, [r7, #32]
 8008cac:	68f8      	ldr	r0, [r7, #12]
 8008cae:	f001 fbb7 	bl	800a420 <I2C_WaitOnTXISFlagUntilTimeout>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d001      	beq.n	8008cbc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e07b      	b.n	8008db4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc0:	781a      	ldrb	r2, [r3, #0]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ccc:	1c5a      	adds	r2, r3, #1
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ce4:	3b01      	subs	r3, #1
 8008ce6:	b29a      	uxth	r2, r3
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d034      	beq.n	8008d60 <HAL_I2C_Master_Transmit+0x184>
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d130      	bne.n	8008d60 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	6a3b      	ldr	r3, [r7, #32]
 8008d04:	2200      	movs	r2, #0
 8008d06:	2180      	movs	r1, #128	; 0x80
 8008d08:	68f8      	ldr	r0, [r7, #12]
 8008d0a:	f001 fb49 	bl	800a3a0 <I2C_WaitOnFlagUntilTimeout>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d001      	beq.n	8008d18 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	e04d      	b.n	8008db4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	2bff      	cmp	r3, #255	; 0xff
 8008d20:	d90e      	bls.n	8008d40 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	22ff      	movs	r2, #255	; 0xff
 8008d26:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d2c:	b2da      	uxtb	r2, r3
 8008d2e:	8979      	ldrh	r1, [r7, #10]
 8008d30:	2300      	movs	r3, #0
 8008d32:	9300      	str	r3, [sp, #0]
 8008d34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d38:	68f8      	ldr	r0, [r7, #12]
 8008d3a:	f001 fcbf 	bl	800a6bc <I2C_TransferConfig>
 8008d3e:	e00f      	b.n	8008d60 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d44:	b29a      	uxth	r2, r3
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d4e:	b2da      	uxtb	r2, r3
 8008d50:	8979      	ldrh	r1, [r7, #10]
 8008d52:	2300      	movs	r3, #0
 8008d54:	9300      	str	r3, [sp, #0]
 8008d56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008d5a:	68f8      	ldr	r0, [r7, #12]
 8008d5c:	f001 fcae 	bl	800a6bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d19e      	bne.n	8008ca8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d6a:	697a      	ldr	r2, [r7, #20]
 8008d6c:	6a39      	ldr	r1, [r7, #32]
 8008d6e:	68f8      	ldr	r0, [r7, #12]
 8008d70:	f001 fb96 	bl	800a4a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d001      	beq.n	8008d7e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e01a      	b.n	8008db4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2220      	movs	r2, #32
 8008d84:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	6859      	ldr	r1, [r3, #4]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	4b0b      	ldr	r3, [pc, #44]	; (8008dc0 <HAL_I2C_Master_Transmit+0x1e4>)
 8008d92:	400b      	ands	r3, r1
 8008d94:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2220      	movs	r2, #32
 8008d9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2200      	movs	r2, #0
 8008da2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2200      	movs	r2, #0
 8008daa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008dae:	2300      	movs	r3, #0
 8008db0:	e000      	b.n	8008db4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8008db2:	2302      	movs	r3, #2
  }
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3718      	adds	r7, #24
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}
 8008dbc:	80002000 	.word	0x80002000
 8008dc0:	fe00e800 	.word	0xfe00e800

08008dc4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b088      	sub	sp, #32
 8008dc8:	af02      	add	r7, sp, #8
 8008dca:	60f8      	str	r0, [r7, #12]
 8008dcc:	607a      	str	r2, [r7, #4]
 8008dce:	461a      	mov	r2, r3
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	817b      	strh	r3, [r7, #10]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	2b20      	cmp	r3, #32
 8008de2:	f040 80db 	bne.w	8008f9c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d101      	bne.n	8008df4 <HAL_I2C_Master_Receive+0x30>
 8008df0:	2302      	movs	r3, #2
 8008df2:	e0d4      	b.n	8008f9e <HAL_I2C_Master_Receive+0x1da>
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008dfc:	f7fd f9ee 	bl	80061dc <HAL_GetTick>
 8008e00:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	2319      	movs	r3, #25
 8008e08:	2201      	movs	r2, #1
 8008e0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008e0e:	68f8      	ldr	r0, [r7, #12]
 8008e10:	f001 fac6 	bl	800a3a0 <I2C_WaitOnFlagUntilTimeout>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	e0bf      	b.n	8008f9e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2222      	movs	r2, #34	; 0x22
 8008e22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2210      	movs	r2, #16
 8008e2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2200      	movs	r2, #0
 8008e32:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	687a      	ldr	r2, [r7, #4]
 8008e38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	893a      	ldrh	r2, [r7, #8]
 8008e3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2200      	movs	r2, #0
 8008e44:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	2bff      	cmp	r3, #255	; 0xff
 8008e4e:	d90e      	bls.n	8008e6e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	22ff      	movs	r2, #255	; 0xff
 8008e54:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e5a:	b2da      	uxtb	r2, r3
 8008e5c:	8979      	ldrh	r1, [r7, #10]
 8008e5e:	4b52      	ldr	r3, [pc, #328]	; (8008fa8 <HAL_I2C_Master_Receive+0x1e4>)
 8008e60:	9300      	str	r3, [sp, #0]
 8008e62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008e66:	68f8      	ldr	r0, [r7, #12]
 8008e68:	f001 fc28 	bl	800a6bc <I2C_TransferConfig>
 8008e6c:	e06d      	b.n	8008f4a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e72:	b29a      	uxth	r2, r3
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e7c:	b2da      	uxtb	r2, r3
 8008e7e:	8979      	ldrh	r1, [r7, #10]
 8008e80:	4b49      	ldr	r3, [pc, #292]	; (8008fa8 <HAL_I2C_Master_Receive+0x1e4>)
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e88:	68f8      	ldr	r0, [r7, #12]
 8008e8a:	f001 fc17 	bl	800a6bc <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8008e8e:	e05c      	b.n	8008f4a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	6a39      	ldr	r1, [r7, #32]
 8008e94:	68f8      	ldr	r0, [r7, #12]
 8008e96:	f001 fb3f 	bl	800a518 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d001      	beq.n	8008ea4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e07c      	b.n	8008f9e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eae:	b2d2      	uxtb	r2, r2
 8008eb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb6:	1c5a      	adds	r2, r3, #1
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	b29a      	uxth	r2, r3
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	b29a      	uxth	r2, r3
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d034      	beq.n	8008f4a <HAL_I2C_Master_Receive+0x186>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d130      	bne.n	8008f4a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	9300      	str	r3, [sp, #0]
 8008eec:	6a3b      	ldr	r3, [r7, #32]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	2180      	movs	r1, #128	; 0x80
 8008ef2:	68f8      	ldr	r0, [r7, #12]
 8008ef4:	f001 fa54 	bl	800a3a0 <I2C_WaitOnFlagUntilTimeout>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e04d      	b.n	8008f9e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	2bff      	cmp	r3, #255	; 0xff
 8008f0a:	d90e      	bls.n	8008f2a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	22ff      	movs	r2, #255	; 0xff
 8008f10:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f16:	b2da      	uxtb	r2, r3
 8008f18:	8979      	ldrh	r1, [r7, #10]
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	9300      	str	r3, [sp, #0]
 8008f1e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f22:	68f8      	ldr	r0, [r7, #12]
 8008f24:	f001 fbca 	bl	800a6bc <I2C_TransferConfig>
 8008f28:	e00f      	b.n	8008f4a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	8979      	ldrh	r1, [r7, #10]
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	9300      	str	r3, [sp, #0]
 8008f40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f001 fbb9 	bl	800a6bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f4e:	b29b      	uxth	r3, r3
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d19d      	bne.n	8008e90 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f54:	697a      	ldr	r2, [r7, #20]
 8008f56:	6a39      	ldr	r1, [r7, #32]
 8008f58:	68f8      	ldr	r0, [r7, #12]
 8008f5a:	f001 faa1 	bl	800a4a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	e01a      	b.n	8008f9e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	2220      	movs	r2, #32
 8008f6e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	6859      	ldr	r1, [r3, #4]
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	4b0c      	ldr	r3, [pc, #48]	; (8008fac <HAL_I2C_Master_Receive+0x1e8>)
 8008f7c:	400b      	ands	r3, r1
 8008f7e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2220      	movs	r2, #32
 8008f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	e000      	b.n	8008f9e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8008f9c:	2302      	movs	r3, #2
  }
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3718      	adds	r7, #24
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	80002400 	.word	0x80002400
 8008fac:	fe00e800 	.word	0xfe00e800

08008fb0 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b088      	sub	sp, #32
 8008fb4:	af02      	add	r7, sp, #8
 8008fb6:	60f8      	str	r0, [r7, #12]
 8008fb8:	607a      	str	r2, [r7, #4]
 8008fba:	461a      	mov	r2, r3
 8008fbc:	460b      	mov	r3, r1
 8008fbe:	817b      	strh	r3, [r7, #10]
 8008fc0:	4613      	mov	r3, r2
 8008fc2:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	2b20      	cmp	r3, #32
 8008fce:	d153      	bne.n	8009078 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	699b      	ldr	r3, [r3, #24]
 8008fd6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008fda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fde:	d101      	bne.n	8008fe4 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8008fe0:	2302      	movs	r3, #2
 8008fe2:	e04a      	b.n	800907a <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	d101      	bne.n	8008ff2 <HAL_I2C_Master_Receive_IT+0x42>
 8008fee:	2302      	movs	r3, #2
 8008ff0:	e043      	b.n	800907a <HAL_I2C_Master_Receive_IT+0xca>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2222      	movs	r2, #34	; 0x22
 8008ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2210      	movs	r2, #16
 8009006:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2200      	movs	r2, #0
 800900e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	687a      	ldr	r2, [r7, #4]
 8009014:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	893a      	ldrh	r2, [r7, #8]
 800901a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	4a19      	ldr	r2, [pc, #100]	; (8009084 <HAL_I2C_Master_Receive_IT+0xd4>)
 8009020:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	4a18      	ldr	r2, [pc, #96]	; (8009088 <HAL_I2C_Master_Receive_IT+0xd8>)
 8009026:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800902c:	b29b      	uxth	r3, r3
 800902e:	2bff      	cmp	r3, #255	; 0xff
 8009030:	d906      	bls.n	8009040 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	22ff      	movs	r2, #255	; 0xff
 8009036:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8009038:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800903c:	617b      	str	r3, [r7, #20]
 800903e:	e007      	b.n	8009050 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009044:	b29a      	uxth	r2, r3
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800904a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800904e:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009054:	b2da      	uxtb	r2, r3
 8009056:	8979      	ldrh	r1, [r7, #10]
 8009058:	4b0c      	ldr	r3, [pc, #48]	; (800908c <HAL_I2C_Master_Receive_IT+0xdc>)
 800905a:	9300      	str	r3, [sp, #0]
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f001 fb2c 	bl	800a6bc <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2200      	movs	r2, #0
 8009068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              process unlock */

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800906c:	2102      	movs	r1, #2
 800906e:	68f8      	ldr	r0, [r7, #12]
 8009070:	f001 fb52 	bl	800a718 <I2C_Enable_IRQ>

    return HAL_OK;
 8009074:	2300      	movs	r3, #0
 8009076:	e000      	b.n	800907a <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8009078:	2302      	movs	r3, #2
  }
}
 800907a:	4618      	mov	r0, r3
 800907c:	3718      	adds	r7, #24
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
 8009082:	bf00      	nop
 8009084:	ffff0000 	.word	0xffff0000
 8009088:	08009395 	.word	0x08009395
 800908c:	80002400 	.word	0x80002400

08009090 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b088      	sub	sp, #32
 8009094:	af02      	add	r7, sp, #8
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	4608      	mov	r0, r1
 800909a:	4611      	mov	r1, r2
 800909c:	461a      	mov	r2, r3
 800909e:	4603      	mov	r3, r0
 80090a0:	817b      	strh	r3, [r7, #10]
 80090a2:	460b      	mov	r3, r1
 80090a4:	813b      	strh	r3, [r7, #8]
 80090a6:	4613      	mov	r3, r2
 80090a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	2b20      	cmp	r3, #32
 80090b4:	f040 80f9 	bne.w	80092aa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80090b8:	6a3b      	ldr	r3, [r7, #32]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d002      	beq.n	80090c4 <HAL_I2C_Mem_Write+0x34>
 80090be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d105      	bne.n	80090d0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80090ca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80090cc:	2301      	movs	r3, #1
 80090ce:	e0ed      	b.n	80092ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d101      	bne.n	80090de <HAL_I2C_Mem_Write+0x4e>
 80090da:	2302      	movs	r3, #2
 80090dc:	e0e6      	b.n	80092ac <HAL_I2C_Mem_Write+0x21c>
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2201      	movs	r2, #1
 80090e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80090e6:	f7fd f879 	bl	80061dc <HAL_GetTick>
 80090ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	9300      	str	r3, [sp, #0]
 80090f0:	2319      	movs	r3, #25
 80090f2:	2201      	movs	r2, #1
 80090f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80090f8:	68f8      	ldr	r0, [r7, #12]
 80090fa:	f001 f951 	bl	800a3a0 <I2C_WaitOnFlagUntilTimeout>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d001      	beq.n	8009108 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009104:	2301      	movs	r3, #1
 8009106:	e0d1      	b.n	80092ac <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2221      	movs	r2, #33	; 0x21
 800910c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2240      	movs	r2, #64	; 0x40
 8009114:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2200      	movs	r2, #0
 800911c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	6a3a      	ldr	r2, [r7, #32]
 8009122:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009128:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2200      	movs	r2, #0
 800912e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009130:	88f8      	ldrh	r0, [r7, #6]
 8009132:	893a      	ldrh	r2, [r7, #8]
 8009134:	8979      	ldrh	r1, [r7, #10]
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	9301      	str	r3, [sp, #4]
 800913a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800913c:	9300      	str	r3, [sp, #0]
 800913e:	4603      	mov	r3, r0
 8009140:	68f8      	ldr	r0, [r7, #12]
 8009142:	f000 fd0f 	bl	8009b64 <I2C_RequestMemoryWrite>
 8009146:	4603      	mov	r3, r0
 8009148:	2b00      	cmp	r3, #0
 800914a:	d005      	beq.n	8009158 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2200      	movs	r2, #0
 8009150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009154:	2301      	movs	r3, #1
 8009156:	e0a9      	b.n	80092ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800915c:	b29b      	uxth	r3, r3
 800915e:	2bff      	cmp	r3, #255	; 0xff
 8009160:	d90e      	bls.n	8009180 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	22ff      	movs	r2, #255	; 0xff
 8009166:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800916c:	b2da      	uxtb	r2, r3
 800916e:	8979      	ldrh	r1, [r7, #10]
 8009170:	2300      	movs	r3, #0
 8009172:	9300      	str	r3, [sp, #0]
 8009174:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009178:	68f8      	ldr	r0, [r7, #12]
 800917a:	f001 fa9f 	bl	800a6bc <I2C_TransferConfig>
 800917e:	e00f      	b.n	80091a0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009184:	b29a      	uxth	r2, r3
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800918e:	b2da      	uxtb	r2, r3
 8009190:	8979      	ldrh	r1, [r7, #10]
 8009192:	2300      	movs	r3, #0
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f001 fa8e 	bl	800a6bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091a0:	697a      	ldr	r2, [r7, #20]
 80091a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091a4:	68f8      	ldr	r0, [r7, #12]
 80091a6:	f001 f93b 	bl	800a420 <I2C_WaitOnTXISFlagUntilTimeout>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d001      	beq.n	80091b4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	e07b      	b.n	80092ac <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b8:	781a      	ldrb	r2, [r3, #0]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c4:	1c5a      	adds	r2, r3, #1
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	3b01      	subs	r3, #1
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091dc:	3b01      	subs	r3, #1
 80091de:	b29a      	uxth	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d034      	beq.n	8009258 <HAL_I2C_Mem_Write+0x1c8>
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d130      	bne.n	8009258 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	9300      	str	r3, [sp, #0]
 80091fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091fc:	2200      	movs	r2, #0
 80091fe:	2180      	movs	r1, #128	; 0x80
 8009200:	68f8      	ldr	r0, [r7, #12]
 8009202:	f001 f8cd 	bl	800a3a0 <I2C_WaitOnFlagUntilTimeout>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d001      	beq.n	8009210 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800920c:	2301      	movs	r3, #1
 800920e:	e04d      	b.n	80092ac <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009214:	b29b      	uxth	r3, r3
 8009216:	2bff      	cmp	r3, #255	; 0xff
 8009218:	d90e      	bls.n	8009238 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	22ff      	movs	r2, #255	; 0xff
 800921e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009224:	b2da      	uxtb	r2, r3
 8009226:	8979      	ldrh	r1, [r7, #10]
 8009228:	2300      	movs	r3, #0
 800922a:	9300      	str	r3, [sp, #0]
 800922c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009230:	68f8      	ldr	r0, [r7, #12]
 8009232:	f001 fa43 	bl	800a6bc <I2C_TransferConfig>
 8009236:	e00f      	b.n	8009258 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800923c:	b29a      	uxth	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009246:	b2da      	uxtb	r2, r3
 8009248:	8979      	ldrh	r1, [r7, #10]
 800924a:	2300      	movs	r3, #0
 800924c:	9300      	str	r3, [sp, #0]
 800924e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009252:	68f8      	ldr	r0, [r7, #12]
 8009254:	f001 fa32 	bl	800a6bc <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800925c:	b29b      	uxth	r3, r3
 800925e:	2b00      	cmp	r3, #0
 8009260:	d19e      	bne.n	80091a0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009262:	697a      	ldr	r2, [r7, #20]
 8009264:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009266:	68f8      	ldr	r0, [r7, #12]
 8009268:	f001 f91a 	bl	800a4a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800926c:	4603      	mov	r3, r0
 800926e:	2b00      	cmp	r3, #0
 8009270:	d001      	beq.n	8009276 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009272:	2301      	movs	r3, #1
 8009274:	e01a      	b.n	80092ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	2220      	movs	r2, #32
 800927c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	6859      	ldr	r1, [r3, #4]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681a      	ldr	r2, [r3, #0]
 8009288:	4b0a      	ldr	r3, [pc, #40]	; (80092b4 <HAL_I2C_Mem_Write+0x224>)
 800928a:	400b      	ands	r3, r1
 800928c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2220      	movs	r2, #32
 8009292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2200      	movs	r2, #0
 800929a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80092a6:	2300      	movs	r3, #0
 80092a8:	e000      	b.n	80092ac <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80092aa:	2302      	movs	r3, #2
  }
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3718      	adds	r7, #24
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}
 80092b4:	fe00e800 	.word	0xfe00e800

080092b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	699b      	ldr	r3, [r3, #24]
 80092c6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d005      	beq.n	80092e4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092dc:	68ba      	ldr	r2, [r7, #8]
 80092de:	68f9      	ldr	r1, [r7, #12]
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	4798      	blx	r3
  }
}
 80092e4:	bf00      	nop
 80092e6:	3710      	adds	r7, #16
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80092f4:	bf00      	nop
 80092f6:	370c      	adds	r7, #12
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009308:	bf00      	nop
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	460b      	mov	r3, r1
 800931e:	70fb      	strb	r3, [r7, #3]
 8009320:	4613      	mov	r3, r2
 8009322:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800934c:	bf00      	nop
 800934e:	370c      	adds	r7, #12
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009358:	b480      	push	{r7}
 800935a:	b083      	sub	sp, #12
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8009360:	bf00      	nop
 8009362:	370c      	adds	r7, #12
 8009364:	46bd      	mov	sp, r7
 8009366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936a:	4770      	bx	lr

0800936c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800936c:	b480      	push	{r7}
 800936e:	b083      	sub	sp, #12
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8009374:	bf00      	nop
 8009376:	370c      	adds	r7, #12
 8009378:	46bd      	mov	sp, r7
 800937a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937e:	4770      	bx	lr

08009380 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009380:	b480      	push	{r7}
 8009382:	b083      	sub	sp, #12
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009388:	bf00      	nop
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b088      	sub	sp, #32
 8009398:	af02      	add	r7, sp, #8
 800939a:	60f8      	str	r0, [r7, #12]
 800939c:	60b9      	str	r1, [r7, #8]
 800939e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d101      	bne.n	80093b2 <I2C_Master_ISR_IT+0x1e>
 80093ae:	2302      	movs	r3, #2
 80093b0:	e115      	b.n	80095de <I2C_Master_ISR_IT+0x24a>
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2201      	movs	r2, #1
 80093b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	091b      	lsrs	r3, r3, #4
 80093be:	f003 0301 	and.w	r3, r3, #1
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d013      	beq.n	80093ee <I2C_Master_ISR_IT+0x5a>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	091b      	lsrs	r3, r3, #4
 80093ca:	f003 0301 	and.w	r3, r3, #1
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d00d      	beq.n	80093ee <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	2210      	movs	r2, #16
 80093d8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093de:	f043 0204 	orr.w	r2, r3, #4
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80093e6:	68f8      	ldr	r0, [r7, #12]
 80093e8:	f000 ff92 	bl	800a310 <I2C_Flush_TXDR>
 80093ec:	e0e2      	b.n	80095b4 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	089b      	lsrs	r3, r3, #2
 80093f2:	f003 0301 	and.w	r3, r3, #1
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d023      	beq.n	8009442 <I2C_Master_ISR_IT+0xae>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	089b      	lsrs	r3, r3, #2
 80093fe:	f003 0301 	and.w	r3, r3, #1
 8009402:	2b00      	cmp	r3, #0
 8009404:	d01d      	beq.n	8009442 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	f023 0304 	bic.w	r3, r3, #4
 800940c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009418:	b2d2      	uxtb	r2, r2
 800941a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009420:	1c5a      	adds	r2, r3, #1
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800942a:	3b01      	subs	r3, #1
 800942c:	b29a      	uxth	r2, r3
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009436:	b29b      	uxth	r3, r3
 8009438:	3b01      	subs	r3, #1
 800943a:	b29a      	uxth	r2, r3
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009440:	e0b8      	b.n	80095b4 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	085b      	lsrs	r3, r3, #1
 8009446:	f003 0301 	and.w	r3, r3, #1
 800944a:	2b00      	cmp	r3, #0
 800944c:	d01e      	beq.n	800948c <I2C_Master_ISR_IT+0xf8>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	085b      	lsrs	r3, r3, #1
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b00      	cmp	r3, #0
 8009458:	d018      	beq.n	800948c <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800945e:	781a      	ldrb	r2, [r3, #0]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800946a:	1c5a      	adds	r2, r3, #1
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009474:	3b01      	subs	r3, #1
 8009476:	b29a      	uxth	r2, r3
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009480:	b29b      	uxth	r3, r3
 8009482:	3b01      	subs	r3, #1
 8009484:	b29a      	uxth	r2, r3
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	855a      	strh	r2, [r3, #42]	; 0x2a
 800948a:	e093      	b.n	80095b4 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	09db      	lsrs	r3, r3, #7
 8009490:	f003 0301 	and.w	r3, r3, #1
 8009494:	2b00      	cmp	r3, #0
 8009496:	d05e      	beq.n	8009556 <I2C_Master_ISR_IT+0x1c2>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	099b      	lsrs	r3, r3, #6
 800949c:	f003 0301 	and.w	r3, r3, #1
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d058      	beq.n	8009556 <I2C_Master_ISR_IT+0x1c2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d041      	beq.n	8009532 <I2C_Master_ISR_IT+0x19e>
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d13d      	bne.n	8009532 <I2C_Master_ISR_IT+0x19e>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	b29b      	uxth	r3, r3
 80094be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094c2:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	2bff      	cmp	r3, #255	; 0xff
 80094cc:	d90e      	bls.n	80094ec <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	22ff      	movs	r2, #255	; 0xff
 80094d2:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094d8:	b2da      	uxtb	r2, r3
 80094da:	8a79      	ldrh	r1, [r7, #18]
 80094dc:	2300      	movs	r3, #0
 80094de:	9300      	str	r3, [sp, #0]
 80094e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f001 f8e9 	bl	800a6bc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094ea:	e033      	b.n	8009554 <I2C_Master_ISR_IT+0x1c0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094f0:	b29a      	uxth	r2, r3
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094fa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80094fe:	d00c      	beq.n	800951a <I2C_Master_ISR_IT+0x186>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009504:	b2da      	uxtb	r2, r3
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800950a:	8a79      	ldrh	r1, [r7, #18]
 800950c:	2300      	movs	r3, #0
 800950e:	9300      	str	r3, [sp, #0]
 8009510:	4603      	mov	r3, r0
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f001 f8d2 	bl	800a6bc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009518:	e01c      	b.n	8009554 <I2C_Master_ISR_IT+0x1c0>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800951e:	b2da      	uxtb	r2, r3
 8009520:	8a79      	ldrh	r1, [r7, #18]
 8009522:	2300      	movs	r3, #0
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f001 f8c6 	bl	800a6bc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009530:	e010      	b.n	8009554 <I2C_Master_ISR_IT+0x1c0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800953c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009540:	d003      	beq.n	800954a <I2C_Master_ISR_IT+0x1b6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f000 fbe4 	bl	8009d10 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009548:	e034      	b.n	80095b4 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800954a:	2140      	movs	r1, #64	; 0x40
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f000 fe1f 	bl	800a190 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009552:	e02f      	b.n	80095b4 <I2C_Master_ISR_IT+0x220>
 8009554:	e02e      	b.n	80095b4 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	099b      	lsrs	r3, r3, #6
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	2b00      	cmp	r3, #0
 8009560:	d028      	beq.n	80095b4 <I2C_Master_ISR_IT+0x220>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	099b      	lsrs	r3, r3, #6
 8009566:	f003 0301 	and.w	r3, r3, #1
 800956a:	2b00      	cmp	r3, #0
 800956c:	d022      	beq.n	80095b4 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009572:	b29b      	uxth	r3, r3
 8009574:	2b00      	cmp	r3, #0
 8009576:	d119      	bne.n	80095ac <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009582:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009586:	d015      	beq.n	80095b4 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800958c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009590:	d108      	bne.n	80095a4 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	685a      	ldr	r2, [r3, #4]
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80095a0:	605a      	str	r2, [r3, #4]
 80095a2:	e007      	b.n	80095b4 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80095a4:	68f8      	ldr	r0, [r7, #12]
 80095a6:	f000 fbb3 	bl	8009d10 <I2C_ITMasterSeqCplt>
 80095aa:	e003      	b.n	80095b4 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80095ac:	2140      	movs	r1, #64	; 0x40
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f000 fdee 	bl	800a190 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	095b      	lsrs	r3, r3, #5
 80095b8:	f003 0301 	and.w	r3, r3, #1
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d009      	beq.n	80095d4 <I2C_Master_ISR_IT+0x240>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	095b      	lsrs	r3, r3, #5
 80095c4:	f003 0301 	and.w	r3, r3, #1
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d003      	beq.n	80095d4 <I2C_Master_ISR_IT+0x240>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80095cc:	6979      	ldr	r1, [r7, #20]
 80095ce:	68f8      	ldr	r0, [r7, #12]
 80095d0:	f000 fc18 	bl	8009e04 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2200      	movs	r2, #0
 80095d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80095dc:	2300      	movs	r3, #0
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3718      	adds	r7, #24
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}

080095e6 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80095e6:	b580      	push	{r7, lr}
 80095e8:	b086      	sub	sp, #24
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	60f8      	str	r0, [r7, #12]
 80095ee:	60b9      	str	r1, [r7, #8]
 80095f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009602:	2b01      	cmp	r3, #1
 8009604:	d101      	bne.n	800960a <I2C_Slave_ISR_IT+0x24>
 8009606:	2302      	movs	r3, #2
 8009608:	e0ec      	b.n	80097e4 <I2C_Slave_ISR_IT+0x1fe>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2201      	movs	r2, #1
 800960e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	095b      	lsrs	r3, r3, #5
 8009616:	f003 0301 	and.w	r3, r3, #1
 800961a:	2b00      	cmp	r3, #0
 800961c:	d009      	beq.n	8009632 <I2C_Slave_ISR_IT+0x4c>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	095b      	lsrs	r3, r3, #5
 8009622:	f003 0301 	and.w	r3, r3, #1
 8009626:	2b00      	cmp	r3, #0
 8009628:	d003      	beq.n	8009632 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800962a:	6939      	ldr	r1, [r7, #16]
 800962c:	68f8      	ldr	r0, [r7, #12]
 800962e:	f000 fc85 	bl	8009f3c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	091b      	lsrs	r3, r3, #4
 8009636:	f003 0301 	and.w	r3, r3, #1
 800963a:	2b00      	cmp	r3, #0
 800963c:	d04d      	beq.n	80096da <I2C_Slave_ISR_IT+0xf4>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	091b      	lsrs	r3, r3, #4
 8009642:	f003 0301 	and.w	r3, r3, #1
 8009646:	2b00      	cmp	r3, #0
 8009648:	d047      	beq.n	80096da <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800964e:	b29b      	uxth	r3, r3
 8009650:	2b00      	cmp	r3, #0
 8009652:	d128      	bne.n	80096a6 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800965a:	b2db      	uxtb	r3, r3
 800965c:	2b28      	cmp	r3, #40	; 0x28
 800965e:	d108      	bne.n	8009672 <I2C_Slave_ISR_IT+0x8c>
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009666:	d104      	bne.n	8009672 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009668:	6939      	ldr	r1, [r7, #16]
 800966a:	68f8      	ldr	r0, [r7, #12]
 800966c:	f000 fd3c 	bl	800a0e8 <I2C_ITListenCplt>
 8009670:	e032      	b.n	80096d8 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009678:	b2db      	uxtb	r3, r3
 800967a:	2b29      	cmp	r3, #41	; 0x29
 800967c:	d10e      	bne.n	800969c <I2C_Slave_ISR_IT+0xb6>
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009684:	d00a      	beq.n	800969c <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	2210      	movs	r2, #16
 800968c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800968e:	68f8      	ldr	r0, [r7, #12]
 8009690:	f000 fe3e 	bl	800a310 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009694:	68f8      	ldr	r0, [r7, #12]
 8009696:	f000 fb78 	bl	8009d8a <I2C_ITSlaveSeqCplt>
 800969a:	e01d      	b.n	80096d8 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2210      	movs	r2, #16
 80096a2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80096a4:	e096      	b.n	80097d4 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2210      	movs	r2, #16
 80096ac:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096b2:	f043 0204 	orr.w	r2, r3, #4
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d004      	beq.n	80096ca <I2C_Slave_ISR_IT+0xe4>
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80096c6:	f040 8085 	bne.w	80097d4 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096ce:	4619      	mov	r1, r3
 80096d0:	68f8      	ldr	r0, [r7, #12]
 80096d2:	f000 fd5d 	bl	800a190 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80096d6:	e07d      	b.n	80097d4 <I2C_Slave_ISR_IT+0x1ee>
 80096d8:	e07c      	b.n	80097d4 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	089b      	lsrs	r3, r3, #2
 80096de:	f003 0301 	and.w	r3, r3, #1
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d030      	beq.n	8009748 <I2C_Slave_ISR_IT+0x162>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	089b      	lsrs	r3, r3, #2
 80096ea:	f003 0301 	and.w	r3, r3, #1
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d02a      	beq.n	8009748 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d018      	beq.n	800972e <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009706:	b2d2      	uxtb	r2, r2
 8009708:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800970e:	1c5a      	adds	r2, r3, #1
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009718:	3b01      	subs	r3, #1
 800971a:	b29a      	uxth	r2, r3
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009724:	b29b      	uxth	r3, r3
 8009726:	3b01      	subs	r3, #1
 8009728:	b29a      	uxth	r2, r3
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009732:	b29b      	uxth	r3, r3
 8009734:	2b00      	cmp	r3, #0
 8009736:	d14f      	bne.n	80097d8 <I2C_Slave_ISR_IT+0x1f2>
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800973e:	d04b      	beq.n	80097d8 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8009740:	68f8      	ldr	r0, [r7, #12]
 8009742:	f000 fb22 	bl	8009d8a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009746:	e047      	b.n	80097d8 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009748:	693b      	ldr	r3, [r7, #16]
 800974a:	08db      	lsrs	r3, r3, #3
 800974c:	f003 0301 	and.w	r3, r3, #1
 8009750:	2b00      	cmp	r3, #0
 8009752:	d00a      	beq.n	800976a <I2C_Slave_ISR_IT+0x184>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	08db      	lsrs	r3, r3, #3
 8009758:	f003 0301 	and.w	r3, r3, #1
 800975c:	2b00      	cmp	r3, #0
 800975e:	d004      	beq.n	800976a <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009760:	6939      	ldr	r1, [r7, #16]
 8009762:	68f8      	ldr	r0, [r7, #12]
 8009764:	f000 fa52 	bl	8009c0c <I2C_ITAddrCplt>
 8009768:	e037      	b.n	80097da <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	085b      	lsrs	r3, r3, #1
 800976e:	f003 0301 	and.w	r3, r3, #1
 8009772:	2b00      	cmp	r3, #0
 8009774:	d031      	beq.n	80097da <I2C_Slave_ISR_IT+0x1f4>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	085b      	lsrs	r3, r3, #1
 800977a:	f003 0301 	and.w	r3, r3, #1
 800977e:	2b00      	cmp	r3, #0
 8009780:	d02b      	beq.n	80097da <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Datas have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009786:	b29b      	uxth	r3, r3
 8009788:	2b00      	cmp	r3, #0
 800978a:	d018      	beq.n	80097be <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009790:	781a      	ldrb	r2, [r3, #0]
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800979c:	1c5a      	adds	r2, r3, #1
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	3b01      	subs	r3, #1
 80097aa:	b29a      	uxth	r2, r3
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097b4:	3b01      	subs	r3, #1
 80097b6:	b29a      	uxth	r2, r3
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	851a      	strh	r2, [r3, #40]	; 0x28
 80097bc:	e00d      	b.n	80097da <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80097c4:	d002      	beq.n	80097cc <I2C_Slave_ISR_IT+0x1e6>
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d106      	bne.n	80097da <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80097cc:	68f8      	ldr	r0, [r7, #12]
 80097ce:	f000 fadc 	bl	8009d8a <I2C_ITSlaveSeqCplt>
 80097d2:	e002      	b.n	80097da <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80097d4:	bf00      	nop
 80097d6:	e000      	b.n	80097da <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80097d8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80097e2:	2300      	movs	r3, #0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3718      	adds	r7, #24
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b088      	sub	sp, #32
 80097f0:	af02      	add	r7, sp, #8
 80097f2:	60f8      	str	r0, [r7, #12]
 80097f4:	60b9      	str	r1, [r7, #8]
 80097f6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d101      	bne.n	8009806 <I2C_Master_ISR_DMA+0x1a>
 8009802:	2302      	movs	r3, #2
 8009804:	e0e1      	b.n	80099ca <I2C_Master_ISR_DMA+0x1de>
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2201      	movs	r2, #1
 800980a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	091b      	lsrs	r3, r3, #4
 8009812:	f003 0301 	and.w	r3, r3, #1
 8009816:	2b00      	cmp	r3, #0
 8009818:	d017      	beq.n	800984a <I2C_Master_ISR_DMA+0x5e>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	091b      	lsrs	r3, r3, #4
 800981e:	f003 0301 	and.w	r3, r3, #1
 8009822:	2b00      	cmp	r3, #0
 8009824:	d011      	beq.n	800984a <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2210      	movs	r2, #16
 800982c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009832:	f043 0204 	orr.w	r2, r3, #4
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800983a:	2112      	movs	r1, #18
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	f000 ff6b 	bl	800a718 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009842:	68f8      	ldr	r0, [r7, #12]
 8009844:	f000 fd64 	bl	800a310 <I2C_Flush_TXDR>
 8009848:	e0ba      	b.n	80099c0 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	09db      	lsrs	r3, r3, #7
 800984e:	f003 0301 	and.w	r3, r3, #1
 8009852:	2b00      	cmp	r3, #0
 8009854:	d072      	beq.n	800993c <I2C_Master_ISR_DMA+0x150>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	099b      	lsrs	r3, r3, #6
 800985a:	f003 0301 	and.w	r3, r3, #1
 800985e:	2b00      	cmp	r3, #0
 8009860:	d06c      	beq.n	800993c <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009870:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009876:	b29b      	uxth	r3, r3
 8009878:	2b00      	cmp	r3, #0
 800987a:	d04e      	beq.n	800991a <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	b29b      	uxth	r3, r3
 8009884:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009888:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800988e:	b29b      	uxth	r3, r3
 8009890:	2bff      	cmp	r3, #255	; 0xff
 8009892:	d906      	bls.n	80098a2 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	22ff      	movs	r2, #255	; 0xff
 8009898:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800989a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800989e:	617b      	str	r3, [r7, #20]
 80098a0:	e010      	b.n	80098c4 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098a6:	b29a      	uxth	r2, r3
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80098b4:	d003      	beq.n	80098be <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ba:	617b      	str	r3, [r7, #20]
 80098bc:	e002      	b.n	80098c4 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80098be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80098c2:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098c8:	b2da      	uxtb	r2, r3
 80098ca:	8a79      	ldrh	r1, [r7, #18]
 80098cc:	2300      	movs	r3, #0
 80098ce:	9300      	str	r3, [sp, #0]
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	68f8      	ldr	r0, [r7, #12]
 80098d4:	f000 fef2 	bl	800a6bc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098dc:	b29a      	uxth	r2, r3
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098e2:	1ad3      	subs	r3, r2, r3
 80098e4:	b29a      	uxth	r2, r3
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	2b22      	cmp	r3, #34	; 0x22
 80098f4:	d108      	bne.n	8009908 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	681a      	ldr	r2, [r3, #0]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009904:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009906:	e05b      	b.n	80099c0 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	681a      	ldr	r2, [r3, #0]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009916:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009918:	e052      	b.n	80099c0 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009924:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009928:	d003      	beq.n	8009932 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800992a:	68f8      	ldr	r0, [r7, #12]
 800992c:	f000 f9f0 	bl	8009d10 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8009930:	e046      	b.n	80099c0 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009932:	2140      	movs	r1, #64	; 0x40
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	f000 fc2b 	bl	800a190 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800993a:	e041      	b.n	80099c0 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	099b      	lsrs	r3, r3, #6
 8009940:	f003 0301 	and.w	r3, r3, #1
 8009944:	2b00      	cmp	r3, #0
 8009946:	d029      	beq.n	800999c <I2C_Master_ISR_DMA+0x1b0>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	099b      	lsrs	r3, r3, #6
 800994c:	f003 0301 	and.w	r3, r3, #1
 8009950:	2b00      	cmp	r3, #0
 8009952:	d023      	beq.n	800999c <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009958:	b29b      	uxth	r3, r3
 800995a:	2b00      	cmp	r3, #0
 800995c:	d119      	bne.n	8009992 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009968:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800996c:	d027      	beq.n	80099be <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009972:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009976:	d108      	bne.n	800998a <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	685a      	ldr	r2, [r3, #4]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009986:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009988:	e019      	b.n	80099be <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f000 f9c0 	bl	8009d10 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009990:	e015      	b.n	80099be <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009992:	2140      	movs	r1, #64	; 0x40
 8009994:	68f8      	ldr	r0, [r7, #12]
 8009996:	f000 fbfb 	bl	800a190 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800999a:	e010      	b.n	80099be <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	095b      	lsrs	r3, r3, #5
 80099a0:	f003 0301 	and.w	r3, r3, #1
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d00b      	beq.n	80099c0 <I2C_Master_ISR_DMA+0x1d4>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	095b      	lsrs	r3, r3, #5
 80099ac:	f003 0301 	and.w	r3, r3, #1
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d005      	beq.n	80099c0 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80099b4:	68b9      	ldr	r1, [r7, #8]
 80099b6:	68f8      	ldr	r0, [r7, #12]
 80099b8:	f000 fa24 	bl	8009e04 <I2C_ITMasterCplt>
 80099bc:	e000      	b.n	80099c0 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80099be:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80099c8:	2300      	movs	r3, #0
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3718      	adds	r7, #24
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}

080099d2 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80099d2:	b580      	push	{r7, lr}
 80099d4:	b086      	sub	sp, #24
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	60f8      	str	r0, [r7, #12]
 80099da:	60b9      	str	r1, [r7, #8]
 80099dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099e2:	613b      	str	r3, [r7, #16]
  uint32_t treatdmanack = 0U;
 80099e4:	2300      	movs	r3, #0
 80099e6:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d101      	bne.n	80099f6 <I2C_Slave_ISR_DMA+0x24>
 80099f2:	2302      	movs	r3, #2
 80099f4:	e0b1      	b.n	8009b5a <I2C_Slave_ISR_DMA+0x188>
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2201      	movs	r2, #1
 80099fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	095b      	lsrs	r3, r3, #5
 8009a02:	f003 0301 	and.w	r3, r3, #1
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d009      	beq.n	8009a1e <I2C_Slave_ISR_DMA+0x4c>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	095b      	lsrs	r3, r3, #5
 8009a0e:	f003 0301 	and.w	r3, r3, #1
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d003      	beq.n	8009a1e <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009a16:	68b9      	ldr	r1, [r7, #8]
 8009a18:	68f8      	ldr	r0, [r7, #12]
 8009a1a:	f000 fa8f 	bl	8009f3c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	091b      	lsrs	r3, r3, #4
 8009a22:	f003 0301 	and.w	r3, r3, #1
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f000 8082 	beq.w	8009b30 <I2C_Slave_ISR_DMA+0x15e>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	091b      	lsrs	r3, r3, #4
 8009a30:	f003 0301 	and.w	r3, r3, #1
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d07b      	beq.n	8009b30 <I2C_Slave_ISR_DMA+0x15e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	0b9b      	lsrs	r3, r3, #14
 8009a3c:	f003 0301 	and.w	r3, r3, #1
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d105      	bne.n	8009a50 <I2C_Slave_ISR_DMA+0x7e>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	0bdb      	lsrs	r3, r3, #15
 8009a48:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d068      	beq.n	8009b22 <I2C_Slave_ISR_DMA+0x150>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d00d      	beq.n	8009a74 <I2C_Slave_ISR_DMA+0xa2>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	0bdb      	lsrs	r3, r3, #15
 8009a5c:	f003 0301 	and.w	r3, r3, #1
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d007      	beq.n	8009a74 <I2C_Slave_ISR_DMA+0xa2>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	685b      	ldr	r3, [r3, #4]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d101      	bne.n	8009a74 <I2C_Slave_ISR_DMA+0xa2>
          {
            treatdmanack = 1U;
 8009a70:	2301      	movs	r3, #1
 8009a72:	617b      	str	r3, [r7, #20]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00d      	beq.n	8009a98 <I2C_Slave_ISR_DMA+0xc6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	0b9b      	lsrs	r3, r3, #14
 8009a80:	f003 0301 	and.w	r3, r3, #1
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d007      	beq.n	8009a98 <I2C_Slave_ISR_DMA+0xc6>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d101      	bne.n	8009a98 <I2C_Slave_ISR_DMA+0xc6>
          {
            treatdmanack = 1U;
 8009a94:	2301      	movs	r3, #1
 8009a96:	617b      	str	r3, [r7, #20]
          }
        }
      }

      if (treatdmanack == 1U)
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	2b01      	cmp	r3, #1
 8009a9c:	d128      	bne.n	8009af0 <I2C_Slave_ISR_DMA+0x11e>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	2b28      	cmp	r3, #40	; 0x28
 8009aa8:	d108      	bne.n	8009abc <I2C_Slave_ISR_DMA+0xea>
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009ab0:	d104      	bne.n	8009abc <I2C_Slave_ISR_DMA+0xea>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009ab2:	68b9      	ldr	r1, [r7, #8]
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 fb17 	bl	800a0e8 <I2C_ITListenCplt>
 8009aba:	e031      	b.n	8009b20 <I2C_Slave_ISR_DMA+0x14e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ac2:	b2db      	uxtb	r3, r3
 8009ac4:	2b29      	cmp	r3, #41	; 0x29
 8009ac6:	d10e      	bne.n	8009ae6 <I2C_Slave_ISR_DMA+0x114>
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009ace:	d00a      	beq.n	8009ae6 <I2C_Slave_ISR_DMA+0x114>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	2210      	movs	r2, #16
 8009ad6:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009ad8:	68f8      	ldr	r0, [r7, #12]
 8009ada:	f000 fc19 	bl	800a310 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009ade:	68f8      	ldr	r0, [r7, #12]
 8009ae0:	f000 f953 	bl	8009d8a <I2C_ITSlaveSeqCplt>
 8009ae4:	e01c      	b.n	8009b20 <I2C_Slave_ISR_DMA+0x14e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	2210      	movs	r2, #16
 8009aec:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009aee:	e01d      	b.n	8009b2c <I2C_Slave_ISR_DMA+0x15a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2210      	movs	r2, #16
 8009af6:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009afc:	f043 0204 	orr.w	r2, r3, #4
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	645a      	str	r2, [r3, #68]	; 0x44

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d003      	beq.n	8009b12 <I2C_Slave_ISR_DMA+0x140>
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009b10:	d10c      	bne.n	8009b2c <I2C_Slave_ISR_DMA+0x15a>
        {
          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b16:	4619      	mov	r1, r3
 8009b18:	68f8      	ldr	r0, [r7, #12]
 8009b1a:	f000 fb39 	bl	800a190 <I2C_ITError>
      if (treatdmanack == 1U)
 8009b1e:	e005      	b.n	8009b2c <I2C_Slave_ISR_DMA+0x15a>
 8009b20:	e004      	b.n	8009b2c <I2C_Slave_ISR_DMA+0x15a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2210      	movs	r2, #16
 8009b28:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009b2a:	e011      	b.n	8009b50 <I2C_Slave_ISR_DMA+0x17e>
      if (treatdmanack == 1U)
 8009b2c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009b2e:	e00f      	b.n	8009b50 <I2C_Slave_ISR_DMA+0x17e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	08db      	lsrs	r3, r3, #3
 8009b34:	f003 0301 	and.w	r3, r3, #1
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d009      	beq.n	8009b50 <I2C_Slave_ISR_DMA+0x17e>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	08db      	lsrs	r3, r3, #3
 8009b40:	f003 0301 	and.w	r3, r3, #1
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d003      	beq.n	8009b50 <I2C_Slave_ISR_DMA+0x17e>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009b48:	68b9      	ldr	r1, [r7, #8]
 8009b4a:	68f8      	ldr	r0, [r7, #12]
 8009b4c:	f000 f85e 	bl	8009c0c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2200      	movs	r2, #0
 8009b54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3718      	adds	r7, #24
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}
	...

08009b64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b086      	sub	sp, #24
 8009b68:	af02      	add	r7, sp, #8
 8009b6a:	60f8      	str	r0, [r7, #12]
 8009b6c:	4608      	mov	r0, r1
 8009b6e:	4611      	mov	r1, r2
 8009b70:	461a      	mov	r2, r3
 8009b72:	4603      	mov	r3, r0
 8009b74:	817b      	strh	r3, [r7, #10]
 8009b76:	460b      	mov	r3, r1
 8009b78:	813b      	strh	r3, [r7, #8]
 8009b7a:	4613      	mov	r3, r2
 8009b7c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009b7e:	88fb      	ldrh	r3, [r7, #6]
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	8979      	ldrh	r1, [r7, #10]
 8009b84:	4b20      	ldr	r3, [pc, #128]	; (8009c08 <I2C_RequestMemoryWrite+0xa4>)
 8009b86:	9300      	str	r3, [sp, #0]
 8009b88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009b8c:	68f8      	ldr	r0, [r7, #12]
 8009b8e:	f000 fd95 	bl	800a6bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b92:	69fa      	ldr	r2, [r7, #28]
 8009b94:	69b9      	ldr	r1, [r7, #24]
 8009b96:	68f8      	ldr	r0, [r7, #12]
 8009b98:	f000 fc42 	bl	800a420 <I2C_WaitOnTXISFlagUntilTimeout>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d001      	beq.n	8009ba6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e02c      	b.n	8009c00 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009ba6:	88fb      	ldrh	r3, [r7, #6]
 8009ba8:	2b01      	cmp	r3, #1
 8009baa:	d105      	bne.n	8009bb8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009bac:	893b      	ldrh	r3, [r7, #8]
 8009bae:	b2da      	uxtb	r2, r3
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	629a      	str	r2, [r3, #40]	; 0x28
 8009bb6:	e015      	b.n	8009be4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009bb8:	893b      	ldrh	r3, [r7, #8]
 8009bba:	0a1b      	lsrs	r3, r3, #8
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	b2da      	uxtb	r2, r3
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bc6:	69fa      	ldr	r2, [r7, #28]
 8009bc8:	69b9      	ldr	r1, [r7, #24]
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f000 fc28 	bl	800a420 <I2C_WaitOnTXISFlagUntilTimeout>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d001      	beq.n	8009bda <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	e012      	b.n	8009c00 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009bda:	893b      	ldrh	r3, [r7, #8]
 8009bdc:	b2da      	uxtb	r2, r3
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009be4:	69fb      	ldr	r3, [r7, #28]
 8009be6:	9300      	str	r3, [sp, #0]
 8009be8:	69bb      	ldr	r3, [r7, #24]
 8009bea:	2200      	movs	r2, #0
 8009bec:	2180      	movs	r1, #128	; 0x80
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f000 fbd6 	bl	800a3a0 <I2C_WaitOnFlagUntilTimeout>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d001      	beq.n	8009bfe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	e000      	b.n	8009c00 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009bfe:	2300      	movs	r3, #0
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3710      	adds	r7, #16
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}
 8009c08:	80002000 	.word	0x80002000

08009c0c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
 8009c14:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c1c:	b2db      	uxtb	r3, r3
 8009c1e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c22:	2b28      	cmp	r3, #40	; 0x28
 8009c24:	d168      	bne.n	8009cf8 <I2C_ITAddrCplt+0xec>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	699b      	ldr	r3, [r3, #24]
 8009c2c:	0c1b      	lsrs	r3, r3, #16
 8009c2e:	b2db      	uxtb	r3, r3
 8009c30:	f003 0301 	and.w	r3, r3, #1
 8009c34:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	699b      	ldr	r3, [r3, #24]
 8009c3c:	0c1b      	lsrs	r3, r3, #16
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009c44:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c52:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	68db      	ldr	r3, [r3, #12]
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009c60:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	68db      	ldr	r3, [r3, #12]
 8009c66:	2b02      	cmp	r3, #2
 8009c68:	d137      	bne.n	8009cda <I2C_ITAddrCplt+0xce>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8009c6a:	897b      	ldrh	r3, [r7, #10]
 8009c6c:	09db      	lsrs	r3, r3, #7
 8009c6e:	b29a      	uxth	r2, r3
 8009c70:	89bb      	ldrh	r3, [r7, #12]
 8009c72:	4053      	eors	r3, r2
 8009c74:	b29b      	uxth	r3, r3
 8009c76:	f003 0306 	and.w	r3, r3, #6
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d11c      	bne.n	8009cb8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009c7e:	897b      	ldrh	r3, [r7, #10]
 8009c80:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c86:	1c5a      	adds	r2, r3, #1
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c90:	2b02      	cmp	r3, #2
 8009c92:	d139      	bne.n	8009d08 <I2C_ITAddrCplt+0xfc>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2208      	movs	r2, #8
 8009ca0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009caa:	89ba      	ldrh	r2, [r7, #12]
 8009cac:	7bfb      	ldrb	r3, [r7, #15]
 8009cae:	4619      	mov	r1, r3
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f7ff fb2f 	bl	8009314 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009cb6:	e027      	b.n	8009d08 <I2C_ITAddrCplt+0xfc>
        slaveaddrcode = ownadd2code;
 8009cb8:	893b      	ldrh	r3, [r7, #8]
 8009cba:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009cbc:	2104      	movs	r1, #4
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 fd98 	bl	800a7f4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009ccc:	89ba      	ldrh	r2, [r7, #12]
 8009cce:	7bfb      	ldrb	r3, [r7, #15]
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f7ff fb1e 	bl	8009314 <HAL_I2C_AddrCallback>
}
 8009cd8:	e016      	b.n	8009d08 <I2C_ITAddrCplt+0xfc>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009cda:	2104      	movs	r1, #4
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 fd89 	bl	800a7f4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009cea:	89ba      	ldrh	r2, [r7, #12]
 8009cec:	7bfb      	ldrb	r3, [r7, #15]
 8009cee:	4619      	mov	r1, r3
 8009cf0:	6878      	ldr	r0, [r7, #4]
 8009cf2:	f7ff fb0f 	bl	8009314 <HAL_I2C_AddrCallback>
}
 8009cf6:	e007      	b.n	8009d08 <I2C_ITAddrCplt+0xfc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2208      	movs	r2, #8
 8009cfe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2200      	movs	r2, #0
 8009d04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8009d08:	bf00      	nop
 8009d0a:	3710      	adds	r7, #16
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	2b21      	cmp	r3, #33	; 0x21
 8009d2a:	d115      	bne.n	8009d58 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2220      	movs	r2, #32
 8009d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2211      	movs	r2, #17
 8009d38:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009d40:	2101      	movs	r1, #1
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fd56 	bl	800a7f4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f7fa f813 	bl	8003d7c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009d56:	e014      	b.n	8009d82 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2220      	movs	r2, #32
 8009d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2212      	movs	r2, #18
 8009d64:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009d6c:	2102      	movs	r1, #2
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 fd40 	bl	800a7f4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2200      	movs	r2, #0
 8009d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f7fa f813 	bl	8003da8 <HAL_I2C_MasterRxCpltCallback>
}
 8009d82:	bf00      	nop
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009d8a:	b580      	push	{r7, lr}
 8009d8c:	b082      	sub	sp, #8
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2200      	movs	r2, #0
 8009d96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	2b29      	cmp	r3, #41	; 0x29
 8009da4:	d112      	bne.n	8009dcc <I2C_ITSlaveSeqCplt+0x42>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2228      	movs	r2, #40	; 0x28
 8009daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2221      	movs	r2, #33	; 0x21
 8009db2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009db4:	2101      	movs	r1, #1
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 fd1c 	bl	800a7f4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f7ff fa91 	bl	80092ec <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009dca:	e017      	b.n	8009dfc <I2C_ITSlaveSeqCplt+0x72>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	2b2a      	cmp	r3, #42	; 0x2a
 8009dd6:	d111      	bne.n	8009dfc <I2C_ITSlaveSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2228      	movs	r2, #40	; 0x28
 8009ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2222      	movs	r2, #34	; 0x22
 8009de4:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009de6:	2102      	movs	r1, #2
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fd03 	bl	800a7f4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f7ff fa82 	bl	8009300 <HAL_I2C_SlaveRxCpltCallback>
}
 8009dfc:	bf00      	nop
 8009dfe:	3708      	adds	r7, #8
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}

08009e04 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	2220      	movs	r2, #32
 8009e14:	61da      	str	r2, [r3, #28]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	6859      	ldr	r1, [r3, #4]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681a      	ldr	r2, [r3, #0]
 8009e20:	4b44      	ldr	r3, [pc, #272]	; (8009f34 <I2C_ITMasterCplt+0x130>)
 8009e22:	400b      	ands	r3, r1
 8009e24:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->PreviousState = I2C_STATE_NONE;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->XferISR       = NULL;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	4a40      	ldr	r2, [pc, #256]	; (8009f38 <I2C_ITMasterCplt+0x134>)
 8009e36:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	091b      	lsrs	r3, r3, #4
 8009e3c:	f003 0301 	and.w	r3, r3, #1
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d009      	beq.n	8009e58 <I2C_ITMasterCplt+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2210      	movs	r2, #16
 8009e4a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e50:	f043 0204 	orr.w	r2, r3, #4
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 fa59 	bl	800a310 <I2C_Flush_TXDR>

  /* Disable Interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8009e5e:	2103      	movs	r1, #3
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 fcc7 	bl	800a7f4 <I2C_Disable_IRQ>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e6a:	60fb      	str	r3, [r7, #12]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	2b60      	cmp	r3, #96	; 0x60
 8009e76:	d002      	beq.n	8009e7e <I2C_ITMasterCplt+0x7a>
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d006      	beq.n	8009e8c <I2C_ITMasterCplt+0x88>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e82:	4619      	mov	r1, r3
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f000 f983 	bl	800a190 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009e8a:	e04e      	b.n	8009f2a <I2C_ITMasterCplt+0x126>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e92:	b2db      	uxtb	r3, r3
 8009e94:	2b21      	cmp	r3, #33	; 0x21
 8009e96:	d121      	bne.n	8009edc <I2C_ITMasterCplt+0xd8>
    hi2c->State = HAL_I2C_STATE_READY;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2220      	movs	r2, #32
 8009e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	2b40      	cmp	r3, #64	; 0x40
 8009eaa:	d10b      	bne.n	8009ec4 <I2C_ITMasterCplt+0xc0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f7ff fa41 	bl	8009344 <HAL_I2C_MemTxCpltCallback>
}
 8009ec2:	e032      	b.n	8009f2a <I2C_ITMasterCplt+0x126>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f7f9 ff51 	bl	8003d7c <HAL_I2C_MasterTxCpltCallback>
}
 8009eda:	e026      	b.n	8009f2a <I2C_ITMasterCplt+0x126>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	2b22      	cmp	r3, #34	; 0x22
 8009ee6:	d120      	bne.n	8009f2a <I2C_ITMasterCplt+0x126>
    hi2c->State = HAL_I2C_STATE_READY;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2220      	movs	r2, #32
 8009eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	2b40      	cmp	r3, #64	; 0x40
 8009efa:	d10b      	bne.n	8009f14 <I2C_ITMasterCplt+0x110>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2200      	movs	r2, #0
 8009f00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f7ff fa23 	bl	8009358 <HAL_I2C_MemRxCpltCallback>
}
 8009f12:	e00a      	b.n	8009f2a <I2C_ITMasterCplt+0x126>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2200      	movs	r2, #0
 8009f18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f7f9 ff3f 	bl	8003da8 <HAL_I2C_MasterRxCpltCallback>
}
 8009f2a:	bf00      	nop
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
 8009f32:	bf00      	nop
 8009f34:	fe00e800 	.word	0xfe00e800
 8009f38:	ffff0000 	.word	0xffff0000

08009f3c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	60bb      	str	r3, [r7, #8]
  uint32_t tmpITFlags = ITFlags;
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	60fb      	str	r3, [r7, #12]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2220      	movs	r2, #32
 8009f58:	61da      	str	r2, [r3, #28]

  /* Disable all interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8009f5a:	2107      	movs	r1, #7
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f000 fc49 	bl	800a7f4 <I2C_Disable_IRQ>

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	685a      	ldr	r2, [r3, #4]
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009f70:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	6859      	ldr	r1, [r3, #4]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	4b58      	ldr	r3, [pc, #352]	; (800a0e0 <I2C_ITSlaveCplt+0x1a4>)
 8009f7e:	400b      	ands	r3, r1
 8009f80:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 f9c4 	bl	800a310 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	0b9b      	lsrs	r3, r3, #14
 8009f8c:	f003 0301 	and.w	r3, r3, #1
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d00b      	beq.n	8009fac <I2C_ITSlaveCplt+0x70>
  {
    if (hi2c->hdmatx != NULL)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d018      	beq.n	8009fce <I2C_ITSlaveCplt+0x92>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	b29a      	uxth	r2, r3
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009faa:	e010      	b.n	8009fce <I2C_ITSlaveCplt+0x92>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	0bdb      	lsrs	r3, r3, #15
 8009fb0:	f003 0301 	and.w	r3, r3, #1
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d00a      	beq.n	8009fce <I2C_ITSlaveCplt+0x92>
  {
    if (hi2c->hdmarx != NULL)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d006      	beq.n	8009fce <I2C_ITSlaveCplt+0x92>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	b29a      	uxth	r2, r3
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	089b      	lsrs	r3, r3, #2
 8009fd2:	f003 0301 	and.w	r3, r3, #1
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d020      	beq.n	800a01c <I2C_ITSlaveCplt+0xe0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f023 0304 	bic.w	r3, r3, #4
 8009fe0:	60fb      	str	r3, [r7, #12]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fec:	b2d2      	uxtb	r2, r2
 8009fee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ff4:	1c5a      	adds	r2, r3, #1
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d00c      	beq.n	800a01c <I2C_ITSlaveCplt+0xe0>
    {
      hi2c->XferSize--;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a006:	3b01      	subs	r3, #1
 800a008:	b29a      	uxth	r2, r3
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a012:	b29b      	uxth	r3, r3
 800a014:	3b01      	subs	r3, #1
 800a016:	b29a      	uxth	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a020:	b29b      	uxth	r3, r3
 800a022:	2b00      	cmp	r3, #0
 800a024:	d005      	beq.n	800a032 <I2C_ITSlaveCplt+0xf6>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a02a:	f043 0204 	orr.w	r2, r3, #4
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->PreviousState = I2C_STATE_NONE;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2200      	movs	r2, #0
 800a036:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2200      	movs	r2, #0
 800a03c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2200      	movs	r2, #0
 800a044:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d010      	beq.n	800a070 <I2C_ITSlaveCplt+0x134>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a052:	4619      	mov	r1, r3
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 f89b 	bl	800a190 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a060:	b2db      	uxtb	r3, r3
 800a062:	2b28      	cmp	r3, #40	; 0x28
 800a064:	d138      	bne.n	800a0d8 <I2C_ITSlaveCplt+0x19c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a066:	68f9      	ldr	r1, [r7, #12]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f83d 	bl	800a0e8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a06e:	e033      	b.n	800a0d8 <I2C_ITSlaveCplt+0x19c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a074:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a078:	d011      	beq.n	800a09e <I2C_ITSlaveCplt+0x162>
    I2C_ITSlaveSeqCplt(hi2c);
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f7ff fe85 	bl	8009d8a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	4a18      	ldr	r2, [pc, #96]	; (800a0e4 <I2C_ITSlaveCplt+0x1a8>)
 800a084:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2220      	movs	r2, #32
 800a08a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2200      	movs	r2, #0
 800a092:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f7ff f94a 	bl	8009330 <HAL_I2C_ListenCpltCallback>
}
 800a09c:	e01c      	b.n	800a0d8 <I2C_ITSlaveCplt+0x19c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	2b22      	cmp	r3, #34	; 0x22
 800a0a8:	d10b      	bne.n	800a0c2 <I2C_ITSlaveCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2220      	movs	r2, #32
 800a0ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f7ff f920 	bl	8009300 <HAL_I2C_SlaveRxCpltCallback>
}
 800a0c0:	e00a      	b.n	800a0d8 <I2C_ITSlaveCplt+0x19c>
    hi2c->State = HAL_I2C_STATE_READY;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2220      	movs	r2, #32
 800a0c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f7ff f90a 	bl	80092ec <HAL_I2C_SlaveTxCpltCallback>
}
 800a0d8:	bf00      	nop
 800a0da:	3710      	adds	r7, #16
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}
 800a0e0:	fe00e800 	.word	0xfe00e800
 800a0e4:	ffff0000 	.word	0xffff0000

0800a0e8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b082      	sub	sp, #8
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4a25      	ldr	r2, [pc, #148]	; (800a18c <I2C_ITListenCplt+0xa4>)
 800a0f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2220      	movs	r2, #32
 800a102:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2200      	movs	r2, #0
 800a112:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	089b      	lsrs	r3, r3, #2
 800a118:	f003 0301 	and.w	r3, r3, #1
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d022      	beq.n	800a166 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a12a:	b2d2      	uxtb	r2, r2
 800a12c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a132:	1c5a      	adds	r2, r3, #1
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d012      	beq.n	800a166 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a144:	3b01      	subs	r3, #1
 800a146:	b29a      	uxth	r2, r3
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a150:	b29b      	uxth	r3, r3
 800a152:	3b01      	subs	r3, #1
 800a154:	b29a      	uxth	r2, r3
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a15e:	f043 0204 	orr.w	r2, r3, #4
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a166:	2107      	movs	r1, #7
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f000 fb43 	bl	800a7f4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2210      	movs	r2, #16
 800a174:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2200      	movs	r2, #0
 800a17a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7ff f8d6 	bl	8009330 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a184:	bf00      	nop
 800a186:	3708      	adds	r7, #8
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	ffff0000 	.word	0xffff0000

0800a190 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b084      	sub	sp, #16
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1a0:	73fb      	strb	r3, [r7, #15]

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	4a55      	ldr	r2, [pc, #340]	; (800a304 <I2C_ITError+0x174>)
 800a1ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	431a      	orrs	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a1c2:	7bfb      	ldrb	r3, [r7, #15]
 800a1c4:	2b28      	cmp	r3, #40	; 0x28
 800a1c6:	d005      	beq.n	800a1d4 <I2C_ITError+0x44>
 800a1c8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ca:	2b29      	cmp	r3, #41	; 0x29
 800a1cc:	d002      	beq.n	800a1d4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a1ce:	7bfb      	ldrb	r3, [r7, #15]
 800a1d0:	2b2a      	cmp	r3, #42	; 0x2a
 800a1d2:	d10e      	bne.n	800a1f2 <I2C_ITError+0x62>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a1d4:	2103      	movs	r1, #3
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f000 fb0c 	bl	800a7f4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2228      	movs	r2, #40	; 0x28
 800a1e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	4a46      	ldr	r2, [pc, #280]	; (800a308 <I2C_ITError+0x178>)
 800a1ee:	635a      	str	r2, [r3, #52]	; 0x34
 800a1f0:	e013      	b.n	800a21a <I2C_ITError+0x8a>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a1f2:	2107      	movs	r1, #7
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 fafd 	bl	800a7f4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on goind, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a200:	b2db      	uxtb	r3, r3
 800a202:	2b60      	cmp	r3, #96	; 0x60
 800a204:	d003      	beq.n	800a20e <I2C_ITError+0x7e>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2220      	movs	r2, #32
 800a20a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2200      	movs	r2, #0
 800a212:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a224:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a228:	d123      	bne.n	800a272 <I2C_ITError+0xe2>
  {
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a238:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d05c      	beq.n	800a2fc <I2C_ITError+0x16c>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a246:	4a31      	ldr	r2, [pc, #196]	; (800a30c <I2C_ITError+0x17c>)
 800a248:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2200      	movs	r2, #0
 800a24e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a256:	4618      	mov	r0, r3
 800a258:	f7fd fecc 	bl	8007ff4 <HAL_DMA_Abort_IT>
 800a25c:	4603      	mov	r3, r0
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d04c      	beq.n	800a2fc <I2C_ITError+0x16c>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a268:	687a      	ldr	r2, [r7, #4]
 800a26a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a26c:	4610      	mov	r0, r2
 800a26e:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a270:	e044      	b.n	800a2fc <I2C_ITError+0x16c>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a27c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a280:	d123      	bne.n	800a2ca <I2C_ITError+0x13a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	681a      	ldr	r2, [r3, #0]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a290:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a296:	2b00      	cmp	r3, #0
 800a298:	d030      	beq.n	800a2fc <I2C_ITError+0x16c>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a29e:	4a1b      	ldr	r2, [pc, #108]	; (800a30c <I2C_ITError+0x17c>)
 800a2a0:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7fd fea0 	bl	8007ff4 <HAL_DMA_Abort_IT>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d020      	beq.n	800a2fc <I2C_ITError+0x16c>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a2c4:	4610      	mov	r0, r2
 800a2c6:	4798      	blx	r3
}
 800a2c8:	e018      	b.n	800a2fc <I2C_ITError+0x16c>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b60      	cmp	r3, #96	; 0x60
 800a2d4:	d10b      	bne.n	800a2ee <I2C_ITError+0x15e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2220      	movs	r2, #32
 800a2da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f7ff f84a 	bl	8009380 <HAL_I2C_AbortCpltCallback>
}
 800a2ec:	e006      	b.n	800a2fc <I2C_ITError+0x16c>
    __HAL_UNLOCK(hi2c);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f7ff f838 	bl	800936c <HAL_I2C_ErrorCallback>
}
 800a2fc:	bf00      	nop
 800a2fe:	3710      	adds	r7, #16
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	ffff0000 	.word	0xffff0000
 800a308:	080095e7 	.word	0x080095e7
 800a30c:	0800a359 	.word	0x0800a359

0800a310 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a310:	b480      	push	{r7}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	699b      	ldr	r3, [r3, #24]
 800a31e:	f003 0302 	and.w	r3, r3, #2
 800a322:	2b02      	cmp	r3, #2
 800a324:	d103      	bne.n	800a32e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	2200      	movs	r2, #0
 800a32c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	699b      	ldr	r3, [r3, #24]
 800a334:	f003 0301 	and.w	r3, r3, #1
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d007      	beq.n	800a34c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	699a      	ldr	r2, [r3, #24]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f042 0201 	orr.w	r2, r2, #1
 800a34a:	619a      	str	r2, [r3, #24]
  }
}
 800a34c:	bf00      	nop
 800a34e:	370c      	adds	r7, #12
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b084      	sub	sp, #16
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a364:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a36a:	2200      	movs	r2, #0
 800a36c:	639a      	str	r2, [r3, #56]	; 0x38
  hi2c->hdmarx->XferAbortCallback = NULL;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a372:	2200      	movs	r2, #0
 800a374:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a37c:	b2db      	uxtb	r3, r3
 800a37e:	2b60      	cmp	r3, #96	; 0x60
 800a380:	d107      	bne.n	800a392 <I2C_DMAAbort+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2220      	movs	r2, #32
 800a386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a38a:	68f8      	ldr	r0, [r7, #12]
 800a38c:	f7fe fff8 	bl	8009380 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a390:	e002      	b.n	800a398 <I2C_DMAAbort+0x40>
    HAL_I2C_ErrorCallback(hi2c);
 800a392:	68f8      	ldr	r0, [r7, #12]
 800a394:	f7fe ffea 	bl	800936c <HAL_I2C_ErrorCallback>
}
 800a398:	bf00      	nop
 800a39a:	3710      	adds	r7, #16
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b084      	sub	sp, #16
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	603b      	str	r3, [r7, #0]
 800a3ac:	4613      	mov	r3, r2
 800a3ae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a3b0:	e022      	b.n	800a3f8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b8:	d01e      	beq.n	800a3f8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3ba:	f7fb ff0f 	bl	80061dc <HAL_GetTick>
 800a3be:	4602      	mov	r2, r0
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	1ad3      	subs	r3, r2, r3
 800a3c4:	683a      	ldr	r2, [r7, #0]
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d302      	bcc.n	800a3d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d113      	bne.n	800a3f8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3d4:	f043 0220 	orr.w	r2, r3, #32
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2220      	movs	r2, #32
 800a3e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	e00f      	b.n	800a418 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	699a      	ldr	r2, [r3, #24]
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	4013      	ands	r3, r2
 800a402:	68ba      	ldr	r2, [r7, #8]
 800a404:	429a      	cmp	r2, r3
 800a406:	bf0c      	ite	eq
 800a408:	2301      	moveq	r3, #1
 800a40a:	2300      	movne	r3, #0
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	461a      	mov	r2, r3
 800a410:	79fb      	ldrb	r3, [r7, #7]
 800a412:	429a      	cmp	r2, r3
 800a414:	d0cd      	beq.n	800a3b2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a416:	2300      	movs	r3, #0
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3710      	adds	r7, #16
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b084      	sub	sp, #16
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a42c:	e02c      	b.n	800a488 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	68b9      	ldr	r1, [r7, #8]
 800a432:	68f8      	ldr	r0, [r7, #12]
 800a434:	f000 f8dc 	bl	800a5f0 <I2C_IsAcknowledgeFailed>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d001      	beq.n	800a442 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a43e:	2301      	movs	r3, #1
 800a440:	e02a      	b.n	800a498 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a448:	d01e      	beq.n	800a488 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a44a:	f7fb fec7 	bl	80061dc <HAL_GetTick>
 800a44e:	4602      	mov	r2, r0
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	1ad3      	subs	r3, r2, r3
 800a454:	68ba      	ldr	r2, [r7, #8]
 800a456:	429a      	cmp	r2, r3
 800a458:	d302      	bcc.n	800a460 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d113      	bne.n	800a488 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a464:	f043 0220 	orr.w	r2, r3, #32
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2220      	movs	r2, #32
 800a470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2200      	movs	r2, #0
 800a478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2200      	movs	r2, #0
 800a480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	e007      	b.n	800a498 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	699b      	ldr	r3, [r3, #24]
 800a48e:	f003 0302 	and.w	r3, r3, #2
 800a492:	2b02      	cmp	r3, #2
 800a494:	d1cb      	bne.n	800a42e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a496:	2300      	movs	r3, #0
}
 800a498:	4618      	mov	r0, r3
 800a49a:	3710      	adds	r7, #16
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b084      	sub	sp, #16
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	60f8      	str	r0, [r7, #12]
 800a4a8:	60b9      	str	r1, [r7, #8]
 800a4aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a4ac:	e028      	b.n	800a500 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a4ae:	687a      	ldr	r2, [r7, #4]
 800a4b0:	68b9      	ldr	r1, [r7, #8]
 800a4b2:	68f8      	ldr	r0, [r7, #12]
 800a4b4:	f000 f89c 	bl	800a5f0 <I2C_IsAcknowledgeFailed>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d001      	beq.n	800a4c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e026      	b.n	800a510 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a4c2:	f7fb fe8b 	bl	80061dc <HAL_GetTick>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	1ad3      	subs	r3, r2, r3
 800a4cc:	68ba      	ldr	r2, [r7, #8]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d302      	bcc.n	800a4d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d113      	bne.n	800a500 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4dc:	f043 0220 	orr.w	r2, r3, #32
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2220      	movs	r2, #32
 800a4e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	e007      	b.n	800a510 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	699b      	ldr	r3, [r3, #24]
 800a506:	f003 0320 	and.w	r3, r3, #32
 800a50a:	2b20      	cmp	r3, #32
 800a50c:	d1cf      	bne.n	800a4ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a50e:	2300      	movs	r3, #0
}
 800a510:	4618      	mov	r0, r3
 800a512:	3710      	adds	r7, #16
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	60f8      	str	r0, [r7, #12]
 800a520:	60b9      	str	r1, [r7, #8]
 800a522:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a524:	e055      	b.n	800a5d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a526:	687a      	ldr	r2, [r7, #4]
 800a528:	68b9      	ldr	r1, [r7, #8]
 800a52a:	68f8      	ldr	r0, [r7, #12]
 800a52c:	f000 f860 	bl	800a5f0 <I2C_IsAcknowledgeFailed>
 800a530:	4603      	mov	r3, r0
 800a532:	2b00      	cmp	r3, #0
 800a534:	d001      	beq.n	800a53a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a536:	2301      	movs	r3, #1
 800a538:	e053      	b.n	800a5e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	699b      	ldr	r3, [r3, #24]
 800a540:	f003 0320 	and.w	r3, r3, #32
 800a544:	2b20      	cmp	r3, #32
 800a546:	d129      	bne.n	800a59c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	699b      	ldr	r3, [r3, #24]
 800a54e:	f003 0304 	and.w	r3, r3, #4
 800a552:	2b04      	cmp	r3, #4
 800a554:	d105      	bne.n	800a562 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d001      	beq.n	800a562 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800a55e:	2300      	movs	r3, #0
 800a560:	e03f      	b.n	800a5e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2220      	movs	r2, #32
 800a568:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	6859      	ldr	r1, [r3, #4]
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	4b1d      	ldr	r3, [pc, #116]	; (800a5ec <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800a576:	400b      	ands	r3, r1
 800a578:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	2200      	movs	r2, #0
 800a57e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2220      	movs	r2, #32
 800a584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2200      	movs	r2, #0
 800a58c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	2200      	movs	r2, #0
 800a594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800a598:	2301      	movs	r3, #1
 800a59a:	e022      	b.n	800a5e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a59c:	f7fb fe1e 	bl	80061dc <HAL_GetTick>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	68ba      	ldr	r2, [r7, #8]
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d302      	bcc.n	800a5b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10f      	bne.n	800a5d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5b6:	f043 0220 	orr.w	r2, r3, #32
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2220      	movs	r2, #32
 800a5c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	e007      	b.n	800a5e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	699b      	ldr	r3, [r3, #24]
 800a5d8:	f003 0304 	and.w	r3, r3, #4
 800a5dc:	2b04      	cmp	r3, #4
 800a5de:	d1a2      	bne.n	800a526 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a5e0:	2300      	movs	r3, #0
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3710      	adds	r7, #16
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	fe00e800 	.word	0xfe00e800

0800a5f0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b084      	sub	sp, #16
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	60f8      	str	r0, [r7, #12]
 800a5f8:	60b9      	str	r1, [r7, #8]
 800a5fa:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	699b      	ldr	r3, [r3, #24]
 800a602:	f003 0310 	and.w	r3, r3, #16
 800a606:	2b10      	cmp	r3, #16
 800a608:	d151      	bne.n	800a6ae <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a60a:	e022      	b.n	800a652 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a612:	d01e      	beq.n	800a652 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a614:	f7fb fde2 	bl	80061dc <HAL_GetTick>
 800a618:	4602      	mov	r2, r0
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	1ad3      	subs	r3, r2, r3
 800a61e:	68ba      	ldr	r2, [r7, #8]
 800a620:	429a      	cmp	r2, r3
 800a622:	d302      	bcc.n	800a62a <I2C_IsAcknowledgeFailed+0x3a>
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d113      	bne.n	800a652 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a62e:	f043 0220 	orr.w	r2, r3, #32
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2220      	movs	r2, #32
 800a63a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	2200      	movs	r2, #0
 800a642:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2200      	movs	r2, #0
 800a64a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800a64e:	2301      	movs	r3, #1
 800a650:	e02e      	b.n	800a6b0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	699b      	ldr	r3, [r3, #24]
 800a658:	f003 0320 	and.w	r3, r3, #32
 800a65c:	2b20      	cmp	r3, #32
 800a65e:	d1d5      	bne.n	800a60c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2210      	movs	r2, #16
 800a666:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2220      	movs	r2, #32
 800a66e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a670:	68f8      	ldr	r0, [r7, #12]
 800a672:	f7ff fe4d 	bl	800a310 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	6859      	ldr	r1, [r3, #4]
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681a      	ldr	r2, [r3, #0]
 800a680:	4b0d      	ldr	r3, [pc, #52]	; (800a6b8 <I2C_IsAcknowledgeFailed+0xc8>)
 800a682:	400b      	ands	r3, r1
 800a684:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a68a:	f043 0204 	orr.w	r2, r3, #4
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2220      	movs	r2, #32
 800a696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2200      	movs	r2, #0
 800a69e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	e000      	b.n	800a6b0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800a6ae:	2300      	movs	r3, #0
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	3710      	adds	r7, #16
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	fe00e800 	.word	0xfe00e800

0800a6bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b085      	sub	sp, #20
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	60f8      	str	r0, [r7, #12]
 800a6c4:	607b      	str	r3, [r7, #4]
 800a6c6:	460b      	mov	r3, r1
 800a6c8:	817b      	strh	r3, [r7, #10]
 800a6ca:	4613      	mov	r3, r2
 800a6cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	685a      	ldr	r2, [r3, #4]
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	0d5b      	lsrs	r3, r3, #21
 800a6d8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800a6dc:	4b0d      	ldr	r3, [pc, #52]	; (800a714 <I2C_TransferConfig+0x58>)
 800a6de:	430b      	orrs	r3, r1
 800a6e0:	43db      	mvns	r3, r3
 800a6e2:	ea02 0103 	and.w	r1, r2, r3
 800a6e6:	897b      	ldrh	r3, [r7, #10]
 800a6e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a6ec:	7a7b      	ldrb	r3, [r7, #9]
 800a6ee:	041b      	lsls	r3, r3, #16
 800a6f0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a6f4:	431a      	orrs	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	431a      	orrs	r2, r3
 800a6fa:	69bb      	ldr	r3, [r7, #24]
 800a6fc:	431a      	orrs	r2, r3
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	430a      	orrs	r2, r1
 800a704:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800a706:	bf00      	nop
 800a708:	3714      	adds	r7, #20
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr
 800a712:	bf00      	nop
 800a714:	03ff63ff 	.word	0x03ff63ff

0800a718 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a718:	b480      	push	{r7}
 800a71a:	b085      	sub	sp, #20
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
 800a720:	460b      	mov	r3, r1
 800a722:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a724:	2300      	movs	r3, #0
 800a726:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a72c:	4a2f      	ldr	r2, [pc, #188]	; (800a7ec <I2C_Enable_IRQ+0xd4>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d004      	beq.n	800a73c <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a736:	4a2e      	ldr	r2, [pc, #184]	; (800a7f0 <I2C_Enable_IRQ+0xd8>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d124      	bne.n	800a786 <I2C_Enable_IRQ+0x6e>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a73c:	887b      	ldrh	r3, [r7, #2]
 800a73e:	f003 0304 	and.w	r3, r3, #4
 800a742:	2b00      	cmp	r3, #0
 800a744:	d003      	beq.n	800a74e <I2C_Enable_IRQ+0x36>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a74c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 800a74e:	887b      	ldrh	r3, [r7, #2]
 800a750:	f003 0311 	and.w	r3, r3, #17
 800a754:	2b11      	cmp	r3, #17
 800a756:	d103      	bne.n	800a760 <I2C_Enable_IRQ+0x48>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a75e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 800a760:	887b      	ldrh	r3, [r7, #2]
 800a762:	f003 0312 	and.w	r3, r3, #18
 800a766:	2b12      	cmp	r3, #18
 800a768:	d103      	bne.n	800a772 <I2C_Enable_IRQ+0x5a>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f043 0320 	orr.w	r3, r3, #32
 800a770:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 800a772:	887b      	ldrh	r3, [r7, #2]
 800a774:	f003 0312 	and.w	r3, r3, #18
 800a778:	2b12      	cmp	r3, #18
 800a77a:	d128      	bne.n	800a7ce <I2C_Enable_IRQ+0xb6>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a782:	60fb      	str	r3, [r7, #12]
    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 800a784:	e023      	b.n	800a7ce <I2C_Enable_IRQ+0xb6>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a786:	887b      	ldrh	r3, [r7, #2]
 800a788:	f003 0304 	and.w	r3, r3, #4
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d003      	beq.n	800a798 <I2C_Enable_IRQ+0x80>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a796:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a798:	887b      	ldrh	r3, [r7, #2]
 800a79a:	f003 0301 	and.w	r3, r3, #1
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d003      	beq.n	800a7aa <I2C_Enable_IRQ+0x92>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800a7a8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a7aa:	887b      	ldrh	r3, [r7, #2]
 800a7ac:	f003 0302 	and.w	r3, r3, #2
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d003      	beq.n	800a7bc <I2C_Enable_IRQ+0xa4>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800a7ba:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 800a7bc:	887b      	ldrh	r3, [r7, #2]
 800a7be:	f003 0312 	and.w	r3, r3, #18
 800a7c2:	2b12      	cmp	r3, #18
 800a7c4:	d103      	bne.n	800a7ce <I2C_Enable_IRQ+0xb6>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f043 0320 	orr.w	r3, r3, #32
 800a7cc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	6819      	ldr	r1, [r3, #0]
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	68fa      	ldr	r2, [r7, #12]
 800a7da:	430a      	orrs	r2, r1
 800a7dc:	601a      	str	r2, [r3, #0]
}
 800a7de:	bf00      	nop
 800a7e0:	3714      	adds	r7, #20
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e8:	4770      	bx	lr
 800a7ea:	bf00      	nop
 800a7ec:	080097ed 	.word	0x080097ed
 800a7f0:	080099d3 	.word	0x080099d3

0800a7f4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b085      	sub	sp, #20
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	460b      	mov	r3, r1
 800a7fe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a800:	2300      	movs	r3, #0
 800a802:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a804:	887b      	ldrh	r3, [r7, #2]
 800a806:	f003 0301 	and.w	r3, r3, #1
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d00f      	beq.n	800a82e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800a814:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a81c:	b2db      	uxtb	r3, r3
 800a81e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a822:	2b28      	cmp	r3, #40	; 0x28
 800a824:	d003      	beq.n	800a82e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a82c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a82e:	887b      	ldrh	r3, [r7, #2]
 800a830:	f003 0302 	and.w	r3, r3, #2
 800a834:	2b00      	cmp	r3, #0
 800a836:	d00f      	beq.n	800a858 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800a83e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a846:	b2db      	uxtb	r3, r3
 800a848:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a84c:	2b28      	cmp	r3, #40	; 0x28
 800a84e:	d003      	beq.n	800a858 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a856:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a858:	887b      	ldrh	r3, [r7, #2]
 800a85a:	f003 0304 	and.w	r3, r3, #4
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d003      	beq.n	800a86a <I2C_Disable_IRQ+0x76>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a868:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 800a86a:	887b      	ldrh	r3, [r7, #2]
 800a86c:	f003 0311 	and.w	r3, r3, #17
 800a870:	2b11      	cmp	r3, #17
 800a872:	d103      	bne.n	800a87c <I2C_Disable_IRQ+0x88>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a87a:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 800a87c:	887b      	ldrh	r3, [r7, #2]
 800a87e:	f003 0312 	and.w	r3, r3, #18
 800a882:	2b12      	cmp	r3, #18
 800a884:	d103      	bne.n	800a88e <I2C_Disable_IRQ+0x9a>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	f043 0320 	orr.w	r3, r3, #32
 800a88c:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 800a88e:	887b      	ldrh	r3, [r7, #2]
 800a890:	f003 0312 	and.w	r3, r3, #18
 800a894:	2b12      	cmp	r3, #18
 800a896:	d103      	bne.n	800a8a0 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a89e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	6819      	ldr	r1, [r3, #0]
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	43da      	mvns	r2, r3
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	400a      	ands	r2, r1
 800a8b0:	601a      	str	r2, [r3, #0]
}
 800a8b2:	bf00      	nop
 800a8b4:	3714      	adds	r7, #20
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8bc:	4770      	bx	lr

0800a8be <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a8be:	b480      	push	{r7}
 800a8c0:	b083      	sub	sp, #12
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	6078      	str	r0, [r7, #4]
 800a8c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	2b20      	cmp	r3, #32
 800a8d2:	d138      	bne.n	800a946 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a8da:	2b01      	cmp	r3, #1
 800a8dc:	d101      	bne.n	800a8e2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a8de:	2302      	movs	r3, #2
 800a8e0:	e032      	b.n	800a948 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2224      	movs	r2, #36	; 0x24
 800a8ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f022 0201 	bic.w	r2, r2, #1
 800a900:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	681a      	ldr	r2, [r3, #0]
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a910:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	6819      	ldr	r1, [r3, #0]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	683a      	ldr	r2, [r7, #0]
 800a91e:	430a      	orrs	r2, r1
 800a920:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f042 0201 	orr.w	r2, r2, #1
 800a930:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2220      	movs	r2, #32
 800a936:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2200      	movs	r2, #0
 800a93e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a942:	2300      	movs	r3, #0
 800a944:	e000      	b.n	800a948 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a946:	2302      	movs	r3, #2
  }
}
 800a948:	4618      	mov	r0, r3
 800a94a:	370c      	adds	r7, #12
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a954:	b480      	push	{r7}
 800a956:	b085      	sub	sp, #20
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a964:	b2db      	uxtb	r3, r3
 800a966:	2b20      	cmp	r3, #32
 800a968:	d139      	bne.n	800a9de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a970:	2b01      	cmp	r3, #1
 800a972:	d101      	bne.n	800a978 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a974:	2302      	movs	r3, #2
 800a976:	e033      	b.n	800a9e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2201      	movs	r2, #1
 800a97c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2224      	movs	r2, #36	; 0x24
 800a984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	681a      	ldr	r2, [r3, #0]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f022 0201 	bic.w	r2, r2, #1
 800a996:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a9a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	021b      	lsls	r3, r3, #8
 800a9ac:	68fa      	ldr	r2, [r7, #12]
 800a9ae:	4313      	orrs	r3, r2
 800a9b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	68fa      	ldr	r2, [r7, #12]
 800a9b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	681a      	ldr	r2, [r3, #0]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f042 0201 	orr.w	r2, r2, #1
 800a9c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2220      	movs	r2, #32
 800a9ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	e000      	b.n	800a9e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a9de:	2302      	movs	r3, #2
  }
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3714      	adds	r7, #20
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr

0800a9ec <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a9f0:	4b05      	ldr	r3, [pc, #20]	; (800aa08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4a04      	ldr	r2, [pc, #16]	; (800aa08 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a9f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9fa:	6013      	str	r3, [r2, #0]
}
 800a9fc:	bf00      	nop
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr
 800aa06:	bf00      	nop
 800aa08:	58000400 	.word	0x58000400

0800aa0c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as 
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b082      	sub	sp, #8
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	460b      	mov	r3, r1
 800aa16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d10c      	bne.n	800aa38 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800aa1e:	4b13      	ldr	r3, [pc, #76]	; (800aa6c <HAL_PWR_EnterSLEEPMode+0x60>)
 800aa20:	695b      	ldr	r3, [r3, #20]
 800aa22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aa26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa2a:	d10e      	bne.n	800aa4a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800aa2c:	f000 f840 	bl	800aab0 <HAL_PWREx_DisableLowPowerRunMode>
 800aa30:	4603      	mov	r3, r0
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d009      	beq.n	800aa4a <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 800aa36:	e016      	b.n	800aa66 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 800aa38:	4b0c      	ldr	r3, [pc, #48]	; (800aa6c <HAL_PWR_EnterSLEEPMode+0x60>)
 800aa3a:	695b      	ldr	r3, [r3, #20]
 800aa3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aa40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa44:	d001      	beq.n	800aa4a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();  
 800aa46:	f000 f823 	bl	800aa90 <HAL_PWREx_EnableLowPowerRunMode>
    } 
  } 
    
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800aa4a:	4b09      	ldr	r3, [pc, #36]	; (800aa70 <HAL_PWR_EnterSLEEPMode+0x64>)
 800aa4c:	691b      	ldr	r3, [r3, #16]
 800aa4e:	4a08      	ldr	r2, [pc, #32]	; (800aa70 <HAL_PWR_EnterSLEEPMode+0x64>)
 800aa50:	f023 0304 	bic.w	r3, r3, #4
 800aa54:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800aa56:	78fb      	ldrb	r3, [r7, #3]
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d101      	bne.n	800aa60 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800aa5c:	bf30      	wfi
 800aa5e:	e002      	b.n	800aa66 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800aa60:	bf40      	sev
    __WFE();
 800aa62:	bf20      	wfe
    __WFE();
 800aa64:	bf20      	wfe
  }
}
 800aa66:	3708      	adds	r7, #8
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}
 800aa6c:	58000400 	.word	0x58000400
 800aa70:	e000ed00 	.word	0xe000ed00

0800aa74 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800aa74:	b480      	push	{r7}
 800aa76:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 800aa78:	4b04      	ldr	r3, [pc, #16]	; (800aa8c <HAL_PWREx_GetVoltageRange+0x18>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	46bd      	mov	sp, r7
 800aa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop
 800aa8c:	58000400 	.word	0x58000400

0800aa90 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must 
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.     
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800aa90:	b480      	push	{r7}
 800aa92:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR); 
 800aa94:	4b05      	ldr	r3, [pc, #20]	; (800aaac <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a04      	ldr	r2, [pc, #16]	; (800aaac <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800aa9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aa9e:	6013      	str	r3, [r2, #0]
}
 800aaa0:	bf00      	nop
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa8:	4770      	bx	lr
 800aaaa:	bf00      	nop
 800aaac:	58000400 	.word	0x58000400

0800aab0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.   
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b083      	sub	sp, #12
 800aab4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;
  
  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR); 
 800aab6:	4b17      	ldr	r3, [pc, #92]	; (800ab14 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a16      	ldr	r2, [pc, #88]	; (800ab14 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800aabc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aac0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000U));
 800aac2:	4b15      	ldr	r3, [pc, #84]	; (800ab18 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4a15      	ldr	r2, [pc, #84]	; (800ab1c <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 800aac8:	fba2 2303 	umull	r2, r3, r2, r3
 800aacc:	0c9b      	lsrs	r3, r3, #18
 800aace:	2232      	movs	r2, #50	; 0x32
 800aad0:	fb02 f303 	mul.w	r3, r2, r3
 800aad4:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800aad6:	e002      	b.n	800aade <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	3b01      	subs	r3, #1
 800aadc:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800aade:	4b0d      	ldr	r3, [pc, #52]	; (800ab14 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800aae0:	695b      	ldr	r3, [r3, #20]
 800aae2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aae6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aaea:	d102      	bne.n	800aaf2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d1f2      	bne.n	800aad8 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800aaf2:	4b08      	ldr	r3, [pc, #32]	; (800ab14 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800aaf4:	695b      	ldr	r3, [r3, #20]
 800aaf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aafa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aafe:	d101      	bne.n	800ab04 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 800ab00:	2303      	movs	r3, #3
 800ab02:	e000      	b.n	800ab06 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }
  
  return HAL_OK;
 800ab04:	2300      	movs	r3, #0
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	370c      	adds	r7, #12
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab10:	4770      	bx	lr
 800ab12:	bf00      	nop
 800ab14:	58000400 	.word	0x58000400
 800ab18:	20000078 	.word	0x20000078
 800ab1c:	431bde83 	.word	0x431bde83

0800ab20 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800ab20:	b480      	push	{r7}
 800ab22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800ab24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ab2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ab32:	d101      	bne.n	800ab38 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800ab34:	2301      	movs	r3, #1
 800ab36:	e000      	b.n	800ab3a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800ab38:	2300      	movs	r3, #0
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <LL_RCC_HSE_EnableBypass>:
{
 800ab44:	b480      	push	{r7}
 800ab46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 800ab48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ab52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ab56:	6013      	str	r3, [r2, #0]
}
 800ab58:	bf00      	nop
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr

0800ab62 <LL_RCC_HSE_DisableBypass>:
{
 800ab62:	b480      	push	{r7}
 800ab64:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800ab66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ab70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ab74:	6013      	str	r3, [r2, #0]
}
 800ab76:	bf00      	nop
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr

0800ab80 <LL_RCC_HSE_Enable>:
{
 800ab80:	b480      	push	{r7}
 800ab82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800ab84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ab8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ab92:	6013      	str	r3, [r2, #0]
}
 800ab94:	bf00      	nop
 800ab96:	46bd      	mov	sp, r7
 800ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9c:	4770      	bx	lr

0800ab9e <LL_RCC_HSE_Disable>:
{
 800ab9e:	b480      	push	{r7}
 800aba0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800aba2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800abac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800abb0:	6013      	str	r3, [r2, #0]
}
 800abb2:	bf00      	nop
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr

0800abbc <LL_RCC_HSE_IsReady>:
{
 800abbc:	b480      	push	{r7}
 800abbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800abc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800abce:	d101      	bne.n	800abd4 <LL_RCC_HSE_IsReady+0x18>
 800abd0:	2301      	movs	r3, #1
 800abd2:	e000      	b.n	800abd6 <LL_RCC_HSE_IsReady+0x1a>
 800abd4:	2300      	movs	r3, #0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	46bd      	mov	sp, r7
 800abda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abde:	4770      	bx	lr

0800abe0 <LL_RCC_HSI_Enable>:
{
 800abe0:	b480      	push	{r7}
 800abe2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800abe4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800abee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800abf2:	6013      	str	r3, [r2, #0]
}
 800abf4:	bf00      	nop
 800abf6:	46bd      	mov	sp, r7
 800abf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfc:	4770      	bx	lr

0800abfe <LL_RCC_HSI_Disable>:
{
 800abfe:	b480      	push	{r7}
 800ac00:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800ac02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ac0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac10:	6013      	str	r3, [r2, #0]
}
 800ac12:	bf00      	nop
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr

0800ac1c <LL_RCC_HSI_IsReady>:
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800ac20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac2e:	d101      	bne.n	800ac34 <LL_RCC_HSI_IsReady+0x18>
 800ac30:	2301      	movs	r3, #1
 800ac32:	e000      	b.n	800ac36 <LL_RCC_HSI_IsReady+0x1a>
 800ac34:	2300      	movs	r3, #0
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr

0800ac40 <LL_RCC_HSI_SetCalibTrimming>:
{
 800ac40:	b480      	push	{r7}
 800ac42:	b083      	sub	sp, #12
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800ac48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac4c:	685b      	ldr	r3, [r3, #4]
 800ac4e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	061b      	lsls	r3, r3, #24
 800ac56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	604b      	str	r3, [r1, #4]
}
 800ac5e:	bf00      	nop
 800ac60:	370c      	adds	r7, #12
 800ac62:	46bd      	mov	sp, r7
 800ac64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac68:	4770      	bx	lr

0800ac6a <LL_RCC_HSI48_Enable>:
{
 800ac6a:	b480      	push	{r7}
 800ac6c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800ac6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ac76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ac7a:	f043 0301 	orr.w	r3, r3, #1
 800ac7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800ac82:	bf00      	nop
 800ac84:	46bd      	mov	sp, r7
 800ac86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8a:	4770      	bx	lr

0800ac8c <LL_RCC_HSI48_Disable>:
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800ac90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ac98:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ac9c:	f023 0301 	bic.w	r3, r3, #1
 800aca0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800aca4:	bf00      	nop
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr

0800acae <LL_RCC_HSI48_IsReady>:
{
 800acae:	b480      	push	{r7}
 800acb0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800acb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800acb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800acba:	f003 0302 	and.w	r3, r3, #2
 800acbe:	2b02      	cmp	r3, #2
 800acc0:	d101      	bne.n	800acc6 <LL_RCC_HSI48_IsReady+0x18>
 800acc2:	2301      	movs	r3, #1
 800acc4:	e000      	b.n	800acc8 <LL_RCC_HSI48_IsReady+0x1a>
 800acc6:	2300      	movs	r3, #0
}
 800acc8:	4618      	mov	r0, r3
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr

0800acd2 <LL_RCC_LSE_Enable>:
{
 800acd2:	b480      	push	{r7}
 800acd4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800acd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800acda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acde:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ace2:	f043 0301 	orr.w	r3, r3, #1
 800ace6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800acea:	bf00      	nop
 800acec:	46bd      	mov	sp, r7
 800acee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf2:	4770      	bx	lr

0800acf4 <LL_RCC_LSE_Disable>:
{
 800acf4:	b480      	push	{r7}
 800acf6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800acf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800acfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad04:	f023 0301 	bic.w	r3, r3, #1
 800ad08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800ad0c:	bf00      	nop
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad14:	4770      	bx	lr

0800ad16 <LL_RCC_LSE_EnableBypass>:
{
 800ad16:	b480      	push	{r7}
 800ad18:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800ad1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad26:	f043 0304 	orr.w	r3, r3, #4
 800ad2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800ad2e:	bf00      	nop
 800ad30:	46bd      	mov	sp, r7
 800ad32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad36:	4770      	bx	lr

0800ad38 <LL_RCC_LSE_DisableBypass>:
{
 800ad38:	b480      	push	{r7}
 800ad3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800ad3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad48:	f023 0304 	bic.w	r3, r3, #4
 800ad4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800ad50:	bf00      	nop
 800ad52:	46bd      	mov	sp, r7
 800ad54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad58:	4770      	bx	lr

0800ad5a <LL_RCC_LSE_IsReady>:
{
 800ad5a:	b480      	push	{r7}
 800ad5c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800ad5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad66:	f003 0302 	and.w	r3, r3, #2
 800ad6a:	2b02      	cmp	r3, #2
 800ad6c:	d101      	bne.n	800ad72 <LL_RCC_LSE_IsReady+0x18>
 800ad6e:	2301      	movs	r3, #1
 800ad70:	e000      	b.n	800ad74 <LL_RCC_LSE_IsReady+0x1a>
 800ad72:	2300      	movs	r3, #0
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	46bd      	mov	sp, r7
 800ad78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7c:	4770      	bx	lr

0800ad7e <LL_RCC_LSI1_Enable>:
{
 800ad7e:	b480      	push	{r7}
 800ad80:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800ad82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ad8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad8e:	f043 0301 	orr.w	r3, r3, #1
 800ad92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800ad96:	bf00      	nop
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr

0800ada0 <LL_RCC_LSI1_Disable>:
{
 800ada0:	b480      	push	{r7}
 800ada2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800ada4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ada8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800adac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800adb0:	f023 0301 	bic.w	r3, r3, #1
 800adb4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800adb8:	bf00      	nop
 800adba:	46bd      	mov	sp, r7
 800adbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc0:	4770      	bx	lr

0800adc2 <LL_RCC_LSI1_IsReady>:
{
 800adc2:	b480      	push	{r7}
 800adc4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800adc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800adce:	f003 0302 	and.w	r3, r3, #2
 800add2:	2b02      	cmp	r3, #2
 800add4:	d101      	bne.n	800adda <LL_RCC_LSI1_IsReady+0x18>
 800add6:	2301      	movs	r3, #1
 800add8:	e000      	b.n	800addc <LL_RCC_LSI1_IsReady+0x1a>
 800adda:	2300      	movs	r3, #0
}
 800addc:	4618      	mov	r0, r3
 800adde:	46bd      	mov	sp, r7
 800ade0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade4:	4770      	bx	lr

0800ade6 <LL_RCC_LSI2_Enable>:
{
 800ade6:	b480      	push	{r7}
 800ade8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800adea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800adf2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800adf6:	f043 0304 	orr.w	r3, r3, #4
 800adfa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800adfe:	bf00      	nop
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr

0800ae08 <LL_RCC_LSI2_Disable>:
{
 800ae08:	b480      	push	{r7}
 800ae0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800ae0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ae14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ae18:	f023 0304 	bic.w	r3, r3, #4
 800ae1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800ae20:	bf00      	nop
 800ae22:	46bd      	mov	sp, r7
 800ae24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae28:	4770      	bx	lr

0800ae2a <LL_RCC_LSI2_IsReady>:
{
 800ae2a:	b480      	push	{r7}
 800ae2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800ae2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ae36:	f003 0308 	and.w	r3, r3, #8
 800ae3a:	2b08      	cmp	r3, #8
 800ae3c:	d101      	bne.n	800ae42 <LL_RCC_LSI2_IsReady+0x18>
 800ae3e:	2301      	movs	r3, #1
 800ae40:	e000      	b.n	800ae44 <LL_RCC_LSI2_IsReady+0x1a>
 800ae42:	2300      	movs	r3, #0
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	46bd      	mov	sp, r7
 800ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4c:	4770      	bx	lr

0800ae4e <LL_RCC_LSI2_SetTrimming>:
{
 800ae4e:	b480      	push	{r7}
 800ae50:	b083      	sub	sp, #12
 800ae52:	af00      	add	r7, sp, #0
 800ae54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800ae56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ae5e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	021b      	lsls	r3, r3, #8
 800ae66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800ae70:	bf00      	nop
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr

0800ae7c <LL_RCC_MSI_Enable>:
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800ae80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ae8a:	f043 0301 	orr.w	r3, r3, #1
 800ae8e:	6013      	str	r3, [r2, #0]
}
 800ae90:	bf00      	nop
 800ae92:	46bd      	mov	sp, r7
 800ae94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae98:	4770      	bx	lr

0800ae9a <LL_RCC_MSI_Disable>:
{
 800ae9a:	b480      	push	{r7}
 800ae9c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800ae9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aea8:	f023 0301 	bic.w	r3, r3, #1
 800aeac:	6013      	str	r3, [r2, #0]
}
 800aeae:	bf00      	nop
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr

0800aeb8 <LL_RCC_MSI_IsReady>:
{
 800aeb8:	b480      	push	{r7}
 800aeba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800aebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f003 0302 	and.w	r3, r3, #2
 800aec6:	2b02      	cmp	r3, #2
 800aec8:	d101      	bne.n	800aece <LL_RCC_MSI_IsReady+0x16>
 800aeca:	2301      	movs	r3, #1
 800aecc:	e000      	b.n	800aed0 <LL_RCC_MSI_IsReady+0x18>
 800aece:	2300      	movs	r3, #0
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr

0800aeda <LL_RCC_MSI_SetRange>:
{
 800aeda:	b480      	push	{r7}
 800aedc:	b083      	sub	sp, #12
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800aee2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aeec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	4313      	orrs	r3, r2
 800aef4:	600b      	str	r3, [r1, #0]
}
 800aef6:	bf00      	nop
 800aef8:	370c      	adds	r7, #12
 800aefa:	46bd      	mov	sp, r7
 800aefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af00:	4770      	bx	lr

0800af02 <LL_RCC_MSI_GetRange>:
{
 800af02:	b480      	push	{r7}
 800af04:	b083      	sub	sp, #12
 800af06:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800af08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800af12:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2bb0      	cmp	r3, #176	; 0xb0
 800af18:	d901      	bls.n	800af1e <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800af1a:	23b0      	movs	r3, #176	; 0xb0
 800af1c:	607b      	str	r3, [r7, #4]
  return msiRange;
 800af1e:	687b      	ldr	r3, [r7, #4]
}
 800af20:	4618      	mov	r0, r3
 800af22:	370c      	adds	r7, #12
 800af24:	46bd      	mov	sp, r7
 800af26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2a:	4770      	bx	lr

0800af2c <LL_RCC_MSI_SetCalibTrimming>:
{
 800af2c:	b480      	push	{r7}
 800af2e:	b083      	sub	sp, #12
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800af34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	021b      	lsls	r3, r3, #8
 800af42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800af46:	4313      	orrs	r3, r2
 800af48:	604b      	str	r3, [r1, #4]
}
 800af4a:	bf00      	nop
 800af4c:	370c      	adds	r7, #12
 800af4e:	46bd      	mov	sp, r7
 800af50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af54:	4770      	bx	lr

0800af56 <LL_RCC_SetSysClkSource>:
{
 800af56:	b480      	push	{r7}
 800af58:	b083      	sub	sp, #12
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800af5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af62:	689b      	ldr	r3, [r3, #8]
 800af64:	f023 0203 	bic.w	r2, r3, #3
 800af68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	4313      	orrs	r3, r2
 800af70:	608b      	str	r3, [r1, #8]
}
 800af72:	bf00      	nop
 800af74:	370c      	adds	r7, #12
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr

0800af7e <LL_RCC_GetSysClkSource>:
{
 800af7e:	b480      	push	{r7}
 800af80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800af82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af86:	689b      	ldr	r3, [r3, #8]
 800af88:	f003 030c 	and.w	r3, r3, #12
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr

0800af96 <LL_RCC_SetAHBPrescaler>:
{
 800af96:	b480      	push	{r7}
 800af98:	b083      	sub	sp, #12
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800af9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800afa2:	689b      	ldr	r3, [r3, #8]
 800afa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800afa8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4313      	orrs	r3, r2
 800afb0:	608b      	str	r3, [r1, #8]
}
 800afb2:	bf00      	nop
 800afb4:	370c      	adds	r7, #12
 800afb6:	46bd      	mov	sp, r7
 800afb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbc:	4770      	bx	lr

0800afbe <LL_C2_RCC_SetAHBPrescaler>:
{
 800afbe:	b480      	push	{r7}
 800afc0:	b083      	sub	sp, #12
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800afc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800afca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800afce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800afd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	4313      	orrs	r3, r2
 800afda:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800afde:	bf00      	nop
 800afe0:	370c      	adds	r7, #12
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr

0800afea <LL_RCC_SetAHB4Prescaler>:
{
 800afea:	b480      	push	{r7}
 800afec:	b083      	sub	sp, #12
 800afee:	af00      	add	r7, sp, #0
 800aff0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800aff2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aff6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800affa:	f023 020f 	bic.w	r2, r3, #15
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	091b      	lsrs	r3, r3, #4
 800b002:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b006:	4313      	orrs	r3, r2
 800b008:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800b00c:	bf00      	nop
 800b00e:	370c      	adds	r7, #12
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr

0800b018 <LL_RCC_SetAPB1Prescaler>:
{
 800b018:	b480      	push	{r7}
 800b01a:	b083      	sub	sp, #12
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800b020:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b02a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	4313      	orrs	r3, r2
 800b032:	608b      	str	r3, [r1, #8]
}
 800b034:	bf00      	nop
 800b036:	370c      	adds	r7, #12
 800b038:	46bd      	mov	sp, r7
 800b03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03e:	4770      	bx	lr

0800b040 <LL_RCC_SetAPB2Prescaler>:
{
 800b040:	b480      	push	{r7}
 800b042:	b083      	sub	sp, #12
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800b048:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b04c:	689b      	ldr	r3, [r3, #8]
 800b04e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b052:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	4313      	orrs	r3, r2
 800b05a:	608b      	str	r3, [r1, #8]
}
 800b05c:	bf00      	nop
 800b05e:	370c      	adds	r7, #12
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr

0800b068 <LL_RCC_GetAHBPrescaler>:
{
 800b068:	b480      	push	{r7}
 800b06a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800b06c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b070:	689b      	ldr	r3, [r3, #8]
 800b072:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b076:	4618      	mov	r0, r3
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <LL_C2_RCC_GetAHBPrescaler>:
{
 800b080:	b480      	push	{r7}
 800b082:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 800b084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b088:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b08c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b090:	4618      	mov	r0, r3
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr

0800b09a <LL_RCC_GetAHB4Prescaler>:
{
 800b09a:	b480      	push	{r7}
 800b09c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800b09e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b0a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b0a6:	011b      	lsls	r3, r3, #4
 800b0a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr

0800b0b6 <LL_RCC_GetAPB1Prescaler>:
{
 800b0b6:	b480      	push	{r7}
 800b0b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800b0ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b0be:	689b      	ldr	r3, [r3, #8]
 800b0c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0cc:	4770      	bx	lr

0800b0ce <LL_RCC_GetAPB2Prescaler>:
{
 800b0ce:	b480      	push	{r7}
 800b0d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800b0d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b0d6:	689b      	ldr	r3, [r3, #8]
 800b0d8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr

0800b0e6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800b0e6:	b480      	push	{r7}
 800b0e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800b0ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b0f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b0f8:	6013      	str	r3, [r2, #0]
}
 800b0fa:	bf00      	nop
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr

0800b104 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800b104:	b480      	push	{r7}
 800b106:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800b108:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b112:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b116:	6013      	str	r3, [r2, #0]
}
 800b118:	bf00      	nop
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr

0800b122 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800b122:	b480      	push	{r7}
 800b124:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800b126:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b130:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b134:	d101      	bne.n	800b13a <LL_RCC_PLL_IsReady+0x18>
 800b136:	2301      	movs	r3, #1
 800b138:	e000      	b.n	800b13c <LL_RCC_PLL_IsReady+0x1a>
 800b13a:	2300      	movs	r3, #0
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	46bd      	mov	sp, r7
 800b140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b144:	4770      	bx	lr

0800b146 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800b146:	b480      	push	{r7}
 800b148:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800b14a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b14e:	68db      	ldr	r3, [r3, #12]
 800b150:	0a1b      	lsrs	r3, r3, #8
 800b152:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800b156:	4618      	mov	r0, r3
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr

0800b160 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800b160:	b480      	push	{r7}
 800b162:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800b164:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b168:	68db      	ldr	r3, [r3, #12]
 800b16a:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800b16e:	4618      	mov	r0, r3
 800b170:	46bd      	mov	sp, r7
 800b172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b176:	4770      	bx	lr

0800b178 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800b178:	b480      	push	{r7}
 800b17a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800b17c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b180:	68db      	ldr	r3, [r3, #12]
 800b182:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800b186:	4618      	mov	r0, r3
 800b188:	46bd      	mov	sp, r7
 800b18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18e:	4770      	bx	lr

0800b190 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800b190:	b480      	push	{r7}
 800b192:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800b194:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b198:	68db      	ldr	r3, [r3, #12]
 800b19a:	f003 0303 	and.w	r3, r3, #3
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr

0800b1a8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800b1ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b1b0:	689b      	ldr	r3, [r3, #8]
 800b1b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b1b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1ba:	d101      	bne.n	800b1c0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800b1bc:	2301      	movs	r3, #1
 800b1be:	e000      	b.n	800b1c2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800b1c0:	2300      	movs	r3, #0
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800b1d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b1d4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b1d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b1dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b1e0:	d101      	bne.n	800b1e6 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	e000      	b.n	800b1e8 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800b1e6:	2300      	movs	r3, #0
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f0:	4770      	bx	lr

0800b1f2 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800b1f2:	b480      	push	{r7}
 800b1f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800b1f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b1fa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b1fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b202:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b206:	d101      	bne.n	800b20c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800b208:	2301      	movs	r3, #1
 800b20a:	e000      	b.n	800b20e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800b20c:	2300      	movs	r3, #0
}
 800b20e:	4618      	mov	r0, r3
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr

0800b218 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800b218:	b480      	push	{r7}
 800b21a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800b21c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b220:	689b      	ldr	r3, [r3, #8]
 800b222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b226:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b22a:	d101      	bne.n	800b230 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800b22c:	2301      	movs	r3, #1
 800b22e:	e000      	b.n	800b232 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800b230:	2300      	movs	r3, #0
}
 800b232:	4618      	mov	r0, r3
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800b23c:	b480      	push	{r7}
 800b23e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800b240:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b24a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b24e:	d101      	bne.n	800b254 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800b250:	2301      	movs	r3, #1
 800b252:	e000      	b.n	800b256 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800b254:	2300      	movs	r3, #0
}
 800b256:	4618      	mov	r0, r3
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b260:	b590      	push	{r4, r7, lr}
 800b262:	b08b      	sub	sp, #44	; 0x2c
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d101      	bne.n	800b272 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b26e:	2301      	movs	r3, #1
 800b270:	e34b      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f003 0320 	and.w	r3, r3, #32
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	f000 808f 	beq.w	800b39e <HAL_RCC_OscConfig+0x13e>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b280:	f7ff fe7d 	bl	800af7e <LL_RCC_GetSysClkSource>
 800b284:	6278      	str	r0, [r7, #36]	; 0x24
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b286:	f7ff ff83 	bl	800b190 <LL_RCC_PLL_GetMainSource>
 800b28a:	6238      	str	r0, [r7, #32]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800b28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d005      	beq.n	800b29e <HAL_RCC_OscConfig+0x3e>
 800b292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b294:	2b0c      	cmp	r3, #12
 800b296:	d149      	bne.n	800b32c <HAL_RCC_OscConfig+0xcc>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800b298:	6a3b      	ldr	r3, [r7, #32]
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	d146      	bne.n	800b32c <HAL_RCC_OscConfig+0xcc>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b29e:	f7ff fe0b 	bl	800aeb8 <LL_RCC_MSI_IsReady>
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d005      	beq.n	800b2b4 <HAL_RCC_OscConfig+0x54>
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	69db      	ldr	r3, [r3, #28]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d101      	bne.n	800b2b4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	e32a      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b2b8:	f7ff fe23 	bl	800af02 <LL_RCC_MSI_GetRange>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	429c      	cmp	r4, r3
 800b2c0:	d914      	bls.n	800b2ec <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f000 fd2a 	bl	800bd20 <RCC_SetFlashLatencyFromMSIRange>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d001      	beq.n	800b2d6 <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e319      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7ff fdfd 	bl	800aeda <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6a1b      	ldr	r3, [r3, #32]
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7ff fe21 	bl	800af2c <LL_RCC_MSI_SetCalibTrimming>
 800b2ea:	e013      	b.n	800b314 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f7ff fdf2 	bl	800aeda <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	6a1b      	ldr	r3, [r3, #32]
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f7ff fe16 	bl	800af2c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b304:	4618      	mov	r0, r3
 800b306:	f000 fd0b 	bl	800bd20 <RCC_SetFlashLatencyFromMSIRange>
 800b30a:	4603      	mov	r3, r0
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d001      	beq.n	800b314 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 800b310:	2301      	movs	r3, #1
 800b312:	e2fa      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClockUpdate();
 800b314:	f7fa f8ec 	bl	80054f0 <SystemCoreClockUpdate>
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b318:	4bb4      	ldr	r3, [pc, #720]	; (800b5ec <HAL_RCC_OscConfig+0x38c>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	4618      	mov	r0, r3
 800b31e:	f7f9 ffc1 	bl	80052a4 <HAL_InitTick>
 800b322:	4603      	mov	r3, r0
 800b324:	2b00      	cmp	r3, #0
 800b326:	d039      	beq.n	800b39c <HAL_RCC_OscConfig+0x13c>
        {
          return HAL_ERROR;
 800b328:	2301      	movs	r3, #1
 800b32a:	e2ee      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	69db      	ldr	r3, [r3, #28]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d01e      	beq.n	800b372 <HAL_RCC_OscConfig+0x112>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b334:	f7ff fda2 	bl	800ae7c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b338:	f7fa ff50 	bl	80061dc <HAL_GetTick>
 800b33c:	61f8      	str	r0, [r7, #28]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800b33e:	e008      	b.n	800b352 <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b340:	f7fa ff4c 	bl	80061dc <HAL_GetTick>
 800b344:	4602      	mov	r2, r0
 800b346:	69fb      	ldr	r3, [r7, #28]
 800b348:	1ad3      	subs	r3, r2, r3
 800b34a:	2b02      	cmp	r3, #2
 800b34c:	d901      	bls.n	800b352 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800b34e:	2303      	movs	r3, #3
 800b350:	e2db      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_MSI_IsReady() == 0U)
 800b352:	f7ff fdb1 	bl	800aeb8 <LL_RCC_MSI_IsReady>
 800b356:	4603      	mov	r3, r0
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d0f1      	beq.n	800b340 <HAL_RCC_OscConfig+0xe0>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b360:	4618      	mov	r0, r3
 800b362:	f7ff fdba 	bl	800aeda <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6a1b      	ldr	r3, [r3, #32]
 800b36a:	4618      	mov	r0, r3
 800b36c:	f7ff fdde 	bl	800af2c <LL_RCC_MSI_SetCalibTrimming>
 800b370:	e015      	b.n	800b39e <HAL_RCC_OscConfig+0x13e>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b372:	f7ff fd92 	bl	800ae9a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b376:	f7fa ff31 	bl	80061dc <HAL_GetTick>
 800b37a:	61f8      	str	r0, [r7, #28]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800b37c:	e008      	b.n	800b390 <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b37e:	f7fa ff2d 	bl	80061dc <HAL_GetTick>
 800b382:	4602      	mov	r2, r0
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	1ad3      	subs	r3, r2, r3
 800b388:	2b02      	cmp	r3, #2
 800b38a:	d901      	bls.n	800b390 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 800b38c:	2303      	movs	r3, #3
 800b38e:	e2bc      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_MSI_IsReady() != 0U)
 800b390:	f7ff fd92 	bl	800aeb8 <LL_RCC_MSI_IsReady>
 800b394:	4603      	mov	r3, r0
 800b396:	2b00      	cmp	r3, #0
 800b398:	d1f1      	bne.n	800b37e <HAL_RCC_OscConfig+0x11e>
 800b39a:	e000      	b.n	800b39e <HAL_RCC_OscConfig+0x13e>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b39c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f003 0301 	and.w	r3, r3, #1
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d05a      	beq.n	800b460 <HAL_RCC_OscConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b3aa:	f7ff fde8 	bl	800af7e <LL_RCC_GetSysClkSource>
 800b3ae:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b3b0:	f7ff feee 	bl	800b190 <LL_RCC_PLL_GetMainSource>
 800b3b4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800b3b6:	69bb      	ldr	r3, [r7, #24]
 800b3b8:	2b08      	cmp	r3, #8
 800b3ba:	d005      	beq.n	800b3c8 <HAL_RCC_OscConfig+0x168>
 800b3bc:	69bb      	ldr	r3, [r7, #24]
 800b3be:	2b0c      	cmp	r3, #12
 800b3c0:	d10d      	bne.n	800b3de <HAL_RCC_OscConfig+0x17e>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800b3c2:	697b      	ldr	r3, [r7, #20]
 800b3c4:	2b03      	cmp	r3, #3
 800b3c6:	d10a      	bne.n	800b3de <HAL_RCC_OscConfig+0x17e>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b3c8:	f7ff fbf8 	bl	800abbc <LL_RCC_HSE_IsReady>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d045      	beq.n	800b45e <HAL_RCC_OscConfig+0x1fe>
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d141      	bne.n	800b45e <HAL_RCC_OscConfig+0x1fe>
      {
        return HAL_ERROR;
 800b3da:	2301      	movs	r3, #1
 800b3dc:	e295      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3e6:	d102      	bne.n	800b3ee <HAL_RCC_OscConfig+0x18e>
 800b3e8:	f7ff fbca 	bl	800ab80 <LL_RCC_HSE_Enable>
 800b3ec:	e00d      	b.n	800b40a <HAL_RCC_OscConfig+0x1aa>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	685b      	ldr	r3, [r3, #4]
 800b3f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b3f6:	d104      	bne.n	800b402 <HAL_RCC_OscConfig+0x1a2>
 800b3f8:	f7ff fba4 	bl	800ab44 <LL_RCC_HSE_EnableBypass>
 800b3fc:	f7ff fbc0 	bl	800ab80 <LL_RCC_HSE_Enable>
 800b400:	e003      	b.n	800b40a <HAL_RCC_OscConfig+0x1aa>
 800b402:	f7ff fbcc 	bl	800ab9e <LL_RCC_HSE_Disable>
 800b406:	f7ff fbac 	bl	800ab62 <LL_RCC_HSE_DisableBypass>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	685b      	ldr	r3, [r3, #4]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d012      	beq.n	800b438 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b412:	f7fa fee3 	bl	80061dc <HAL_GetTick>
 800b416:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800b418:	e008      	b.n	800b42c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b41a:	f7fa fedf 	bl	80061dc <HAL_GetTick>
 800b41e:	4602      	mov	r2, r0
 800b420:	69fb      	ldr	r3, [r7, #28]
 800b422:	1ad3      	subs	r3, r2, r3
 800b424:	2b64      	cmp	r3, #100	; 0x64
 800b426:	d901      	bls.n	800b42c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800b428:	2303      	movs	r3, #3
 800b42a:	e26e      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSE_IsReady() == 0U)
 800b42c:	f7ff fbc6 	bl	800abbc <LL_RCC_HSE_IsReady>
 800b430:	4603      	mov	r3, r0
 800b432:	2b00      	cmp	r3, #0
 800b434:	d0f1      	beq.n	800b41a <HAL_RCC_OscConfig+0x1ba>
 800b436:	e013      	b.n	800b460 <HAL_RCC_OscConfig+0x200>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b438:	f7fa fed0 	bl	80061dc <HAL_GetTick>
 800b43c:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800b43e:	e008      	b.n	800b452 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b440:	f7fa fecc 	bl	80061dc <HAL_GetTick>
 800b444:	4602      	mov	r2, r0
 800b446:	69fb      	ldr	r3, [r7, #28]
 800b448:	1ad3      	subs	r3, r2, r3
 800b44a:	2b64      	cmp	r3, #100	; 0x64
 800b44c:	d901      	bls.n	800b452 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b44e:	2303      	movs	r3, #3
 800b450:	e25b      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSE_IsReady() != 0U)
 800b452:	f7ff fbb3 	bl	800abbc <LL_RCC_HSE_IsReady>
 800b456:	4603      	mov	r3, r0
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d1f1      	bne.n	800b440 <HAL_RCC_OscConfig+0x1e0>
 800b45c:	e000      	b.n	800b460 <HAL_RCC_OscConfig+0x200>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b45e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	f003 0302 	and.w	r3, r3, #2
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d051      	beq.n	800b510 <HAL_RCC_OscConfig+0x2b0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b46c:	f7ff fd87 	bl	800af7e <LL_RCC_GetSysClkSource>
 800b470:	6138      	str	r0, [r7, #16]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b472:	f7ff fe8d 	bl	800b190 <LL_RCC_PLL_GetMainSource>
 800b476:	60f8      	str	r0, [r7, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	2b04      	cmp	r3, #4
 800b47c:	d005      	beq.n	800b48a <HAL_RCC_OscConfig+0x22a>
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	2b0c      	cmp	r3, #12
 800b482:	d113      	bne.n	800b4ac <HAL_RCC_OscConfig+0x24c>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2b02      	cmp	r3, #2
 800b488:	d110      	bne.n	800b4ac <HAL_RCC_OscConfig+0x24c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b48a:	f7ff fbc7 	bl	800ac1c <LL_RCC_HSI_IsReady>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d005      	beq.n	800b4a0 <HAL_RCC_OscConfig+0x240>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	68db      	ldr	r3, [r3, #12]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d101      	bne.n	800b4a0 <HAL_RCC_OscConfig+0x240>
      {
        return HAL_ERROR;
 800b49c:	2301      	movs	r3, #1
 800b49e:	e234      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	691b      	ldr	r3, [r3, #16]
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	f7ff fbcb 	bl	800ac40 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b4aa:	e031      	b.n	800b510 <HAL_RCC_OscConfig+0x2b0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	68db      	ldr	r3, [r3, #12]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d019      	beq.n	800b4e8 <HAL_RCC_OscConfig+0x288>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b4b4:	f7ff fb94 	bl	800abe0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4b8:	f7fa fe90 	bl	80061dc <HAL_GetTick>
 800b4bc:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800b4be:	e008      	b.n	800b4d2 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b4c0:	f7fa fe8c 	bl	80061dc <HAL_GetTick>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	69fb      	ldr	r3, [r7, #28]
 800b4c8:	1ad3      	subs	r3, r2, r3
 800b4ca:	2b02      	cmp	r3, #2
 800b4cc:	d901      	bls.n	800b4d2 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800b4ce:	2303      	movs	r3, #3
 800b4d0:	e21b      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSI_IsReady() == 0U)
 800b4d2:	f7ff fba3 	bl	800ac1c <LL_RCC_HSI_IsReady>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d0f1      	beq.n	800b4c0 <HAL_RCC_OscConfig+0x260>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	691b      	ldr	r3, [r3, #16]
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f7ff fbad 	bl	800ac40 <LL_RCC_HSI_SetCalibTrimming>
 800b4e6:	e013      	b.n	800b510 <HAL_RCC_OscConfig+0x2b0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b4e8:	f7ff fb89 	bl	800abfe <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4ec:	f7fa fe76 	bl	80061dc <HAL_GetTick>
 800b4f0:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800b4f2:	e008      	b.n	800b506 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b4f4:	f7fa fe72 	bl	80061dc <HAL_GetTick>
 800b4f8:	4602      	mov	r2, r0
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	1ad3      	subs	r3, r2, r3
 800b4fe:	2b02      	cmp	r3, #2
 800b500:	d901      	bls.n	800b506 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800b502:	2303      	movs	r3, #3
 800b504:	e201      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSI_IsReady() != 0U)
 800b506:	f7ff fb89 	bl	800ac1c <LL_RCC_HSI_IsReady>
 800b50a:	4603      	mov	r3, r0
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d1f1      	bne.n	800b4f4 <HAL_RCC_OscConfig+0x294>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f003 0308 	and.w	r3, r3, #8
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d106      	bne.n	800b52a <HAL_RCC_OscConfig+0x2ca>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800b524:	2b00      	cmp	r3, #0
 800b526:	f000 80a2 	beq.w	800b66e <HAL_RCC_OscConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	695b      	ldr	r3, [r3, #20]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d075      	beq.n	800b61e <HAL_RCC_OscConfig+0x3be>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f003 0310 	and.w	r3, r3, #16
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d046      	beq.n	800b5cc <HAL_RCC_OscConfig+0x36c>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800b53e:	f7ff fc40 	bl	800adc2 <LL_RCC_LSI1_IsReady>
 800b542:	4603      	mov	r3, r0
 800b544:	2b00      	cmp	r3, #0
 800b546:	d113      	bne.n	800b570 <HAL_RCC_OscConfig+0x310>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800b548:	f7ff fc19 	bl	800ad7e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b54c:	f7fa fe46 	bl	80061dc <HAL_GetTick>
 800b550:	61f8      	str	r0, [r7, #28]

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800b552:	e008      	b.n	800b566 <HAL_RCC_OscConfig+0x306>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800b554:	f7fa fe42 	bl	80061dc <HAL_GetTick>
 800b558:	4602      	mov	r2, r0
 800b55a:	69fb      	ldr	r3, [r7, #28]
 800b55c:	1ad3      	subs	r3, r2, r3
 800b55e:	2b02      	cmp	r3, #2
 800b560:	d901      	bls.n	800b566 <HAL_RCC_OscConfig+0x306>
            {
              return HAL_TIMEOUT;
 800b562:	2303      	movs	r3, #3
 800b564:	e1d1      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800b566:	f7ff fc2c 	bl	800adc2 <LL_RCC_LSI1_IsReady>
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d0f1      	beq.n	800b554 <HAL_RCC_OscConfig+0x2f4>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800b570:	f7ff fc39 	bl	800ade6 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b574:	f7fa fe32 	bl	80061dc <HAL_GetTick>
 800b578:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800b57a:	e008      	b.n	800b58e <HAL_RCC_OscConfig+0x32e>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800b57c:	f7fa fe2e 	bl	80061dc <HAL_GetTick>
 800b580:	4602      	mov	r2, r0
 800b582:	69fb      	ldr	r3, [r7, #28]
 800b584:	1ad3      	subs	r3, r2, r3
 800b586:	2b03      	cmp	r3, #3
 800b588:	d901      	bls.n	800b58e <HAL_RCC_OscConfig+0x32e>
          {
            return HAL_TIMEOUT;
 800b58a:	2303      	movs	r3, #3
 800b58c:	e1bd      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800b58e:	f7ff fc4c 	bl	800ae2a <LL_RCC_LSI2_IsReady>
 800b592:	4603      	mov	r3, r0
 800b594:	2b00      	cmp	r3, #0
 800b596:	d0f1      	beq.n	800b57c <HAL_RCC_OscConfig+0x31c>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	699b      	ldr	r3, [r3, #24]
 800b59c:	4618      	mov	r0, r3
 800b59e:	f7ff fc56 	bl	800ae4e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800b5a2:	f7ff fbfd 	bl	800ada0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5a6:	f7fa fe19 	bl	80061dc <HAL_GetTick>
 800b5aa:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800b5ac:	e008      	b.n	800b5c0 <HAL_RCC_OscConfig+0x360>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800b5ae:	f7fa fe15 	bl	80061dc <HAL_GetTick>
 800b5b2:	4602      	mov	r2, r0
 800b5b4:	69fb      	ldr	r3, [r7, #28]
 800b5b6:	1ad3      	subs	r3, r2, r3
 800b5b8:	2b02      	cmp	r3, #2
 800b5ba:	d901      	bls.n	800b5c0 <HAL_RCC_OscConfig+0x360>
          {
            return HAL_TIMEOUT;
 800b5bc:	2303      	movs	r3, #3
 800b5be:	e1a4      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800b5c0:	f7ff fbff 	bl	800adc2 <LL_RCC_LSI1_IsReady>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d1f1      	bne.n	800b5ae <HAL_RCC_OscConfig+0x34e>
 800b5ca:	e050      	b.n	800b66e <HAL_RCC_OscConfig+0x40e>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800b5cc:	f7ff fbd7 	bl	800ad7e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5d0:	f7fa fe04 	bl	80061dc <HAL_GetTick>
 800b5d4:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800b5d6:	e00b      	b.n	800b5f0 <HAL_RCC_OscConfig+0x390>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800b5d8:	f7fa fe00 	bl	80061dc <HAL_GetTick>
 800b5dc:	4602      	mov	r2, r0
 800b5de:	69fb      	ldr	r3, [r7, #28]
 800b5e0:	1ad3      	subs	r3, r2, r3
 800b5e2:	2b02      	cmp	r3, #2
 800b5e4:	d904      	bls.n	800b5f0 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 800b5e6:	2303      	movs	r3, #3
 800b5e8:	e18f      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
 800b5ea:	bf00      	nop
 800b5ec:	2000007c 	.word	0x2000007c
        while (LL_RCC_LSI1_IsReady() == 0U)
 800b5f0:	f7ff fbe7 	bl	800adc2 <LL_RCC_LSI1_IsReady>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d0ee      	beq.n	800b5d8 <HAL_RCC_OscConfig+0x378>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800b5fa:	f7ff fc05 	bl	800ae08 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800b5fe:	e008      	b.n	800b612 <HAL_RCC_OscConfig+0x3b2>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800b600:	f7fa fdec 	bl	80061dc <HAL_GetTick>
 800b604:	4602      	mov	r2, r0
 800b606:	69fb      	ldr	r3, [r7, #28]
 800b608:	1ad3      	subs	r3, r2, r3
 800b60a:	2b03      	cmp	r3, #3
 800b60c:	d901      	bls.n	800b612 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 800b60e:	2303      	movs	r3, #3
 800b610:	e17b      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800b612:	f7ff fc0a 	bl	800ae2a <LL_RCC_LSI2_IsReady>
 800b616:	4603      	mov	r3, r0
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d1f1      	bne.n	800b600 <HAL_RCC_OscConfig+0x3a0>
 800b61c:	e027      	b.n	800b66e <HAL_RCC_OscConfig+0x40e>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800b61e:	f7ff fbf3 	bl	800ae08 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b622:	f7fa fddb 	bl	80061dc <HAL_GetTick>
 800b626:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800b628:	e008      	b.n	800b63c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800b62a:	f7fa fdd7 	bl	80061dc <HAL_GetTick>
 800b62e:	4602      	mov	r2, r0
 800b630:	69fb      	ldr	r3, [r7, #28]
 800b632:	1ad3      	subs	r3, r2, r3
 800b634:	2b03      	cmp	r3, #3
 800b636:	d901      	bls.n	800b63c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 800b638:	2303      	movs	r3, #3
 800b63a:	e166      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800b63c:	f7ff fbf5 	bl	800ae2a <LL_RCC_LSI2_IsReady>
 800b640:	4603      	mov	r3, r0
 800b642:	2b00      	cmp	r3, #0
 800b644:	d1f1      	bne.n	800b62a <HAL_RCC_OscConfig+0x3ca>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800b646:	f7ff fbab 	bl	800ada0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b64a:	f7fa fdc7 	bl	80061dc <HAL_GetTick>
 800b64e:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800b650:	e008      	b.n	800b664 <HAL_RCC_OscConfig+0x404>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800b652:	f7fa fdc3 	bl	80061dc <HAL_GetTick>
 800b656:	4602      	mov	r2, r0
 800b658:	69fb      	ldr	r3, [r7, #28]
 800b65a:	1ad3      	subs	r3, r2, r3
 800b65c:	2b02      	cmp	r3, #2
 800b65e:	d901      	bls.n	800b664 <HAL_RCC_OscConfig+0x404>
        {
          return HAL_TIMEOUT;
 800b660:	2303      	movs	r3, #3
 800b662:	e152      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800b664:	f7ff fbad 	bl	800adc2 <LL_RCC_LSI1_IsReady>
 800b668:	4603      	mov	r3, r0
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d1f1      	bne.n	800b652 <HAL_RCC_OscConfig+0x3f2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	f003 0304 	and.w	r3, r3, #4
 800b676:	2b00      	cmp	r3, #0
 800b678:	d05b      	beq.n	800b732 <HAL_RCC_OscConfig+0x4d2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b67a:	4ba6      	ldr	r3, [pc, #664]	; (800b914 <HAL_RCC_OscConfig+0x6b4>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b682:	2b00      	cmp	r3, #0
 800b684:	d114      	bne.n	800b6b0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800b686:	f7ff f9b1 	bl	800a9ec <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b68a:	f7fa fda7 	bl	80061dc <HAL_GetTick>
 800b68e:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b690:	e008      	b.n	800b6a4 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b692:	f7fa fda3 	bl	80061dc <HAL_GetTick>
 800b696:	4602      	mov	r2, r0
 800b698:	69fb      	ldr	r3, [r7, #28]
 800b69a:	1ad3      	subs	r3, r2, r3
 800b69c:	2b02      	cmp	r3, #2
 800b69e:	d901      	bls.n	800b6a4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800b6a0:	2303      	movs	r3, #3
 800b6a2:	e132      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b6a4:	4b9b      	ldr	r3, [pc, #620]	; (800b914 <HAL_RCC_OscConfig+0x6b4>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d0f0      	beq.n	800b692 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	689b      	ldr	r3, [r3, #8]
 800b6b4:	2b01      	cmp	r3, #1
 800b6b6:	d102      	bne.n	800b6be <HAL_RCC_OscConfig+0x45e>
 800b6b8:	f7ff fb0b 	bl	800acd2 <LL_RCC_LSE_Enable>
 800b6bc:	e00c      	b.n	800b6d8 <HAL_RCC_OscConfig+0x478>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	689b      	ldr	r3, [r3, #8]
 800b6c2:	2b05      	cmp	r3, #5
 800b6c4:	d104      	bne.n	800b6d0 <HAL_RCC_OscConfig+0x470>
 800b6c6:	f7ff fb26 	bl	800ad16 <LL_RCC_LSE_EnableBypass>
 800b6ca:	f7ff fb02 	bl	800acd2 <LL_RCC_LSE_Enable>
 800b6ce:	e003      	b.n	800b6d8 <HAL_RCC_OscConfig+0x478>
 800b6d0:	f7ff fb10 	bl	800acf4 <LL_RCC_LSE_Disable>
 800b6d4:	f7ff fb30 	bl	800ad38 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	689b      	ldr	r3, [r3, #8]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d014      	beq.n	800b70a <HAL_RCC_OscConfig+0x4aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6e0:	f7fa fd7c 	bl	80061dc <HAL_GetTick>
 800b6e4:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800b6e6:	e00a      	b.n	800b6fe <HAL_RCC_OscConfig+0x49e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b6e8:	f7fa fd78 	bl	80061dc <HAL_GetTick>
 800b6ec:	4602      	mov	r2, r0
 800b6ee:	69fb      	ldr	r3, [r7, #28]
 800b6f0:	1ad3      	subs	r3, r2, r3
 800b6f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d901      	bls.n	800b6fe <HAL_RCC_OscConfig+0x49e>
        {
          return HAL_TIMEOUT;
 800b6fa:	2303      	movs	r3, #3
 800b6fc:	e105      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSE_IsReady() == 0U)
 800b6fe:	f7ff fb2c 	bl	800ad5a <LL_RCC_LSE_IsReady>
 800b702:	4603      	mov	r3, r0
 800b704:	2b00      	cmp	r3, #0
 800b706:	d0ef      	beq.n	800b6e8 <HAL_RCC_OscConfig+0x488>
 800b708:	e013      	b.n	800b732 <HAL_RCC_OscConfig+0x4d2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b70a:	f7fa fd67 	bl	80061dc <HAL_GetTick>
 800b70e:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800b710:	e00a      	b.n	800b728 <HAL_RCC_OscConfig+0x4c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b712:	f7fa fd63 	bl	80061dc <HAL_GetTick>
 800b716:	4602      	mov	r2, r0
 800b718:	69fb      	ldr	r3, [r7, #28]
 800b71a:	1ad3      	subs	r3, r2, r3
 800b71c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b720:	4293      	cmp	r3, r2
 800b722:	d901      	bls.n	800b728 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800b724:	2303      	movs	r3, #3
 800b726:	e0f0      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSE_IsReady() != 0U)
 800b728:	f7ff fb17 	bl	800ad5a <LL_RCC_LSE_IsReady>
 800b72c:	4603      	mov	r3, r0
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d1ef      	bne.n	800b712 <HAL_RCC_OscConfig+0x4b2>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d02c      	beq.n	800b798 <HAL_RCC_OscConfig+0x538>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b742:	2b00      	cmp	r3, #0
 800b744:	d014      	beq.n	800b770 <HAL_RCC_OscConfig+0x510>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b746:	f7ff fa90 	bl	800ac6a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b74a:	f7fa fd47 	bl	80061dc <HAL_GetTick>
 800b74e:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800b750:	e008      	b.n	800b764 <HAL_RCC_OscConfig+0x504>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b752:	f7fa fd43 	bl	80061dc <HAL_GetTick>
 800b756:	4602      	mov	r2, r0
 800b758:	69fb      	ldr	r3, [r7, #28]
 800b75a:	1ad3      	subs	r3, r2, r3
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	d901      	bls.n	800b764 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 800b760:	2303      	movs	r3, #3
 800b762:	e0d2      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800b764:	f7ff faa3 	bl	800acae <LL_RCC_HSI48_IsReady>
 800b768:	4603      	mov	r3, r0
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d0f1      	beq.n	800b752 <HAL_RCC_OscConfig+0x4f2>
 800b76e:	e013      	b.n	800b798 <HAL_RCC_OscConfig+0x538>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b770:	f7ff fa8c 	bl	800ac8c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b774:	f7fa fd32 	bl	80061dc <HAL_GetTick>
 800b778:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800b77a:	e008      	b.n	800b78e <HAL_RCC_OscConfig+0x52e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b77c:	f7fa fd2e 	bl	80061dc <HAL_GetTick>
 800b780:	4602      	mov	r2, r0
 800b782:	69fb      	ldr	r3, [r7, #28]
 800b784:	1ad3      	subs	r3, r2, r3
 800b786:	2b02      	cmp	r3, #2
 800b788:	d901      	bls.n	800b78e <HAL_RCC_OscConfig+0x52e>
        {
          return HAL_TIMEOUT;
 800b78a:	2303      	movs	r3, #3
 800b78c:	e0bd      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800b78e:	f7ff fa8e 	bl	800acae <LL_RCC_HSI48_IsReady>
 800b792:	4603      	mov	r3, r0
 800b794:	2b00      	cmp	r3, #0
 800b796:	d1f1      	bne.n	800b77c <HAL_RCC_OscConfig+0x51c>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	f000 80b3 	beq.w	800b908 <HAL_RCC_OscConfig+0x6a8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b7a2:	f7ff fbec 	bl	800af7e <LL_RCC_GetSysClkSource>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	2b0c      	cmp	r3, #12
 800b7aa:	d076      	beq.n	800b89a <HAL_RCC_OscConfig+0x63a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7b0:	2b02      	cmp	r3, #2
 800b7b2:	d14b      	bne.n	800b84c <HAL_RCC_OscConfig+0x5ec>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b7b4:	f7ff fca6 	bl	800b104 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7b8:	f7fa fd10 	bl	80061dc <HAL_GetTick>
 800b7bc:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800b7be:	e008      	b.n	800b7d2 <HAL_RCC_OscConfig+0x572>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b7c0:	f7fa fd0c 	bl	80061dc <HAL_GetTick>
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	69fb      	ldr	r3, [r7, #28]
 800b7c8:	1ad3      	subs	r3, r2, r3
 800b7ca:	2b02      	cmp	r3, #2
 800b7cc:	d901      	bls.n	800b7d2 <HAL_RCC_OscConfig+0x572>
          {
            return HAL_TIMEOUT;
 800b7ce:	2303      	movs	r3, #3
 800b7d0:	e09b      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() != 0U)
 800b7d2:	f7ff fca6 	bl	800b122 <LL_RCC_PLL_IsReady>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d1f1      	bne.n	800b7c0 <HAL_RCC_OscConfig+0x560>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b7dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7e0:	68da      	ldr	r2, [r3, #12]
 800b7e2:	4b4d      	ldr	r3, [pc, #308]	; (800b918 <HAL_RCC_OscConfig+0x6b8>)
 800b7e4:	4013      	ands	r3, r2
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b7ea:	687a      	ldr	r2, [r7, #4]
 800b7ec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b7ee:	4311      	orrs	r1, r2
 800b7f0:	687a      	ldr	r2, [r7, #4]
 800b7f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b7f4:	0212      	lsls	r2, r2, #8
 800b7f6:	4311      	orrs	r1, r2
 800b7f8:	687a      	ldr	r2, [r7, #4]
 800b7fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b7fc:	4311      	orrs	r1, r2
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b802:	4311      	orrs	r1, r2
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b808:	430a      	orrs	r2, r1
 800b80a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b80e:	4313      	orrs	r3, r2
 800b810:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b812:	f7ff fc68 	bl	800b0e6 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b816:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b81a:	68db      	ldr	r3, [r3, #12]
 800b81c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b824:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b826:	f7fa fcd9 	bl	80061dc <HAL_GetTick>
 800b82a:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800b82c:	e008      	b.n	800b840 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b82e:	f7fa fcd5 	bl	80061dc <HAL_GetTick>
 800b832:	4602      	mov	r2, r0
 800b834:	69fb      	ldr	r3, [r7, #28]
 800b836:	1ad3      	subs	r3, r2, r3
 800b838:	2b02      	cmp	r3, #2
 800b83a:	d901      	bls.n	800b840 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 800b83c:	2303      	movs	r3, #3
 800b83e:	e064      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() == 0U)
 800b840:	f7ff fc6f 	bl	800b122 <LL_RCC_PLL_IsReady>
 800b844:	4603      	mov	r3, r0
 800b846:	2b00      	cmp	r3, #0
 800b848:	d0f1      	beq.n	800b82e <HAL_RCC_OscConfig+0x5ce>
 800b84a:	e05d      	b.n	800b908 <HAL_RCC_OscConfig+0x6a8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b84c:	f7ff fc5a 	bl	800b104 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800b850:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b854:	68db      	ldr	r3, [r3, #12]
 800b856:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b85a:	f023 0303 	bic.w	r3, r3, #3
 800b85e:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 800b860:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b864:	68db      	ldr	r3, [r3, #12]
 800b866:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b86a:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800b86e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b872:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b874:	f7fa fcb2 	bl	80061dc <HAL_GetTick>
 800b878:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800b87a:	e008      	b.n	800b88e <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b87c:	f7fa fcae 	bl	80061dc <HAL_GetTick>
 800b880:	4602      	mov	r2, r0
 800b882:	69fb      	ldr	r3, [r7, #28]
 800b884:	1ad3      	subs	r3, r2, r3
 800b886:	2b02      	cmp	r3, #2
 800b888:	d901      	bls.n	800b88e <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 800b88a:	2303      	movs	r3, #3
 800b88c:	e03d      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() != 0U)
 800b88e:	f7ff fc48 	bl	800b122 <LL_RCC_PLL_IsReady>
 800b892:	4603      	mov	r3, r0
 800b894:	2b00      	cmp	r3, #0
 800b896:	d1f1      	bne.n	800b87c <HAL_RCC_OscConfig+0x61c>
 800b898:	e036      	b.n	800b908 <HAL_RCC_OscConfig+0x6a8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b89e:	2b01      	cmp	r3, #1
 800b8a0:	d101      	bne.n	800b8a6 <HAL_RCC_OscConfig+0x646>
      {
        return HAL_ERROR;
 800b8a2:	2301      	movs	r3, #1
 800b8a4:	e031      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800b8a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b8aa:	68db      	ldr	r3, [r3, #12]
 800b8ac:	60bb      	str	r3, [r7, #8]

        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	f003 0203 	and.w	r2, r3, #3
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d123      	bne.n	800b904 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b8c6:	429a      	cmp	r2, r3
 800b8c8:	d11c      	bne.n	800b904 <HAL_RCC_OscConfig+0x6a4>
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	0a1b      	lsrs	r3, r3, #8
 800b8ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	d114      	bne.n	800b904 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d10d      	bne.n	800b904 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b8f2:	429a      	cmp	r2, r3
 800b8f4:	d106      	bne.n	800b904 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800b900:	429a      	cmp	r2, r3
 800b902:	d001      	beq.n	800b908 <HAL_RCC_OscConfig+0x6a8>
        {
          return HAL_ERROR;
 800b904:	2301      	movs	r3, #1
 800b906:	e000      	b.n	800b90a <HAL_RCC_OscConfig+0x6aa>
        }
      }
    }
  }
  return HAL_OK;
 800b908:	2300      	movs	r3, #0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	372c      	adds	r7, #44	; 0x2c
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd90      	pop	{r4, r7, pc}
 800b912:	bf00      	nop
 800b914:	58000400 	.word	0x58000400
 800b918:	11c1808c 	.word	0x11c1808c

0800b91c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b084      	sub	sp, #16
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
 800b924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d101      	bne.n	800b930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b92c:	2301      	movs	r3, #1
 800b92e:	e12a      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b930:	4b97      	ldr	r3, [pc, #604]	; (800bb90 <HAL_RCC_ClockConfig+0x274>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f003 0307 	and.w	r3, r3, #7
 800b938:	683a      	ldr	r2, [r7, #0]
 800b93a:	429a      	cmp	r2, r3
 800b93c:	d91b      	bls.n	800b976 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b93e:	4b94      	ldr	r3, [pc, #592]	; (800bb90 <HAL_RCC_ClockConfig+0x274>)
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	f023 0207 	bic.w	r2, r3, #7
 800b946:	4992      	ldr	r1, [pc, #584]	; (800bb90 <HAL_RCC_ClockConfig+0x274>)
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	4313      	orrs	r3, r2
 800b94c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b94e:	f7fa fc45 	bl	80061dc <HAL_GetTick>
 800b952:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b954:	e008      	b.n	800b968 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b956:	f7fa fc41 	bl	80061dc <HAL_GetTick>
 800b95a:	4602      	mov	r2, r0
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	1ad3      	subs	r3, r2, r3
 800b960:	2b02      	cmp	r3, #2
 800b962:	d901      	bls.n	800b968 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800b964:	2303      	movs	r3, #3
 800b966:	e10e      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b968:	4b89      	ldr	r3, [pc, #548]	; (800bb90 <HAL_RCC_ClockConfig+0x274>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f003 0307 	and.w	r3, r3, #7
 800b970:	683a      	ldr	r2, [r7, #0]
 800b972:	429a      	cmp	r2, r3
 800b974:	d1ef      	bne.n	800b956 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f003 0302 	and.w	r3, r3, #2
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d016      	beq.n	800b9b0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	689b      	ldr	r3, [r3, #8]
 800b986:	4618      	mov	r0, r3
 800b988:	f7ff fb05 	bl	800af96 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b98c:	f7fa fc26 	bl	80061dc <HAL_GetTick>
 800b990:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b992:	e008      	b.n	800b9a6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b994:	f7fa fc22 	bl	80061dc <HAL_GetTick>
 800b998:	4602      	mov	r2, r0
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	1ad3      	subs	r3, r2, r3
 800b99e:	2b02      	cmp	r3, #2
 800b9a0:	d901      	bls.n	800b9a6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800b9a2:	2303      	movs	r3, #3
 800b9a4:	e0ef      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b9a6:	f7ff fbff 	bl	800b1a8 <LL_RCC_IsActiveFlag_HPRE>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d0f1      	beq.n	800b994 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f003 0320 	and.w	r3, r3, #32
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d016      	beq.n	800b9ea <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	695b      	ldr	r3, [r3, #20]
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f7ff fafc 	bl	800afbe <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b9c6:	f7fa fc09 	bl	80061dc <HAL_GetTick>
 800b9ca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b9cc:	e008      	b.n	800b9e0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b9ce:	f7fa fc05 	bl	80061dc <HAL_GetTick>
 800b9d2:	4602      	mov	r2, r0
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	1ad3      	subs	r3, r2, r3
 800b9d8:	2b02      	cmp	r3, #2
 800b9da:	d901      	bls.n	800b9e0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800b9dc:	2303      	movs	r3, #3
 800b9de:	e0d2      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b9e0:	f7ff fbf4 	bl	800b1cc <LL_RCC_IsActiveFlag_C2HPRE>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d0f1      	beq.n	800b9ce <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d016      	beq.n	800ba24 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	699b      	ldr	r3, [r3, #24]
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f7ff faf5 	bl	800afea <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ba00:	f7fa fbec 	bl	80061dc <HAL_GetTick>
 800ba04:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800ba06:	e008      	b.n	800ba1a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ba08:	f7fa fbe8 	bl	80061dc <HAL_GetTick>
 800ba0c:	4602      	mov	r2, r0
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	1ad3      	subs	r3, r2, r3
 800ba12:	2b02      	cmp	r3, #2
 800ba14:	d901      	bls.n	800ba1a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800ba16:	2303      	movs	r3, #3
 800ba18:	e0b5      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800ba1a:	f7ff fbea 	bl	800b1f2 <LL_RCC_IsActiveFlag_SHDHPRE>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d0f1      	beq.n	800ba08 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f003 0304 	and.w	r3, r3, #4
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d016      	beq.n	800ba5e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	68db      	ldr	r3, [r3, #12]
 800ba34:	4618      	mov	r0, r3
 800ba36:	f7ff faef 	bl	800b018 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ba3a:	f7fa fbcf 	bl	80061dc <HAL_GetTick>
 800ba3e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800ba40:	e008      	b.n	800ba54 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ba42:	f7fa fbcb 	bl	80061dc <HAL_GetTick>
 800ba46:	4602      	mov	r2, r0
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	1ad3      	subs	r3, r2, r3
 800ba4c:	2b02      	cmp	r3, #2
 800ba4e:	d901      	bls.n	800ba54 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800ba50:	2303      	movs	r3, #3
 800ba52:	e098      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800ba54:	f7ff fbe0 	bl	800b218 <LL_RCC_IsActiveFlag_PPRE1>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d0f1      	beq.n	800ba42 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f003 0308 	and.w	r3, r3, #8
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d017      	beq.n	800ba9a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	691b      	ldr	r3, [r3, #16]
 800ba6e:	00db      	lsls	r3, r3, #3
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7ff fae5 	bl	800b040 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ba76:	f7fa fbb1 	bl	80061dc <HAL_GetTick>
 800ba7a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ba7c:	e008      	b.n	800ba90 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ba7e:	f7fa fbad 	bl	80061dc <HAL_GetTick>
 800ba82:	4602      	mov	r2, r0
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	1ad3      	subs	r3, r2, r3
 800ba88:	2b02      	cmp	r3, #2
 800ba8a:	d901      	bls.n	800ba90 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800ba8c:	2303      	movs	r3, #3
 800ba8e:	e07a      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ba90:	f7ff fbd4 	bl	800b23c <LL_RCC_IsActiveFlag_PPRE2>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d0f1      	beq.n	800ba7e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	f003 0301 	and.w	r3, r3, #1
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d043      	beq.n	800bb2e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	685b      	ldr	r3, [r3, #4]
 800baaa:	2b02      	cmp	r3, #2
 800baac:	d106      	bne.n	800babc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800baae:	f7ff f885 	bl	800abbc <LL_RCC_HSE_IsReady>
 800bab2:	4603      	mov	r3, r0
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d11e      	bne.n	800baf6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800bab8:	2301      	movs	r3, #1
 800baba:	e064      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	685b      	ldr	r3, [r3, #4]
 800bac0:	2b03      	cmp	r3, #3
 800bac2:	d106      	bne.n	800bad2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800bac4:	f7ff fb2d 	bl	800b122 <LL_RCC_PLL_IsReady>
 800bac8:	4603      	mov	r3, r0
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d113      	bne.n	800baf6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800bace:	2301      	movs	r3, #1
 800bad0:	e059      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	685b      	ldr	r3, [r3, #4]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d106      	bne.n	800bae8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800bada:	f7ff f9ed 	bl	800aeb8 <LL_RCC_MSI_IsReady>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d108      	bne.n	800baf6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800bae4:	2301      	movs	r3, #1
 800bae6:	e04e      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800bae8:	f7ff f898 	bl	800ac1c <LL_RCC_HSI_IsReady>
 800baec:	4603      	mov	r3, r0
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d101      	bne.n	800baf6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800baf2:	2301      	movs	r3, #1
 800baf4:	e047      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	685b      	ldr	r3, [r3, #4]
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7ff fa2b 	bl	800af56 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb00:	f7fa fb6c 	bl	80061dc <HAL_GetTick>
 800bb04:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb06:	e00a      	b.n	800bb1e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb08:	f7fa fb68 	bl	80061dc <HAL_GetTick>
 800bb0c:	4602      	mov	r2, r0
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	1ad3      	subs	r3, r2, r3
 800bb12:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb16:	4293      	cmp	r3, r2
 800bb18:	d901      	bls.n	800bb1e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800bb1a:	2303      	movs	r3, #3
 800bb1c:	e033      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb1e:	f7ff fa2e 	bl	800af7e <LL_RCC_GetSysClkSource>
 800bb22:	4602      	mov	r2, r0
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	009b      	lsls	r3, r3, #2
 800bb2a:	429a      	cmp	r2, r3
 800bb2c:	d1ec      	bne.n	800bb08 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bb2e:	4b18      	ldr	r3, [pc, #96]	; (800bb90 <HAL_RCC_ClockConfig+0x274>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f003 0307 	and.w	r3, r3, #7
 800bb36:	683a      	ldr	r2, [r7, #0]
 800bb38:	429a      	cmp	r2, r3
 800bb3a:	d21b      	bcs.n	800bb74 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb3c:	4b14      	ldr	r3, [pc, #80]	; (800bb90 <HAL_RCC_ClockConfig+0x274>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f023 0207 	bic.w	r2, r3, #7
 800bb44:	4912      	ldr	r1, [pc, #72]	; (800bb90 <HAL_RCC_ClockConfig+0x274>)
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	4313      	orrs	r3, r2
 800bb4a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb4c:	f7fa fb46 	bl	80061dc <HAL_GetTick>
 800bb50:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb52:	e008      	b.n	800bb66 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800bb54:	f7fa fb42 	bl	80061dc <HAL_GetTick>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	1ad3      	subs	r3, r2, r3
 800bb5e:	2b02      	cmp	r3, #2
 800bb60:	d901      	bls.n	800bb66 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800bb62:	2303      	movs	r3, #3
 800bb64:	e00f      	b.n	800bb86 <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb66:	4b0a      	ldr	r3, [pc, #40]	; (800bb90 <HAL_RCC_ClockConfig+0x274>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f003 0307 	and.w	r3, r3, #7
 800bb6e:	683a      	ldr	r2, [r7, #0]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d1ef      	bne.n	800bb54 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClockUpdate();
 800bb74:	f7f9 fcbc 	bl	80054f0 <SystemCoreClockUpdate>
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800bb78:	f7fa fb3c 	bl	80061f4 <HAL_GetTickPrio>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f7f9 fb90 	bl	80052a4 <HAL_InitTick>
 800bb84:	4603      	mov	r3, r0
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	3710      	adds	r7, #16
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}
 800bb8e:	bf00      	nop
 800bb90:	58004000 	.word	0x58004000

0800bb94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bb94:	b590      	push	{r4, r7, lr}
 800bb96:	b085      	sub	sp, #20
 800bb98:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bb9a:	f7ff f9f0 	bl	800af7e <LL_RCC_GetSysClkSource>
 800bb9e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d10a      	bne.n	800bbbc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800bba6:	f7ff f9ac 	bl	800af02 <LL_RCC_MSI_GetRange>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	091b      	lsrs	r3, r3, #4
 800bbae:	f003 030f 	and.w	r3, r3, #15
 800bbb2:	4a2a      	ldr	r2, [pc, #168]	; (800bc5c <HAL_RCC_GetSysClockFreq+0xc8>)
 800bbb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbb8:	60fb      	str	r3, [r7, #12]
 800bbba:	e04a      	b.n	800bc52 <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2b04      	cmp	r3, #4
 800bbc0:	d102      	bne.n	800bbc8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bbc2:	4b27      	ldr	r3, [pc, #156]	; (800bc60 <HAL_RCC_GetSysClockFreq+0xcc>)
 800bbc4:	60fb      	str	r3, [r7, #12]
 800bbc6:	e044      	b.n	800bc52 <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2b08      	cmp	r3, #8
 800bbcc:	d10a      	bne.n	800bbe4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800bbce:	f7fe ffa7 	bl	800ab20 <LL_RCC_HSE_IsEnabledDiv2>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d102      	bne.n	800bbde <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800bbd8:	4b21      	ldr	r3, [pc, #132]	; (800bc60 <HAL_RCC_GetSysClockFreq+0xcc>)
 800bbda:	60fb      	str	r3, [r7, #12]
 800bbdc:	e039      	b.n	800bc52 <HAL_RCC_GetSysClockFreq+0xbe>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800bbde:	4b21      	ldr	r3, [pc, #132]	; (800bc64 <HAL_RCC_GetSysClockFreq+0xd0>)
 800bbe0:	60fb      	str	r3, [r7, #12]
 800bbe2:	e036      	b.n	800bc52 <HAL_RCC_GetSysClockFreq+0xbe>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800bbe4:	f7ff fad4 	bl	800b190 <LL_RCC_PLL_GetMainSource>
 800bbe8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	2b02      	cmp	r3, #2
 800bbee:	d002      	beq.n	800bbf6 <HAL_RCC_GetSysClockFreq+0x62>
 800bbf0:	2b03      	cmp	r3, #3
 800bbf2:	d003      	beq.n	800bbfc <HAL_RCC_GetSysClockFreq+0x68>
 800bbf4:	e00d      	b.n	800bc12 <HAL_RCC_GetSysClockFreq+0x7e>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800bbf6:	4b1a      	ldr	r3, [pc, #104]	; (800bc60 <HAL_RCC_GetSysClockFreq+0xcc>)
 800bbf8:	60bb      	str	r3, [r7, #8]
        break;
 800bbfa:	e015      	b.n	800bc28 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800bbfc:	f7fe ff90 	bl	800ab20 <LL_RCC_HSE_IsEnabledDiv2>
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b01      	cmp	r3, #1
 800bc04:	d102      	bne.n	800bc0c <HAL_RCC_GetSysClockFreq+0x78>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800bc06:	4b16      	ldr	r3, [pc, #88]	; (800bc60 <HAL_RCC_GetSysClockFreq+0xcc>)
 800bc08:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800bc0a:	e00d      	b.n	800bc28 <HAL_RCC_GetSysClockFreq+0x94>
          pllinputfreq = HSE_VALUE;
 800bc0c:	4b15      	ldr	r3, [pc, #84]	; (800bc64 <HAL_RCC_GetSysClockFreq+0xd0>)
 800bc0e:	60bb      	str	r3, [r7, #8]
        break;
 800bc10:	e00a      	b.n	800bc28 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800bc12:	f7ff f976 	bl	800af02 <LL_RCC_MSI_GetRange>
 800bc16:	4603      	mov	r3, r0
 800bc18:	091b      	lsrs	r3, r3, #4
 800bc1a:	f003 030f 	and.w	r3, r3, #15
 800bc1e:	4a0f      	ldr	r2, [pc, #60]	; (800bc5c <HAL_RCC_GetSysClockFreq+0xc8>)
 800bc20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc24:	60bb      	str	r3, [r7, #8]
        break;
 800bc26:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 800bc28:	f7ff fa8d 	bl	800b146 <LL_RCC_PLL_GetN>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	fb03 f402 	mul.w	r4, r3, r2
 800bc34:	f7ff faa0 	bl	800b178 <LL_RCC_PLL_GetDivider>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	091b      	lsrs	r3, r3, #4
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	fbb4 f4f3 	udiv	r4, r4, r3
 800bc42:	f7ff fa8d 	bl	800b160 <LL_RCC_PLL_GetR>
 800bc46:	4603      	mov	r3, r0
 800bc48:	0f5b      	lsrs	r3, r3, #29
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	fbb4 f3f3 	udiv	r3, r4, r3
 800bc50:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 800bc52:	68fb      	ldr	r3, [r7, #12]
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3714      	adds	r7, #20
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd90      	pop	{r4, r7, pc}
 800bc5c:	08018c3c 	.word	0x08018c3c
 800bc60:	00f42400 	.word	0x00f42400
 800bc64:	01e84800 	.word	0x01e84800

0800bc68 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bc68:	b598      	push	{r3, r4, r7, lr}
 800bc6a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800bc6c:	f7ff ff92 	bl	800bb94 <HAL_RCC_GetSysClockFreq>
 800bc70:	4604      	mov	r4, r0
 800bc72:	f7ff f9f9 	bl	800b068 <LL_RCC_GetAHBPrescaler>
 800bc76:	4603      	mov	r3, r0
 800bc78:	091b      	lsrs	r3, r3, #4
 800bc7a:	f003 030f 	and.w	r3, r3, #15
 800bc7e:	4a03      	ldr	r2, [pc, #12]	; (800bc8c <HAL_RCC_GetHCLKFreq+0x24>)
 800bc80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc84:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	bd98      	pop	{r3, r4, r7, pc}
 800bc8c:	08018bdc 	.word	0x08018bdc

0800bc90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bc90:	b598      	push	{r3, r4, r7, lr}
 800bc92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800bc94:	f7ff ffe8 	bl	800bc68 <HAL_RCC_GetHCLKFreq>
 800bc98:	4604      	mov	r4, r0
 800bc9a:	f7ff fa18 	bl	800b0ce <LL_RCC_GetAPB2Prescaler>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	0adb      	lsrs	r3, r3, #11
 800bca2:	f003 0307 	and.w	r3, r3, #7
 800bca6:	4a04      	ldr	r2, [pc, #16]	; (800bcb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800bca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcac:	f003 031f 	and.w	r3, r3, #31
 800bcb0:	fa24 f303 	lsr.w	r3, r4, r3
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	bd98      	pop	{r3, r4, r7, pc}
 800bcb8:	08018c1c 	.word	0x08018c1c

0800bcbc <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b082      	sub	sp, #8
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
 800bcc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	226f      	movs	r2, #111	; 0x6f
 800bcca:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 800bccc:	f7ff f957 	bl	800af7e <LL_RCC_GetSysClkSource>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800bcd6:	f7ff f9c7 	bl	800b068 <LL_RCC_GetAHBPrescaler>
 800bcda:	4602      	mov	r2, r0
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 800bce0:	f7ff f9e9 	bl	800b0b6 <LL_RCC_GetAPB1Prescaler>
 800bce4:	4602      	mov	r2, r0
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800bcea:	f7ff f9f0 	bl	800b0ce <LL_RCC_GetAPB2Prescaler>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 800bcf4:	f7ff f9c4 	bl	800b080 <LL_C2_RCC_GetAHBPrescaler>
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 800bcfe:	f7ff f9cc 	bl	800b09a <LL_RCC_GetAHB4Prescaler>
 800bd02:	4602      	mov	r2, r0
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800bd08:	4b04      	ldr	r3, [pc, #16]	; (800bd1c <HAL_RCC_GetClockConfig+0x60>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	f003 0207 	and.w	r2, r3, #7
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	601a      	str	r2, [r3, #0]
}
 800bd14:	bf00      	nop
 800bd16:	3708      	adds	r7, #8
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bd80      	pop	{r7, pc}
 800bd1c:	58004000 	.word	0x58004000

0800bd20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800bd20:	b590      	push	{r4, r7, lr}
 800bd22:	b085      	sub	sp, #20
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2bb0      	cmp	r3, #176	; 0xb0
 800bd2c:	d903      	bls.n	800bd36 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800bd2e:	4b15      	ldr	r3, [pc, #84]	; (800bd84 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800bd30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd32:	60fb      	str	r3, [r7, #12]
 800bd34:	e007      	b.n	800bd46 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	091b      	lsrs	r3, r3, #4
 800bd3a:	f003 030f 	and.w	r3, r3, #15
 800bd3e:	4a11      	ldr	r2, [pc, #68]	; (800bd84 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800bd40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd44:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800bd46:	f7ff f9a8 	bl	800b09a <LL_RCC_GetAHB4Prescaler>
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	091b      	lsrs	r3, r3, #4
 800bd4e:	f003 030f 	and.w	r3, r3, #15
 800bd52:	4a0d      	ldr	r2, [pc, #52]	; (800bd88 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800bd54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd58:	68fa      	ldr	r2, [r7, #12]
 800bd5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd5e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	4a0a      	ldr	r2, [pc, #40]	; (800bd8c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800bd64:	fba2 2303 	umull	r2, r3, r2, r3
 800bd68:	0c9c      	lsrs	r4, r3, #18
 800bd6a:	f7fe fe83 	bl	800aa74 <HAL_PWREx_GetVoltageRange>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	4619      	mov	r1, r3
 800bd72:	4620      	mov	r0, r4
 800bd74:	f000 f80c 	bl	800bd90 <RCC_SetFlashLatency>
 800bd78:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3714      	adds	r7, #20
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd90      	pop	{r4, r7, pc}
 800bd82:	bf00      	nop
 800bd84:	08018c3c 	.word	0x08018c3c
 800bd88:	08018bdc 	.word	0x08018bdc
 800bd8c:	431bde83 	.word	0x431bde83

0800bd90 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800bd90:	b590      	push	{r4, r7, lr}
 800bd92:	b093      	sub	sp, #76	; 0x4c
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800bd9a:	4b39      	ldr	r3, [pc, #228]	; (800be80 <RCC_SetFlashLatency+0xf0>)
 800bd9c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800bda0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bda2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800bda6:	4a37      	ldr	r2, [pc, #220]	; (800be84 <RCC_SetFlashLatency+0xf4>)
 800bda8:	f107 031c 	add.w	r3, r7, #28
 800bdac:	ca07      	ldmia	r2, {r0, r1, r2}
 800bdae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800bdb2:	4b35      	ldr	r3, [pc, #212]	; (800be88 <RCC_SetFlashLatency+0xf8>)
 800bdb4:	f107 040c 	add.w	r4, r7, #12
 800bdb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bdba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bdc8:	d11c      	bne.n	800be04 <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800bdca:	2300      	movs	r3, #0
 800bdcc:	643b      	str	r3, [r7, #64]	; 0x40
 800bdce:	e015      	b.n	800bdfc <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800bdd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bdd2:	009b      	lsls	r3, r3, #2
 800bdd4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800bdd8:	4413      	add	r3, r2
 800bdda:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800bdde:	687a      	ldr	r2, [r7, #4]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d808      	bhi.n	800bdf6 <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800bde4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bde6:	009b      	lsls	r3, r3, #2
 800bde8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800bdec:	4413      	add	r3, r2
 800bdee:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800bdf2:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800bdf4:	e022      	b.n	800be3c <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800bdf6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bdf8:	3301      	adds	r3, #1
 800bdfa:	643b      	str	r3, [r7, #64]	; 0x40
 800bdfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bdfe:	2b03      	cmp	r3, #3
 800be00:	d9e6      	bls.n	800bdd0 <RCC_SetFlashLatency+0x40>
 800be02:	e01b      	b.n	800be3c <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800be04:	2300      	movs	r3, #0
 800be06:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be08:	e015      	b.n	800be36 <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800be0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be0c:	009b      	lsls	r3, r3, #2
 800be0e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800be12:	4413      	add	r3, r2
 800be14:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800be18:	687a      	ldr	r2, [r7, #4]
 800be1a:	429a      	cmp	r2, r3
 800be1c:	d808      	bhi.n	800be30 <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800be1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be20:	009b      	lsls	r3, r3, #2
 800be22:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800be26:	4413      	add	r3, r2
 800be28:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800be2c:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800be2e:	e005      	b.n	800be3c <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800be30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be32:	3301      	adds	r3, #1
 800be34:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be38:	2b02      	cmp	r3, #2
 800be3a:	d9e6      	bls.n	800be0a <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 800be3c:	4b13      	ldr	r3, [pc, #76]	; (800be8c <RCC_SetFlashLatency+0xfc>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	f023 0207 	bic.w	r2, r3, #7
 800be44:	4911      	ldr	r1, [pc, #68]	; (800be8c <RCC_SetFlashLatency+0xfc>)
 800be46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be48:	4313      	orrs	r3, r2
 800be4a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800be4c:	f7fa f9c6 	bl	80061dc <HAL_GetTick>
 800be50:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800be52:	e008      	b.n	800be66 <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800be54:	f7fa f9c2 	bl	80061dc <HAL_GetTick>
 800be58:	4602      	mov	r2, r0
 800be5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be5c:	1ad3      	subs	r3, r2, r3
 800be5e:	2b02      	cmp	r3, #2
 800be60:	d901      	bls.n	800be66 <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 800be62:	2303      	movs	r3, #3
 800be64:	e007      	b.n	800be76 <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800be66:	4b09      	ldr	r3, [pc, #36]	; (800be8c <RCC_SetFlashLatency+0xfc>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	f003 0307 	and.w	r3, r3, #7
 800be6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800be70:	429a      	cmp	r2, r3
 800be72:	d1ef      	bne.n	800be54 <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 800be74:	2300      	movs	r3, #0
}
 800be76:	4618      	mov	r0, r3
 800be78:	374c      	adds	r7, #76	; 0x4c
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd90      	pop	{r4, r7, pc}
 800be7e:	bf00      	nop
 800be80:	08017ff0 	.word	0x08017ff0
 800be84:	08018000 	.word	0x08018000
 800be88:	0801800c 	.word	0x0801800c
 800be8c:	58004000 	.word	0x58004000

0800be90 <LL_RCC_LSE_IsEnabled>:
{
 800be90:	b480      	push	{r7}
 800be92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800be94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be9c:	f003 0301 	and.w	r3, r3, #1
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d101      	bne.n	800bea8 <LL_RCC_LSE_IsEnabled+0x18>
 800bea4:	2301      	movs	r3, #1
 800bea6:	e000      	b.n	800beaa <LL_RCC_LSE_IsEnabled+0x1a>
 800bea8:	2300      	movs	r3, #0
}
 800beaa:	4618      	mov	r0, r3
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	4770      	bx	lr

0800beb4 <LL_RCC_LSE_IsReady>:
{
 800beb4:	b480      	push	{r7}
 800beb6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800beb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bec0:	f003 0302 	and.w	r3, r3, #2
 800bec4:	2b02      	cmp	r3, #2
 800bec6:	d101      	bne.n	800becc <LL_RCC_LSE_IsReady+0x18>
 800bec8:	2301      	movs	r3, #1
 800beca:	e000      	b.n	800bece <LL_RCC_LSE_IsReady+0x1a>
 800becc:	2300      	movs	r3, #0
}
 800bece:	4618      	mov	r0, r3
 800bed0:	46bd      	mov	sp, r7
 800bed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed6:	4770      	bx	lr

0800bed8 <LL_RCC_SetRFWKPClockSource>:
{
 800bed8:	b480      	push	{r7}
 800beda:	b083      	sub	sp, #12
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800bee0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bee8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800beec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	4313      	orrs	r3, r2
 800bef4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800bef8:	bf00      	nop
 800befa:	370c      	adds	r7, #12
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr

0800bf04 <LL_RCC_SetSMPSClockSource>:
{
 800bf04:	b480      	push	{r7}
 800bf06:	b083      	sub	sp, #12
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800bf0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bf10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf12:	f023 0203 	bic.w	r2, r3, #3
 800bf16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	4313      	orrs	r3, r2
 800bf1e:	624b      	str	r3, [r1, #36]	; 0x24
}
 800bf20:	bf00      	nop
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr

0800bf2c <LL_RCC_SetSMPSPrescaler>:
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b083      	sub	sp, #12
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800bf34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bf38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf3a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800bf3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	4313      	orrs	r3, r2
 800bf46:	624b      	str	r3, [r1, #36]	; 0x24
}
 800bf48:	bf00      	nop
 800bf4a:	370c      	adds	r7, #12
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf52:	4770      	bx	lr

0800bf54 <LL_RCC_SetUSARTClockSource>:
{
 800bf54:	b480      	push	{r7}
 800bf56:	b083      	sub	sp, #12
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800bf5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bf60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf64:	f023 0203 	bic.w	r2, r3, #3
 800bf68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800bf74:	bf00      	nop
 800bf76:	370c      	adds	r7, #12
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr

0800bf80 <LL_RCC_SetLPUARTClockSource>:
{
 800bf80:	b480      	push	{r7}
 800bf82:	b083      	sub	sp, #12
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800bf88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bf8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf90:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bf94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	4313      	orrs	r3, r2
 800bf9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800bfa0:	bf00      	nop
 800bfa2:	370c      	adds	r7, #12
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfaa:	4770      	bx	lr

0800bfac <LL_RCC_SetI2CClockSource>:
{
 800bfac:	b480      	push	{r7}
 800bfae:	b083      	sub	sp, #12
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800bfb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bfb8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	091b      	lsrs	r3, r3, #4
 800bfc0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800bfc4:	43db      	mvns	r3, r3
 800bfc6:	401a      	ands	r2, r3
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	011b      	lsls	r3, r3, #4
 800bfcc:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800bfd0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bfd4:	4313      	orrs	r3, r2
 800bfd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800bfda:	bf00      	nop
 800bfdc:	370c      	adds	r7, #12
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe4:	4770      	bx	lr

0800bfe6 <LL_RCC_SetLPTIMClockSource>:
{
 800bfe6:	b480      	push	{r7}
 800bfe8:	b083      	sub	sp, #12
 800bfea:	af00      	add	r7, sp, #0
 800bfec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800bfee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bff2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	0c1b      	lsrs	r3, r3, #16
 800bffa:	041b      	lsls	r3, r3, #16
 800bffc:	43db      	mvns	r3, r3
 800bffe:	401a      	ands	r2, r3
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	041b      	lsls	r3, r3, #16
 800c004:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c008:	4313      	orrs	r3, r2
 800c00a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c00e:	bf00      	nop
 800c010:	370c      	adds	r7, #12
 800c012:	46bd      	mov	sp, r7
 800c014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c018:	4770      	bx	lr

0800c01a <LL_RCC_SetSAIClockSource>:
{
 800c01a:	b480      	push	{r7}
 800c01c:	b083      	sub	sp, #12
 800c01e:	af00      	add	r7, sp, #0
 800c020:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800c022:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c02a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c02e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	4313      	orrs	r3, r2
 800c036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c03a:	bf00      	nop
 800c03c:	370c      	adds	r7, #12
 800c03e:	46bd      	mov	sp, r7
 800c040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c044:	4770      	bx	lr

0800c046 <LL_RCC_SetRNGClockSource>:
{
 800c046:	b480      	push	{r7}
 800c048:	b083      	sub	sp, #12
 800c04a:	af00      	add	r7, sp, #0
 800c04c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800c04e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c056:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800c05a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	4313      	orrs	r3, r2
 800c062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c066:	bf00      	nop
 800c068:	370c      	adds	r7, #12
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr

0800c072 <LL_RCC_SetCLK48ClockSource>:
{
 800c072:	b480      	push	{r7}
 800c074:	b083      	sub	sp, #12
 800c076:	af00      	add	r7, sp, #0
 800c078:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800c07a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c07e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c082:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c086:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	4313      	orrs	r3, r2
 800c08e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c092:	bf00      	nop
 800c094:	370c      	adds	r7, #12
 800c096:	46bd      	mov	sp, r7
 800c098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09c:	4770      	bx	lr

0800c09e <LL_RCC_SetUSBClockSource>:
{
 800c09e:	b580      	push	{r7, lr}
 800c0a0:	b082      	sub	sp, #8
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f7ff ffe3 	bl	800c072 <LL_RCC_SetCLK48ClockSource>
}
 800c0ac:	bf00      	nop
 800c0ae:	3708      	adds	r7, #8
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <LL_RCC_SetADCClockSource>:
{
 800c0b4:	b480      	push	{r7}
 800c0b6:	b083      	sub	sp, #12
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800c0bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c0c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0c4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c0c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	4313      	orrs	r3, r2
 800c0d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c0d4:	bf00      	nop
 800c0d6:	370c      	adds	r7, #12
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0de:	4770      	bx	lr

0800c0e0 <LL_RCC_SetRTCClockSource>:
{
 800c0e0:	b480      	push	{r7}
 800c0e2:	b083      	sub	sp, #12
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800c0e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c0ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c0f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	4313      	orrs	r3, r2
 800c0fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800c100:	bf00      	nop
 800c102:	370c      	adds	r7, #12
 800c104:	46bd      	mov	sp, r7
 800c106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10a:	4770      	bx	lr

0800c10c <LL_RCC_GetRTCClockSource>:
{
 800c10c:	b480      	push	{r7}
 800c10e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800c110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c118:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr

0800c126 <LL_RCC_ForceBackupDomainReset>:
{
 800c126:	b480      	push	{r7}
 800c128:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800c12a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c12e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c132:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c13a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c13e:	bf00      	nop
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <LL_RCC_ReleaseBackupDomainReset>:
{
 800c148:	b480      	push	{r7}
 800c14a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800c14c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c154:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c15c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c160:	bf00      	nop
 800c162:	46bd      	mov	sp, r7
 800c164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c168:	4770      	bx	lr

0800c16a <LL_RCC_PLLSAI1_Enable>:
{
 800c16a:	b480      	push	{r7}
 800c16c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800c16e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c178:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c17c:	6013      	str	r3, [r2, #0]
}
 800c17e:	bf00      	nop
 800c180:	46bd      	mov	sp, r7
 800c182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c186:	4770      	bx	lr

0800c188 <LL_RCC_PLLSAI1_Disable>:
{
 800c188:	b480      	push	{r7}
 800c18a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800c18c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c196:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c19a:	6013      	str	r3, [r2, #0]
}
 800c19c:	bf00      	nop
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a4:	4770      	bx	lr

0800c1a6 <LL_RCC_PLLSAI1_IsReady>:
{
 800c1a6:	b480      	push	{r7}
 800c1a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800c1aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c1b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c1b8:	d101      	bne.n	800c1be <LL_RCC_PLLSAI1_IsReady+0x18>
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	e000      	b.n	800c1c0 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800c1be:	2300      	movs	r3, #0
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c8:	4770      	bx	lr

0800c1ca <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c1ca:	b580      	push	{r7, lr}
 800c1cc:	b088      	sub	sp, #32
 800c1ce:	af00      	add	r7, sp, #0
 800c1d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d033      	beq.n	800c24e <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c1ee:	d00c      	beq.n	800c20a <HAL_RCCEx_PeriphCLKConfig+0x40>
 800c1f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c1f4:	d802      	bhi.n	800c1fc <HAL_RCCEx_PeriphCLKConfig+0x32>
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d010      	beq.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x52>
 800c1fa:	e017      	b.n	800c22c <HAL_RCCEx_PeriphCLKConfig+0x62>
 800c1fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c200:	d017      	beq.n	800c232 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800c202:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c206:	d016      	beq.n	800c236 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 800c208:	e010      	b.n	800c22c <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800c20a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c20e:	68db      	ldr	r3, [r3, #12]
 800c210:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c218:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800c21a:	e00d      	b.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0x6e>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	3304      	adds	r3, #4
 800c220:	4618      	mov	r0, r3
 800c222:	f000 f947 	bl	800c4b4 <RCCEx_PLLSAI1_ConfigNP>
 800c226:	4603      	mov	r3, r0
 800c228:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800c22a:	e005      	b.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800c22c:	2301      	movs	r3, #1
 800c22e:	77fb      	strb	r3, [r7, #31]
        break;
 800c230:	e002      	b.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 800c232:	bf00      	nop
 800c234:	e000      	b.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 800c236:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c238:	7ffb      	ldrb	r3, [r7, #31]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d105      	bne.n	800c24a <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c242:	4618      	mov	r0, r3
 800c244:	f7ff fee9 	bl	800c01a <LL_RCC_SetSAIClockSource>
 800c248:	e001      	b.n	800c24e <HAL_RCCEx_PeriphCLKConfig+0x84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c24a:	7ffb      	ldrb	r3, [r7, #31]
 800c24c:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c256:	2b00      	cmp	r3, #0
 800c258:	d046      	beq.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800c25a:	f7ff ff57 	bl	800c10c <LL_RCC_GetRTCClockSource>
 800c25e:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c264:	69ba      	ldr	r2, [r7, #24]
 800c266:	429a      	cmp	r2, r3
 800c268:	d03c      	beq.n	800c2e4 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800c26a:	f7fe fbbf 	bl	800a9ec <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800c26e:	69bb      	ldr	r3, [r7, #24]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d105      	bne.n	800c280 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c278:	4618      	mov	r0, r3
 800c27a:	f7ff ff31 	bl	800c0e0 <LL_RCC_SetRTCClockSource>
 800c27e:	e02e      	b.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x114>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800c280:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c288:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800c28a:	f7ff ff4c 	bl	800c126 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800c28e:	f7ff ff5b 	bl	800c148 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800c292:	697b      	ldr	r3, [r7, #20]
 800c294:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c29c:	4313      	orrs	r3, r2
 800c29e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800c2a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800c2aa:	f7ff fdf1 	bl	800be90 <LL_RCC_LSE_IsEnabled>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	2b01      	cmp	r3, #1
 800c2b2:	d114      	bne.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c2b4:	f7f9 ff92 	bl	80061dc <HAL_GetTick>
 800c2b8:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800c2ba:	e00b      	b.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c2bc:	f7f9 ff8e 	bl	80061dc <HAL_GetTick>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	1ad3      	subs	r3, r2, r3
 800c2c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d902      	bls.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x10a>
            {
              ret = HAL_TIMEOUT;
 800c2ce:	2303      	movs	r3, #3
 800c2d0:	77fb      	strb	r3, [r7, #31]
              break;
 800c2d2:	e004      	b.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x114>
          while (LL_RCC_LSE_IsReady() != 1U)
 800c2d4:	f7ff fdee 	bl	800beb4 <LL_RCC_LSE_IsReady>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d1ee      	bne.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0xf2>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800c2de:	7ffb      	ldrb	r3, [r7, #31]
 800c2e0:	77bb      	strb	r3, [r7, #30]
 800c2e2:	e001      	b.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2e4:	7ffb      	ldrb	r3, [r7, #31]
 800c2e6:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	f003 0301 	and.w	r3, r3, #1
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d004      	beq.n	800c2fe <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	699b      	ldr	r3, [r3, #24]
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f7ff fe2b 	bl	800bf54 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	f003 0302 	and.w	r3, r3, #2
 800c306:	2b00      	cmp	r3, #0
 800c308:	d004      	beq.n	800c314 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	69db      	ldr	r3, [r3, #28]
 800c30e:	4618      	mov	r0, r3
 800c310:	f7ff fe36 	bl	800bf80 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f003 0310 	and.w	r3, r3, #16
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d004      	beq.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c324:	4618      	mov	r0, r3
 800c326:	f7ff fe5e 	bl	800bfe6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f003 0320 	and.w	r3, r3, #32
 800c332:	2b00      	cmp	r3, #0
 800c334:	d004      	beq.n	800c340 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c33a:	4618      	mov	r0, r3
 800c33c:	f7ff fe53 	bl	800bfe6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f003 0304 	and.w	r3, r3, #4
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d004      	beq.n	800c356 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6a1b      	ldr	r3, [r3, #32]
 800c350:	4618      	mov	r0, r3
 800c352:	f7ff fe2b 	bl	800bfac <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f003 0308 	and.w	r3, r3, #8
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d004      	beq.n	800c36c <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c366:	4618      	mov	r0, r3
 800c368:	f7ff fe20 	bl	800bfac <LL_RCC_SetI2CClockSource>
  }
#endif

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c374:	2b00      	cmp	r3, #0
 800c376:	d022      	beq.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c37c:	4618      	mov	r0, r3
 800c37e:	f7ff fe8e 	bl	800c09e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c386:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c38a:	d107      	bne.n	800c39c <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800c38c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c390:	68db      	ldr	r3, [r3, #12]
 800c392:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c39a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c3a4:	d10b      	bne.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	3304      	adds	r3, #4
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f000 f8dd 	bl	800c56a <RCCEx_PLLSAI1_ConfigNQ>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800c3b4:	7ffb      	ldrb	r3, [r7, #31]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d001      	beq.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      {
        /* set overall return value */
        status = ret;
 800c3ba:	7ffb      	ldrb	r3, [r7, #31]
 800c3bc:	77bb      	strb	r3, [r7, #30]
    }
#endif
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d02b      	beq.n	800c422 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3d2:	d008      	beq.n	800c3e6 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c3dc:	d003      	beq.n	800c3e6 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d105      	bne.n	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x228>
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7ff fe2b 	bl	800c046 <LL_RCC_SetRNGClockSource>
 800c3f0:	e00a      	b.n	800c408 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c3fa:	60fb      	str	r3, [r7, #12]
 800c3fc:	2000      	movs	r0, #0
 800c3fe:	f7ff fe22 	bl	800c046 <LL_RCC_SetRNGClockSource>
 800c402:	68f8      	ldr	r0, [r7, #12]
 800c404:	f7ff fe35 	bl	800c072 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c40c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800c410:	d107      	bne.n	800c422 <HAL_RCCEx_PeriphCLKConfig+0x258>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800c412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c416:	68db      	ldr	r3, [r3, #12]
 800c418:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c41c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c420:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d022      	beq.n	800c474 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c432:	4618      	mov	r0, r3
 800c434:	f7ff fe3e 	bl	800c0b4 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c43c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c440:	d107      	bne.n	800c452 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c446:	68db      	ldr	r3, [r3, #12]
 800c448:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c44c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c450:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c456:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c45a:	d10b      	bne.n	800c474 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	3304      	adds	r3, #4
 800c460:	4618      	mov	r0, r3
 800c462:	f000 f8dd 	bl	800c620 <RCCEx_PLLSAI1_ConfigNR>
 800c466:	4603      	mov	r3, r0
 800c468:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800c46a:	7ffb      	ldrb	r3, [r7, #31]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d001      	beq.n	800c474 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      {
        /* set overall return value */
        status = ret;
 800c470:	7ffb      	ldrb	r3, [r7, #31]
 800c472:	77bb      	strb	r3, [r7, #30]
    }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d004      	beq.n	800c48a <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c484:	4618      	mov	r0, r3
 800c486:	f7ff fd27 	bl	800bed8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c492:	2b00      	cmp	r3, #0
 800c494:	d009      	beq.n	800c4aa <HAL_RCCEx_PeriphCLKConfig+0x2e0>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c49a:	4618      	mov	r0, r3
 800c49c:	f7ff fd46 	bl	800bf2c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	f7ff fd2d 	bl	800bf04 <LL_RCC_SetSMPSClockSource>
  }
#endif

  return status;
 800c4aa:	7fbb      	ldrb	r3, [r7, #30]
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	3720      	adds	r7, #32
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}

0800c4b4 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b084      	sub	sp, #16
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c4bc:	2300      	movs	r3, #0
 800c4be:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800c4c0:	f7ff fe62 	bl	800c188 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c4c4:	f7f9 fe8a 	bl	80061dc <HAL_GetTick>
 800c4c8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800c4ca:	e009      	b.n	800c4e0 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c4cc:	f7f9 fe86 	bl	80061dc <HAL_GetTick>
 800c4d0:	4602      	mov	r2, r0
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	1ad3      	subs	r3, r2, r3
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	d902      	bls.n	800c4e0 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800c4da:	2303      	movs	r3, #3
 800c4dc:	73fb      	strb	r3, [r7, #15]
      break;
 800c4de:	e004      	b.n	800c4ea <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800c4e0:	f7ff fe61 	bl	800c1a6 <LL_RCC_PLLSAI1_IsReady>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d1f0      	bne.n	800c4cc <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800c4ea:	7bfb      	ldrb	r3, [r7, #15]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d137      	bne.n	800c560 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800c4f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c4f4:	691b      	ldr	r3, [r3, #16]
 800c4f6:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	021b      	lsls	r3, r3, #8
 800c500:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c504:	4313      	orrs	r3, r2
 800c506:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800c508:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c50c:	691b      	ldr	r3, [r3, #16]
 800c50e:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	685b      	ldr	r3, [r3, #4]
 800c516:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c51a:	4313      	orrs	r3, r2
 800c51c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800c51e:	f7ff fe24 	bl	800c16a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c522:	f7f9 fe5b 	bl	80061dc <HAL_GetTick>
 800c526:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800c528:	e009      	b.n	800c53e <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c52a:	f7f9 fe57 	bl	80061dc <HAL_GetTick>
 800c52e:	4602      	mov	r2, r0
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	1ad3      	subs	r3, r2, r3
 800c534:	2b02      	cmp	r3, #2
 800c536:	d902      	bls.n	800c53e <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800c538:	2303      	movs	r3, #3
 800c53a:	73fb      	strb	r3, [r7, #15]
        break;
 800c53c:	e004      	b.n	800c548 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800c53e:	f7ff fe32 	bl	800c1a6 <LL_RCC_PLLSAI1_IsReady>
 800c542:	4603      	mov	r3, r0
 800c544:	2b01      	cmp	r3, #1
 800c546:	d1f0      	bne.n	800c52a <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800c548:	7bfb      	ldrb	r3, [r7, #15]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d108      	bne.n	800c560 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800c54e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c552:	691a      	ldr	r2, [r3, #16]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	691b      	ldr	r3, [r3, #16]
 800c558:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c55c:	4313      	orrs	r3, r2
 800c55e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800c560:	7bfb      	ldrb	r3, [r7, #15]
}
 800c562:	4618      	mov	r0, r3
 800c564:	3710      	adds	r7, #16
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}

0800c56a <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800c56a:	b580      	push	{r7, lr}
 800c56c:	b084      	sub	sp, #16
 800c56e:	af00      	add	r7, sp, #0
 800c570:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c572:	2300      	movs	r3, #0
 800c574:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800c576:	f7ff fe07 	bl	800c188 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c57a:	f7f9 fe2f 	bl	80061dc <HAL_GetTick>
 800c57e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800c580:	e009      	b.n	800c596 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c582:	f7f9 fe2b 	bl	80061dc <HAL_GetTick>
 800c586:	4602      	mov	r2, r0
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	1ad3      	subs	r3, r2, r3
 800c58c:	2b02      	cmp	r3, #2
 800c58e:	d902      	bls.n	800c596 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800c590:	2303      	movs	r3, #3
 800c592:	73fb      	strb	r3, [r7, #15]
      break;
 800c594:	e004      	b.n	800c5a0 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800c596:	f7ff fe06 	bl	800c1a6 <LL_RCC_PLLSAI1_IsReady>
 800c59a:	4603      	mov	r3, r0
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d1f0      	bne.n	800c582 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800c5a0:	7bfb      	ldrb	r3, [r7, #15]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d137      	bne.n	800c616 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800c5a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c5aa:	691b      	ldr	r3, [r3, #16]
 800c5ac:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	021b      	lsls	r3, r3, #8
 800c5b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c5ba:	4313      	orrs	r3, r2
 800c5bc:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800c5be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c5c2:	691b      	ldr	r3, [r3, #16]
 800c5c4:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	689b      	ldr	r3, [r3, #8]
 800c5cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c5d0:	4313      	orrs	r3, r2
 800c5d2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800c5d4:	f7ff fdc9 	bl	800c16a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c5d8:	f7f9 fe00 	bl	80061dc <HAL_GetTick>
 800c5dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800c5de:	e009      	b.n	800c5f4 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c5e0:	f7f9 fdfc 	bl	80061dc <HAL_GetTick>
 800c5e4:	4602      	mov	r2, r0
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	1ad3      	subs	r3, r2, r3
 800c5ea:	2b02      	cmp	r3, #2
 800c5ec:	d902      	bls.n	800c5f4 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800c5ee:	2303      	movs	r3, #3
 800c5f0:	73fb      	strb	r3, [r7, #15]
        break;
 800c5f2:	e004      	b.n	800c5fe <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800c5f4:	f7ff fdd7 	bl	800c1a6 <LL_RCC_PLLSAI1_IsReady>
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	2b01      	cmp	r3, #1
 800c5fc:	d1f0      	bne.n	800c5e0 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800c5fe:	7bfb      	ldrb	r3, [r7, #15]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d108      	bne.n	800c616 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800c604:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c608:	691a      	ldr	r2, [r3, #16]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	691b      	ldr	r3, [r3, #16]
 800c60e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c612:	4313      	orrs	r3, r2
 800c614:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800c616:	7bfb      	ldrb	r3, [r7, #15]
}
 800c618:	4618      	mov	r0, r3
 800c61a:	3710      	adds	r7, #16
 800c61c:	46bd      	mov	sp, r7
 800c61e:	bd80      	pop	{r7, pc}

0800c620 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b084      	sub	sp, #16
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c628:	2300      	movs	r3, #0
 800c62a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800c62c:	f7ff fdac 	bl	800c188 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c630:	f7f9 fdd4 	bl	80061dc <HAL_GetTick>
 800c634:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800c636:	e009      	b.n	800c64c <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c638:	f7f9 fdd0 	bl	80061dc <HAL_GetTick>
 800c63c:	4602      	mov	r2, r0
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	1ad3      	subs	r3, r2, r3
 800c642:	2b02      	cmp	r3, #2
 800c644:	d902      	bls.n	800c64c <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800c646:	2303      	movs	r3, #3
 800c648:	73fb      	strb	r3, [r7, #15]
      break;
 800c64a:	e004      	b.n	800c656 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800c64c:	f7ff fdab 	bl	800c1a6 <LL_RCC_PLLSAI1_IsReady>
 800c650:	4603      	mov	r3, r0
 800c652:	2b00      	cmp	r3, #0
 800c654:	d1f0      	bne.n	800c638 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800c656:	7bfb      	ldrb	r3, [r7, #15]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d137      	bne.n	800c6cc <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800c65c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c660:	691b      	ldr	r3, [r3, #16]
 800c662:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	021b      	lsls	r3, r3, #8
 800c66c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c670:	4313      	orrs	r3, r2
 800c672:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800c674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c678:	691b      	ldr	r3, [r3, #16]
 800c67a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	68db      	ldr	r3, [r3, #12]
 800c682:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c686:	4313      	orrs	r3, r2
 800c688:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800c68a:	f7ff fd6e 	bl	800c16a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c68e:	f7f9 fda5 	bl	80061dc <HAL_GetTick>
 800c692:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800c694:	e009      	b.n	800c6aa <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c696:	f7f9 fda1 	bl	80061dc <HAL_GetTick>
 800c69a:	4602      	mov	r2, r0
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	1ad3      	subs	r3, r2, r3
 800c6a0:	2b02      	cmp	r3, #2
 800c6a2:	d902      	bls.n	800c6aa <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800c6a4:	2303      	movs	r3, #3
 800c6a6:	73fb      	strb	r3, [r7, #15]
        break;
 800c6a8:	e004      	b.n	800c6b4 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800c6aa:	f7ff fd7c 	bl	800c1a6 <LL_RCC_PLLSAI1_IsReady>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	2b01      	cmp	r3, #1
 800c6b2:	d1f0      	bne.n	800c696 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800c6b4:	7bfb      	ldrb	r3, [r7, #15]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d108      	bne.n	800c6cc <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800c6ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c6be:	691a      	ldr	r2, [r3, #16]
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	691b      	ldr	r3, [r3, #16]
 800c6c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800c6cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	3710      	adds	r7, #16
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bd80      	pop	{r7, pc}

0800c6d6 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c6d6:	b580      	push	{r7, lr}
 800c6d8:	b082      	sub	sp, #8
 800c6da:	af00      	add	r7, sp, #0
 800c6dc:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d101      	bne.n	800c6e8 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800c6e4:	2301      	movs	r3, #1
 800c6e6:	e090      	b.n	800c80a <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800c6ee:	b2db      	uxtb	r3, r3
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d106      	bne.n	800c702 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f7f8 fba3 	bl	8004e48 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2202      	movs	r2, #2
 800c706:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	22ca      	movs	r2, #202	; 0xca
 800c710:	625a      	str	r2, [r3, #36]	; 0x24
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	2253      	movs	r2, #83	; 0x53
 800c718:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f000 faba 	bl	800cc94 <RTC_EnterInitMode>
 800c720:	4603      	mov	r3, r0
 800c722:	2b00      	cmp	r3, #0
 800c724:	d009      	beq.n	800c73a <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	22ff      	movs	r2, #255	; 0xff
 800c72c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2204      	movs	r2, #4
 800c732:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 800c736:	2301      	movs	r3, #1
 800c738:	e067      	b.n	800c80a <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	689b      	ldr	r3, [r3, #8]
 800c740:	687a      	ldr	r2, [r7, #4]
 800c742:	6812      	ldr	r2, [r2, #0]
 800c744:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c748:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c74c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	6899      	ldr	r1, [r3, #8]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	685a      	ldr	r2, [r3, #4]
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	691b      	ldr	r3, [r3, #16]
 800c75c:	431a      	orrs	r2, r3
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	699b      	ldr	r3, [r3, #24]
 800c762:	431a      	orrs	r2, r3
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	430a      	orrs	r2, r1
 800c76a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	687a      	ldr	r2, [r7, #4]
 800c772:	68d2      	ldr	r2, [r2, #12]
 800c774:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	6919      	ldr	r1, [r3, #16]
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	689b      	ldr	r3, [r3, #8]
 800c780:	041a      	lsls	r2, r3, #16
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	430a      	orrs	r2, r1
 800c788:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	68da      	ldr	r2, [r3, #12]
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c798:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f022 0203 	bic.w	r2, r2, #3
 800c7a8:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	69da      	ldr	r2, [r3, #28]
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	695b      	ldr	r3, [r3, #20]
 800c7b8:	431a      	orrs	r2, r3
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	430a      	orrs	r2, r1
 800c7c0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	689b      	ldr	r3, [r3, #8]
 800c7c8:	f003 0320 	and.w	r3, r3, #32
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d113      	bne.n	800c7f8 <HAL_RTC_Init+0x122>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f000 fa39 	bl	800cc48 <HAL_RTC_WaitForSynchro>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d00d      	beq.n	800c7f8 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	22ff      	movs	r2, #255	; 0xff
 800c7e2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	2204      	movs	r2, #4
 800c7e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800c7f4:	2301      	movs	r3, #1
 800c7f6:	e008      	b.n	800c80a <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	22ff      	movs	r2, #255	; 0xff
 800c7fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2201      	movs	r2, #1
 800c804:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 800c808:	2300      	movs	r3, #0
  }
}
 800c80a:	4618      	mov	r0, r3
 800c80c:	3708      	adds	r7, #8
 800c80e:	46bd      	mov	sp, r7
 800c810:	bd80      	pop	{r7, pc}

0800c812 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c812:	b590      	push	{r4, r7, lr}
 800c814:	b087      	sub	sp, #28
 800c816:	af00      	add	r7, sp, #0
 800c818:	60f8      	str	r0, [r7, #12]
 800c81a:	60b9      	str	r1, [r7, #8]
 800c81c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c824:	2b01      	cmp	r3, #1
 800c826:	d101      	bne.n	800c82c <HAL_RTC_SetTime+0x1a>
 800c828:	2302      	movs	r3, #2
 800c82a:	e0b2      	b.n	800c992 <HAL_RTC_SetTime+0x180>
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	2201      	movs	r2, #1
 800c830:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2202      	movs	r2, #2
 800c838:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if(Format == RTC_FORMAT_BIN)
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d126      	bne.n	800c890 <HAL_RTC_SetTime+0x7e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d102      	bne.n	800c856 <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	2200      	movs	r2, #0
 800c854:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	781b      	ldrb	r3, [r3, #0]
 800c85a:	4618      	mov	r0, r3
 800c85c:	f000 fa44 	bl	800cce8 <RTC_ByteToBcd2>
 800c860:	4603      	mov	r3, r0
 800c862:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	785b      	ldrb	r3, [r3, #1]
 800c868:	4618      	mov	r0, r3
 800c86a:	f000 fa3d 	bl	800cce8 <RTC_ByteToBcd2>
 800c86e:	4603      	mov	r3, r0
 800c870:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c872:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800c874:	68bb      	ldr	r3, [r7, #8]
 800c876:	789b      	ldrb	r3, [r3, #2]
 800c878:	4618      	mov	r0, r3
 800c87a:	f000 fa35 	bl	800cce8 <RTC_ByteToBcd2>
 800c87e:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800c880:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800c884:	68bb      	ldr	r3, [r7, #8]
 800c886:	78db      	ldrb	r3, [r3, #3]
 800c888:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c88a:	4313      	orrs	r3, r2
 800c88c:	617b      	str	r3, [r7, #20]
 800c88e:	e018      	b.n	800c8c2 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	689b      	ldr	r3, [r3, #8]
 800c896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d102      	bne.n	800c8a4 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	781b      	ldrb	r3, [r3, #0]
 800c8a8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	785b      	ldrb	r3, [r3, #1]
 800c8ae:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c8b0:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800c8b2:	68ba      	ldr	r2, [r7, #8]
 800c8b4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800c8b6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	78db      	ldrb	r3, [r3, #3]
 800c8bc:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c8be:	4313      	orrs	r3, r2
 800c8c0:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	22ca      	movs	r2, #202	; 0xca
 800c8c8:	625a      	str	r2, [r3, #36]	; 0x24
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	2253      	movs	r2, #83	; 0x53
 800c8d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c8d2:	68f8      	ldr	r0, [r7, #12]
 800c8d4:	f000 f9de 	bl	800cc94 <RTC_EnterInitMode>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d00d      	beq.n	800c8fa <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	22ff      	movs	r2, #255	; 0xff
 800c8e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2204      	movs	r2, #4
 800c8ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800c8f6:	2301      	movs	r3, #1
 800c8f8:	e04b      	b.n	800c992 <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800c904:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800c908:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	689a      	ldr	r2, [r3, #8]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c918:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	6899      	ldr	r1, [r3, #8]
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	68da      	ldr	r2, [r3, #12]
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	691b      	ldr	r3, [r3, #16]
 800c928:	431a      	orrs	r2, r3
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	430a      	orrs	r2, r1
 800c930:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	68da      	ldr	r2, [r3, #12]
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c940:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	689b      	ldr	r3, [r3, #8]
 800c948:	f003 0320 	and.w	r3, r3, #32
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d113      	bne.n	800c978 <HAL_RTC_SetTime+0x166>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c950:	68f8      	ldr	r0, [r7, #12]
 800c952:	f000 f979 	bl	800cc48 <HAL_RTC_WaitForSynchro>
 800c956:	4603      	mov	r3, r0
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d00d      	beq.n	800c978 <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	22ff      	movs	r2, #255	; 0xff
 800c962:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	2204      	movs	r2, #4
 800c968:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	2200      	movs	r2, #0
 800c970:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800c974:	2301      	movs	r3, #1
 800c976:	e00c      	b.n	800c992 <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	22ff      	movs	r2, #255	; 0xff
 800c97e:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	2201      	movs	r2, #1
 800c984:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

   __HAL_UNLOCK(hrtc); 
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2200      	movs	r2, #0
 800c98c:	f883 2020 	strb.w	r2, [r3, #32]

   return HAL_OK;
 800c990:	2300      	movs	r3, #0
  }
}
 800c992:	4618      	mov	r0, r3
 800c994:	371c      	adds	r7, #28
 800c996:	46bd      	mov	sp, r7
 800c998:	bd90      	pop	{r4, r7, pc}

0800c99a <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c99a:	b580      	push	{r7, lr}
 800c99c:	b086      	sub	sp, #24
 800c99e:	af00      	add	r7, sp, #0
 800c9a0:	60f8      	str	r0, [r7, #12]
 800c9a2:	60b9      	str	r1, [r7, #8]
 800c9a4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	691b      	ldr	r3, [r3, #16]
 800c9b6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800c9ba:	68bb      	ldr	r3, [r7, #8]
 800c9bc:	609a      	str	r2, [r3, #8]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800c9c8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800c9cc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	0c1b      	lsrs	r3, r3, #16
 800c9d2:	b2db      	uxtb	r3, r3
 800c9d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c9d8:	b2da      	uxtb	r2, r3
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 800c9de:	697b      	ldr	r3, [r7, #20]
 800c9e0:	0a1b      	lsrs	r3, r3, #8
 800c9e2:	b2db      	uxtb	r3, r3
 800c9e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9e8:	b2da      	uxtb	r2, r3
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800c9ee:	697b      	ldr	r3, [r7, #20]
 800c9f0:	b2db      	uxtb	r3, r3
 800c9f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9f6:	b2da      	uxtb	r2, r3
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800c9fc:	697b      	ldr	r3, [r7, #20]
 800c9fe:	0c1b      	lsrs	r3, r3, #16
 800ca00:	b2db      	uxtb	r3, r3
 800ca02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca06:	b2da      	uxtb	r2, r3
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d11a      	bne.n	800ca48 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	4618      	mov	r0, r3
 800ca18:	f000 f986 	bl	800cd28 <RTC_Bcd2ToByte>
 800ca1c:	4603      	mov	r3, r0
 800ca1e:	461a      	mov	r2, r3
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	785b      	ldrb	r3, [r3, #1]
 800ca28:	4618      	mov	r0, r3
 800ca2a:	f000 f97d 	bl	800cd28 <RTC_Bcd2ToByte>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	461a      	mov	r2, r3
 800ca32:	68bb      	ldr	r3, [r7, #8]
 800ca34:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800ca36:	68bb      	ldr	r3, [r7, #8]
 800ca38:	789b      	ldrb	r3, [r3, #2]
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f000 f974 	bl	800cd28 <RTC_Bcd2ToByte>
 800ca40:	4603      	mov	r3, r0
 800ca42:	461a      	mov	r2, r3
 800ca44:	68bb      	ldr	r3, [r7, #8]
 800ca46:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800ca48:	2300      	movs	r3, #0
}
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	3718      	adds	r7, #24
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}

0800ca52 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ca52:	b590      	push	{r4, r7, lr}
 800ca54:	b087      	sub	sp, #28
 800ca56:	af00      	add	r7, sp, #0
 800ca58:	60f8      	str	r0, [r7, #12]
 800ca5a:	60b9      	str	r1, [r7, #8]
 800ca5c:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca64:	2b01      	cmp	r3, #1
 800ca66:	d101      	bne.n	800ca6c <HAL_RTC_SetDate+0x1a>
 800ca68:	2302      	movs	r3, #2
 800ca6a:	e09c      	b.n	800cba6 <HAL_RTC_SetDate+0x154>
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	2201      	movs	r2, #1
 800ca70:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	2202      	movs	r2, #2
 800ca78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d10e      	bne.n	800caa0 <HAL_RTC_SetDate+0x4e>
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	785b      	ldrb	r3, [r3, #1]
 800ca86:	f003 0310 	and.w	r3, r3, #16
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d008      	beq.n	800caa0 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ca8e:	68bb      	ldr	r3, [r7, #8]
 800ca90:	785b      	ldrb	r3, [r3, #1]
 800ca92:	f023 0310 	bic.w	r3, r3, #16
 800ca96:	b2db      	uxtb	r3, r3
 800ca98:	330a      	adds	r3, #10
 800ca9a:	b2da      	uxtb	r2, r3
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d11c      	bne.n	800cae0 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	78db      	ldrb	r3, [r3, #3]
 800caaa:	4618      	mov	r0, r3
 800caac:	f000 f91c 	bl	800cce8 <RTC_ByteToBcd2>
 800cab0:	4603      	mov	r3, r0
 800cab2:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	785b      	ldrb	r3, [r3, #1]
 800cab8:	4618      	mov	r0, r3
 800caba:	f000 f915 	bl	800cce8 <RTC_ByteToBcd2>
 800cabe:	4603      	mov	r3, r0
 800cac0:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800cac2:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	789b      	ldrb	r3, [r3, #2]
 800cac8:	4618      	mov	r0, r3
 800caca:	f000 f90d 	bl	800cce8 <RTC_ByteToBcd2>
 800cace:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800cad0:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800cada:	4313      	orrs	r3, r2
 800cadc:	617b      	str	r3, [r7, #20]
 800cade:	e00e      	b.n	800cafe <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	78db      	ldrb	r3, [r3, #3]
 800cae4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	785b      	ldrb	r3, [r3, #1]
 800caea:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800caec:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800caee:	68ba      	ldr	r2, [r7, #8]
 800caf0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800caf2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800cafa:	4313      	orrs	r3, r2
 800cafc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	22ca      	movs	r2, #202	; 0xca
 800cb04:	625a      	str	r2, [r3, #36]	; 0x24
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	2253      	movs	r2, #83	; 0x53
 800cb0c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800cb0e:	68f8      	ldr	r0, [r7, #12]
 800cb10:	f000 f8c0 	bl	800cc94 <RTC_EnterInitMode>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d00d      	beq.n	800cb36 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	22ff      	movs	r2, #255	; 0xff
 800cb20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	2204      	movs	r2, #4
 800cb26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800cb32:	2301      	movs	r3, #1
 800cb34:	e037      	b.n	800cba6 <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681a      	ldr	r2, [r3, #0]
 800cb3a:	697b      	ldr	r3, [r7, #20]
 800cb3c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cb40:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800cb44:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	68da      	ldr	r2, [r3, #12]
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb54:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	f003 0320 	and.w	r3, r3, #32
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d113      	bne.n	800cb8c <HAL_RTC_SetDate+0x13a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cb64:	68f8      	ldr	r0, [r7, #12]
 800cb66:	f000 f86f 	bl	800cc48 <HAL_RTC_WaitForSynchro>
 800cb6a:	4603      	mov	r3, r0
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d00d      	beq.n	800cb8c <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	22ff      	movs	r2, #255	; 0xff
 800cb76:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	2204      	movs	r2, #4
 800cb7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2200      	movs	r2, #0
 800cb84:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800cb88:	2301      	movs	r3, #1
 800cb8a:	e00c      	b.n	800cba6 <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	22ff      	movs	r2, #255	; 0xff
 800cb92:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2201      	movs	r2, #1
 800cb98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2200      	movs	r2, #0
 800cba0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 800cba4:	2300      	movs	r3, #0
  }
}
 800cba6:	4618      	mov	r0, r3
 800cba8:	371c      	adds	r7, #28
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	bd90      	pop	{r4, r7, pc}

0800cbae <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800cbae:	b580      	push	{r7, lr}
 800cbb0:	b086      	sub	sp, #24
 800cbb2:	af00      	add	r7, sp, #0
 800cbb4:	60f8      	str	r0, [r7, #12]
 800cbb6:	60b9      	str	r1, [r7, #8]
 800cbb8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	685b      	ldr	r3, [r3, #4]
 800cbc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cbc4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800cbc8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800cbca:	697b      	ldr	r3, [r7, #20]
 800cbcc:	0c1b      	lsrs	r3, r3, #16
 800cbce:	b2da      	uxtb	r2, r3
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800cbd4:	697b      	ldr	r3, [r7, #20]
 800cbd6:	0a1b      	lsrs	r3, r3, #8
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	f003 031f 	and.w	r3, r3, #31
 800cbde:	b2da      	uxtb	r2, r3
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800cbe4:	697b      	ldr	r3, [r7, #20]
 800cbe6:	b2db      	uxtb	r3, r3
 800cbe8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cbec:	b2da      	uxtb	r2, r3
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 800cbf2:	697b      	ldr	r3, [r7, #20]
 800cbf4:	0b5b      	lsrs	r3, r3, #13
 800cbf6:	b2db      	uxtb	r3, r3
 800cbf8:	f003 0307 	and.w	r3, r3, #7
 800cbfc:	b2da      	uxtb	r2, r3
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d11a      	bne.n	800cc3e <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	78db      	ldrb	r3, [r3, #3]
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	f000 f88b 	bl	800cd28 <RTC_Bcd2ToByte>
 800cc12:	4603      	mov	r3, r0
 800cc14:	461a      	mov	r2, r3
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	785b      	ldrb	r3, [r3, #1]
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f000 f882 	bl	800cd28 <RTC_Bcd2ToByte>
 800cc24:	4603      	mov	r3, r0
 800cc26:	461a      	mov	r2, r3
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	789b      	ldrb	r3, [r3, #2]
 800cc30:	4618      	mov	r0, r3
 800cc32:	f000 f879 	bl	800cd28 <RTC_Bcd2ToByte>
 800cc36:	4603      	mov	r3, r0
 800cc38:	461a      	mov	r2, r3
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800cc3e:	2300      	movs	r3, #0
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	3718      	adds	r7, #24
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}

0800cc48 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b084      	sub	sp, #16
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	68da      	ldr	r2, [r3, #12]
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800cc5e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800cc60:	f7f9 fabc 	bl	80061dc <HAL_GetTick>
 800cc64:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cc66:	e009      	b.n	800cc7c <HAL_RTC_WaitForSynchro+0x34>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800cc68:	f7f9 fab8 	bl	80061dc <HAL_GetTick>
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	1ad3      	subs	r3, r2, r3
 800cc72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cc76:	d901      	bls.n	800cc7c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800cc78:	2303      	movs	r3, #3
 800cc7a:	e007      	b.n	800cc8c <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	68db      	ldr	r3, [r3, #12]
 800cc82:	f003 0320 	and.w	r3, r3, #32
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d0ee      	beq.n	800cc68 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800cc8a:	2300      	movs	r3, #0
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3710      	adds	r7, #16
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b084      	sub	sp, #16
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	68db      	ldr	r3, [r3, #12]
 800cca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d119      	bne.n	800ccde <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f04f 32ff 	mov.w	r2, #4294967295
 800ccb2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800ccb4:	f7f9 fa92 	bl	80061dc <HAL_GetTick>
 800ccb8:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800ccba:	e009      	b.n	800ccd0 <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800ccbc:	f7f9 fa8e 	bl	80061dc <HAL_GetTick>
 800ccc0:	4602      	mov	r2, r0
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	1ad3      	subs	r3, r2, r3
 800ccc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ccca:	d901      	bls.n	800ccd0 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800cccc:	2303      	movs	r3, #3
 800ccce:	e007      	b.n	800cce0 <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	68db      	ldr	r3, [r3, #12]
 800ccd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d0ee      	beq.n	800ccbc <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800ccde:	2300      	movs	r3, #0
}
 800cce0:	4618      	mov	r0, r3
 800cce2:	3710      	adds	r7, #16
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}

0800cce8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800cce8:	b480      	push	{r7}
 800ccea:	b085      	sub	sp, #20
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	4603      	mov	r3, r0
 800ccf0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800ccf6:	79fb      	ldrb	r3, [r7, #7]
 800ccf8:	72fb      	strb	r3, [r7, #11]

  while(Param >= 10U)
 800ccfa:	e005      	b.n	800cd08 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	3301      	adds	r3, #1
 800cd00:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800cd02:	7afb      	ldrb	r3, [r7, #11]
 800cd04:	3b0a      	subs	r3, #10
 800cd06:	72fb      	strb	r3, [r7, #11]
  while(Param >= 10U)
 800cd08:	7afb      	ldrb	r3, [r7, #11]
 800cd0a:	2b09      	cmp	r3, #9
 800cd0c:	d8f6      	bhi.n	800ccfc <RTC_ByteToBcd2+0x14>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	b2db      	uxtb	r3, r3
 800cd12:	011b      	lsls	r3, r3, #4
 800cd14:	b2da      	uxtb	r2, r3
 800cd16:	7afb      	ldrb	r3, [r7, #11]
 800cd18:	4313      	orrs	r3, r2
 800cd1a:	b2db      	uxtb	r3, r3
}
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	3714      	adds	r7, #20
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr

0800cd28 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800cd28:	b480      	push	{r7}
 800cd2a:	b085      	sub	sp, #20
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	4603      	mov	r3, r0
 800cd30:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800cd32:	79fb      	ldrb	r3, [r7, #7]
 800cd34:	091b      	lsrs	r3, r3, #4
 800cd36:	b2db      	uxtb	r3, r3
 800cd38:	461a      	mov	r2, r3
 800cd3a:	4613      	mov	r3, r2
 800cd3c:	009b      	lsls	r3, r3, #2
 800cd3e:	4413      	add	r3, r2
 800cd40:	005b      	lsls	r3, r3, #1
 800cd42:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	b2da      	uxtb	r2, r3
 800cd48:	79fb      	ldrb	r3, [r7, #7]
 800cd4a:	f003 030f 	and.w	r3, r3, #15
 800cd4e:	b2db      	uxtb	r3, r3
 800cd50:	4413      	add	r3, r2
 800cd52:	b2db      	uxtb	r3, r3
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	3714      	adds	r7, #20
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5e:	4770      	bx	lr

0800cd60 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b087      	sub	sp, #28
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	3350      	adds	r3, #80	; 0x50
 800cd72:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800cd74:	68bb      	ldr	r3, [r7, #8]
 800cd76:	009b      	lsls	r3, r3, #2
 800cd78:	697a      	ldr	r2, [r7, #20]
 800cd7a:	4413      	add	r3, r2
 800cd7c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	687a      	ldr	r2, [r7, #4]
 800cd82:	601a      	str	r2, [r3, #0]
}
 800cd84:	bf00      	nop
 800cd86:	371c      	adds	r7, #28
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8e:	4770      	bx	lr

0800cd90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b082      	sub	sp, #8
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d101      	bne.n	800cda2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cd9e:	2301      	movs	r3, #1
 800cda0:	e01d      	b.n	800cdde <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cda8:	b2db      	uxtb	r3, r3
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d106      	bne.n	800cdbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cdb6:	6878      	ldr	r0, [r7, #4]
 800cdb8:	f7f8 fd24 	bl	8005804 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2202      	movs	r2, #2
 800cdc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681a      	ldr	r2, [r3, #0]
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	3304      	adds	r3, #4
 800cdcc:	4619      	mov	r1, r3
 800cdce:	4610      	mov	r0, r2
 800cdd0:	f000 fc84 	bl	800d6dc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cddc:	2300      	movs	r3, #0
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3708      	adds	r7, #8
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
	...

0800cde8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cde8:	b480      	push	{r7}
 800cdea:	b085      	sub	sp, #20
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2202      	movs	r2, #2
 800cdf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	689a      	ldr	r2, [r3, #8]
 800cdfe:	4b0e      	ldr	r3, [pc, #56]	; (800ce38 <HAL_TIM_Base_Start+0x50>)
 800ce00:	4013      	ands	r3, r2
 800ce02:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2b06      	cmp	r3, #6
 800ce08:	d00b      	beq.n	800ce22 <HAL_TIM_Base_Start+0x3a>
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce10:	d007      	beq.n	800ce22 <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	681a      	ldr	r2, [r3, #0]
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f042 0201 	orr.w	r2, r2, #1
 800ce20:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2201      	movs	r2, #1
 800ce26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ce2a:	2300      	movs	r3, #0
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3714      	adds	r7, #20
 800ce30:	46bd      	mov	sp, r7
 800ce32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce36:	4770      	bx	lr
 800ce38:	00010007 	.word	0x00010007

0800ce3c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b083      	sub	sp, #12
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2202      	movs	r2, #2
 800ce48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	6a1a      	ldr	r2, [r3, #32]
 800ce52:	f241 1311 	movw	r3, #4369	; 0x1111
 800ce56:	4013      	ands	r3, r2
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d10f      	bne.n	800ce7c <HAL_TIM_Base_Stop+0x40>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	6a1a      	ldr	r2, [r3, #32]
 800ce62:	f240 4344 	movw	r3, #1092	; 0x444
 800ce66:	4013      	ands	r3, r2
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d107      	bne.n	800ce7c <HAL_TIM_Base_Stop+0x40>
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	681a      	ldr	r2, [r3, #0]
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f022 0201 	bic.w	r2, r2, #1
 800ce7a:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2201      	movs	r2, #1
 800ce80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ce84:	2300      	movs	r3, #0
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	370c      	adds	r7, #12
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce90:	4770      	bx	lr
	...

0800ce94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b085      	sub	sp, #20
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	68da      	ldr	r2, [r3, #12]
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	f042 0201 	orr.w	r2, r2, #1
 800ceaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	689a      	ldr	r2, [r3, #8]
 800ceb2:	4b0c      	ldr	r3, [pc, #48]	; (800cee4 <HAL_TIM_Base_Start_IT+0x50>)
 800ceb4:	4013      	ands	r3, r2
 800ceb6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	2b06      	cmp	r3, #6
 800cebc:	d00b      	beq.n	800ced6 <HAL_TIM_Base_Start_IT+0x42>
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cec4:	d007      	beq.n	800ced6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f042 0201 	orr.w	r2, r2, #1
 800ced4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ced6:	2300      	movs	r3, #0
}
 800ced8:	4618      	mov	r0, r3
 800ceda:	3714      	adds	r7, #20
 800cedc:	46bd      	mov	sp, r7
 800cede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee2:	4770      	bx	lr
 800cee4:	00010007 	.word	0x00010007

0800cee8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b082      	sub	sp, #8
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d101      	bne.n	800cefa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cef6:	2301      	movs	r3, #1
 800cef8:	e01d      	b.n	800cf36 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf00:	b2db      	uxtb	r3, r3
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d106      	bne.n	800cf14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cf0e:	6878      	ldr	r0, [r7, #4]
 800cf10:	f000 f815 	bl	800cf3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2202      	movs	r2, #2
 800cf18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681a      	ldr	r2, [r3, #0]
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	3304      	adds	r3, #4
 800cf24:	4619      	mov	r1, r3
 800cf26:	4610      	mov	r0, r2
 800cf28:	f000 fbd8 	bl	800d6dc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2201      	movs	r2, #1
 800cf30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cf34:	2300      	movs	r3, #0
}
 800cf36:	4618      	mov	r0, r3
 800cf38:	3708      	adds	r7, #8
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bd80      	pop	{r7, pc}

0800cf3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800cf3e:	b480      	push	{r7}
 800cf40:	b083      	sub	sp, #12
 800cf42:	af00      	add	r7, sp, #0
 800cf44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800cf46:	bf00      	nop
 800cf48:	370c      	adds	r7, #12
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf50:	4770      	bx	lr
	...

0800cf54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b084      	sub	sp, #16
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	2201      	movs	r2, #1
 800cf64:	6839      	ldr	r1, [r7, #0]
 800cf66:	4618      	mov	r0, r3
 800cf68:	f000 ff36 	bl	800ddd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	4a19      	ldr	r2, [pc, #100]	; (800cfd8 <HAL_TIM_PWM_Start+0x84>)
 800cf72:	4293      	cmp	r3, r2
 800cf74:	d009      	beq.n	800cf8a <HAL_TIM_PWM_Start+0x36>
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	4a18      	ldr	r2, [pc, #96]	; (800cfdc <HAL_TIM_PWM_Start+0x88>)
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d004      	beq.n	800cf8a <HAL_TIM_PWM_Start+0x36>
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	4a16      	ldr	r2, [pc, #88]	; (800cfe0 <HAL_TIM_PWM_Start+0x8c>)
 800cf86:	4293      	cmp	r3, r2
 800cf88:	d101      	bne.n	800cf8e <HAL_TIM_PWM_Start+0x3a>
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	e000      	b.n	800cf90 <HAL_TIM_PWM_Start+0x3c>
 800cf8e:	2300      	movs	r3, #0
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d007      	beq.n	800cfa4 <HAL_TIM_PWM_Start+0x50>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cfa2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	689a      	ldr	r2, [r3, #8]
 800cfaa:	4b0e      	ldr	r3, [pc, #56]	; (800cfe4 <HAL_TIM_PWM_Start+0x90>)
 800cfac:	4013      	ands	r3, r2
 800cfae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	2b06      	cmp	r3, #6
 800cfb4:	d00b      	beq.n	800cfce <HAL_TIM_PWM_Start+0x7a>
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cfbc:	d007      	beq.n	800cfce <HAL_TIM_PWM_Start+0x7a>
  {
    __HAL_TIM_ENABLE(htim);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	681a      	ldr	r2, [r3, #0]
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	f042 0201 	orr.w	r2, r2, #1
 800cfcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cfce:	2300      	movs	r3, #0
}
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	3710      	adds	r7, #16
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}
 800cfd8:	40012c00 	.word	0x40012c00
 800cfdc:	40014400 	.word	0x40014400
 800cfe0:	40014800 	.word	0x40014800
 800cfe4:	00010007 	.word	0x00010007

0800cfe8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b082      	sub	sp, #8
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
 800cff0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	2200      	movs	r2, #0
 800cff8:	6839      	ldr	r1, [r7, #0]
 800cffa:	4618      	mov	r0, r3
 800cffc:	f000 feec 	bl	800ddd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	4a25      	ldr	r2, [pc, #148]	; (800d09c <HAL_TIM_PWM_Stop+0xb4>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d009      	beq.n	800d01e <HAL_TIM_PWM_Stop+0x36>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	4a24      	ldr	r2, [pc, #144]	; (800d0a0 <HAL_TIM_PWM_Stop+0xb8>)
 800d010:	4293      	cmp	r3, r2
 800d012:	d004      	beq.n	800d01e <HAL_TIM_PWM_Stop+0x36>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	4a22      	ldr	r2, [pc, #136]	; (800d0a4 <HAL_TIM_PWM_Stop+0xbc>)
 800d01a:	4293      	cmp	r3, r2
 800d01c:	d101      	bne.n	800d022 <HAL_TIM_PWM_Stop+0x3a>
 800d01e:	2301      	movs	r3, #1
 800d020:	e000      	b.n	800d024 <HAL_TIM_PWM_Stop+0x3c>
 800d022:	2300      	movs	r3, #0
 800d024:	2b00      	cmp	r3, #0
 800d026:	d017      	beq.n	800d058 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	6a1a      	ldr	r2, [r3, #32]
 800d02e:	f241 1311 	movw	r3, #4369	; 0x1111
 800d032:	4013      	ands	r3, r2
 800d034:	2b00      	cmp	r3, #0
 800d036:	d10f      	bne.n	800d058 <HAL_TIM_PWM_Stop+0x70>
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	6a1a      	ldr	r2, [r3, #32]
 800d03e:	f240 4344 	movw	r3, #1092	; 0x444
 800d042:	4013      	ands	r3, r2
 800d044:	2b00      	cmp	r3, #0
 800d046:	d107      	bne.n	800d058 <HAL_TIM_PWM_Stop+0x70>
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d056:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	6a1a      	ldr	r2, [r3, #32]
 800d05e:	f241 1311 	movw	r3, #4369	; 0x1111
 800d062:	4013      	ands	r3, r2
 800d064:	2b00      	cmp	r3, #0
 800d066:	d10f      	bne.n	800d088 <HAL_TIM_PWM_Stop+0xa0>
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	6a1a      	ldr	r2, [r3, #32]
 800d06e:	f240 4344 	movw	r3, #1092	; 0x444
 800d072:	4013      	ands	r3, r2
 800d074:	2b00      	cmp	r3, #0
 800d076:	d107      	bne.n	800d088 <HAL_TIM_PWM_Stop+0xa0>
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	681a      	ldr	r2, [r3, #0]
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	f022 0201 	bic.w	r2, r2, #1
 800d086:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2201      	movs	r2, #1
 800d08c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d090:	2300      	movs	r3, #0
}
 800d092:	4618      	mov	r0, r3
 800d094:	3708      	adds	r7, #8
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	40012c00 	.word	0x40012c00
 800d0a0:	40014400 	.word	0x40014400
 800d0a4:	40014800 	.word	0x40014800

0800d0a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b082      	sub	sp, #8
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	691b      	ldr	r3, [r3, #16]
 800d0b6:	f003 0302 	and.w	r3, r3, #2
 800d0ba:	2b02      	cmp	r3, #2
 800d0bc:	d122      	bne.n	800d104 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	68db      	ldr	r3, [r3, #12]
 800d0c4:	f003 0302 	and.w	r3, r3, #2
 800d0c8:	2b02      	cmp	r3, #2
 800d0ca:	d11b      	bne.n	800d104 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f06f 0202 	mvn.w	r2, #2
 800d0d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	2201      	movs	r2, #1
 800d0da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	699b      	ldr	r3, [r3, #24]
 800d0e2:	f003 0303 	and.w	r3, r3, #3
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d003      	beq.n	800d0f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d0ea:	6878      	ldr	r0, [r7, #4]
 800d0ec:	f000 fad7 	bl	800d69e <HAL_TIM_IC_CaptureCallback>
 800d0f0:	e005      	b.n	800d0fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0f2:	6878      	ldr	r0, [r7, #4]
 800d0f4:	f000 fac9 	bl	800d68a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f000 fada 	bl	800d6b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2200      	movs	r2, #0
 800d102:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	691b      	ldr	r3, [r3, #16]
 800d10a:	f003 0304 	and.w	r3, r3, #4
 800d10e:	2b04      	cmp	r3, #4
 800d110:	d122      	bne.n	800d158 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	68db      	ldr	r3, [r3, #12]
 800d118:	f003 0304 	and.w	r3, r3, #4
 800d11c:	2b04      	cmp	r3, #4
 800d11e:	d11b      	bne.n	800d158 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	f06f 0204 	mvn.w	r2, #4
 800d128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2202      	movs	r2, #2
 800d12e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	699b      	ldr	r3, [r3, #24]
 800d136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d003      	beq.n	800d146 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f000 faad 	bl	800d69e <HAL_TIM_IC_CaptureCallback>
 800d144:	e005      	b.n	800d152 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f000 fa9f 	bl	800d68a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f000 fab0 	bl	800d6b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2200      	movs	r2, #0
 800d156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	691b      	ldr	r3, [r3, #16]
 800d15e:	f003 0308 	and.w	r3, r3, #8
 800d162:	2b08      	cmp	r3, #8
 800d164:	d122      	bne.n	800d1ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	68db      	ldr	r3, [r3, #12]
 800d16c:	f003 0308 	and.w	r3, r3, #8
 800d170:	2b08      	cmp	r3, #8
 800d172:	d11b      	bne.n	800d1ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	f06f 0208 	mvn.w	r2, #8
 800d17c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2204      	movs	r2, #4
 800d182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	69db      	ldr	r3, [r3, #28]
 800d18a:	f003 0303 	and.w	r3, r3, #3
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d003      	beq.n	800d19a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d192:	6878      	ldr	r0, [r7, #4]
 800d194:	f000 fa83 	bl	800d69e <HAL_TIM_IC_CaptureCallback>
 800d198:	e005      	b.n	800d1a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d19a:	6878      	ldr	r0, [r7, #4]
 800d19c:	f000 fa75 	bl	800d68a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1a0:	6878      	ldr	r0, [r7, #4]
 800d1a2:	f000 fa86 	bl	800d6b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	691b      	ldr	r3, [r3, #16]
 800d1b2:	f003 0310 	and.w	r3, r3, #16
 800d1b6:	2b10      	cmp	r3, #16
 800d1b8:	d122      	bne.n	800d200 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	68db      	ldr	r3, [r3, #12]
 800d1c0:	f003 0310 	and.w	r3, r3, #16
 800d1c4:	2b10      	cmp	r3, #16
 800d1c6:	d11b      	bne.n	800d200 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	f06f 0210 	mvn.w	r2, #16
 800d1d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2208      	movs	r2, #8
 800d1d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	69db      	ldr	r3, [r3, #28]
 800d1de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d003      	beq.n	800d1ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1e6:	6878      	ldr	r0, [r7, #4]
 800d1e8:	f000 fa59 	bl	800d69e <HAL_TIM_IC_CaptureCallback>
 800d1ec:	e005      	b.n	800d1fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f000 fa4b 	bl	800d68a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1f4:	6878      	ldr	r0, [r7, #4]
 800d1f6:	f000 fa5c 	bl	800d6b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	691b      	ldr	r3, [r3, #16]
 800d206:	f003 0301 	and.w	r3, r3, #1
 800d20a:	2b01      	cmp	r3, #1
 800d20c:	d10e      	bne.n	800d22c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	68db      	ldr	r3, [r3, #12]
 800d214:	f003 0301 	and.w	r3, r3, #1
 800d218:	2b01      	cmp	r3, #1
 800d21a:	d107      	bne.n	800d22c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	f06f 0201 	mvn.w	r2, #1
 800d224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d226:	6878      	ldr	r0, [r7, #4]
 800d228:	f7f7 f832 	bl	8004290 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	691b      	ldr	r3, [r3, #16]
 800d232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d236:	2b80      	cmp	r3, #128	; 0x80
 800d238:	d10e      	bne.n	800d258 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	68db      	ldr	r3, [r3, #12]
 800d240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d244:	2b80      	cmp	r3, #128	; 0x80
 800d246:	d107      	bne.n	800d258 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f000 fe50 	bl	800def8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	691b      	ldr	r3, [r3, #16]
 800d25e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d266:	d10e      	bne.n	800d286 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	68db      	ldr	r3, [r3, #12]
 800d26e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d272:	2b80      	cmp	r3, #128	; 0x80
 800d274:	d107      	bne.n	800d286 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d27e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f000 fe43 	bl	800df0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	691b      	ldr	r3, [r3, #16]
 800d28c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d290:	2b40      	cmp	r3, #64	; 0x40
 800d292:	d10e      	bne.n	800d2b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	68db      	ldr	r3, [r3, #12]
 800d29a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d29e:	2b40      	cmp	r3, #64	; 0x40
 800d2a0:	d107      	bne.n	800d2b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d2aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d2ac:	6878      	ldr	r0, [r7, #4]
 800d2ae:	f000 fa0a 	bl	800d6c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	691b      	ldr	r3, [r3, #16]
 800d2b8:	f003 0320 	and.w	r3, r3, #32
 800d2bc:	2b20      	cmp	r3, #32
 800d2be:	d10e      	bne.n	800d2de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	68db      	ldr	r3, [r3, #12]
 800d2c6:	f003 0320 	and.w	r3, r3, #32
 800d2ca:	2b20      	cmp	r3, #32
 800d2cc:	d107      	bne.n	800d2de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	f06f 0220 	mvn.w	r2, #32
 800d2d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f000 fe03 	bl	800dee4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d2de:	bf00      	nop
 800d2e0:	3708      	adds	r7, #8
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}
	...

0800d2e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b084      	sub	sp, #16
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	60f8      	str	r0, [r7, #12]
 800d2f0:	60b9      	str	r1, [r7, #8]
 800d2f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d2fa:	2b01      	cmp	r3, #1
 800d2fc:	d101      	bne.n	800d302 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d2fe:	2302      	movs	r3, #2
 800d300:	e105      	b.n	800d50e <HAL_TIM_PWM_ConfigChannel+0x226>
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	2201      	movs	r2, #1
 800d306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	2202      	movs	r2, #2
 800d30e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2b14      	cmp	r3, #20
 800d316:	f200 80f0 	bhi.w	800d4fa <HAL_TIM_PWM_ConfigChannel+0x212>
 800d31a:	a201      	add	r2, pc, #4	; (adr r2, 800d320 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d320:	0800d375 	.word	0x0800d375
 800d324:	0800d4fb 	.word	0x0800d4fb
 800d328:	0800d4fb 	.word	0x0800d4fb
 800d32c:	0800d4fb 	.word	0x0800d4fb
 800d330:	0800d3b5 	.word	0x0800d3b5
 800d334:	0800d4fb 	.word	0x0800d4fb
 800d338:	0800d4fb 	.word	0x0800d4fb
 800d33c:	0800d4fb 	.word	0x0800d4fb
 800d340:	0800d3f7 	.word	0x0800d3f7
 800d344:	0800d4fb 	.word	0x0800d4fb
 800d348:	0800d4fb 	.word	0x0800d4fb
 800d34c:	0800d4fb 	.word	0x0800d4fb
 800d350:	0800d437 	.word	0x0800d437
 800d354:	0800d4fb 	.word	0x0800d4fb
 800d358:	0800d4fb 	.word	0x0800d4fb
 800d35c:	0800d4fb 	.word	0x0800d4fb
 800d360:	0800d479 	.word	0x0800d479
 800d364:	0800d4fb 	.word	0x0800d4fb
 800d368:	0800d4fb 	.word	0x0800d4fb
 800d36c:	0800d4fb 	.word	0x0800d4fb
 800d370:	0800d4b9 	.word	0x0800d4b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	68b9      	ldr	r1, [r7, #8]
 800d37a:	4618      	mov	r0, r3
 800d37c:	f000 fa12 	bl	800d7a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	699a      	ldr	r2, [r3, #24]
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	f042 0208 	orr.w	r2, r2, #8
 800d38e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	699a      	ldr	r2, [r3, #24]
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	f022 0204 	bic.w	r2, r2, #4
 800d39e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	6999      	ldr	r1, [r3, #24]
 800d3a6:	68bb      	ldr	r3, [r7, #8]
 800d3a8:	691a      	ldr	r2, [r3, #16]
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	430a      	orrs	r2, r1
 800d3b0:	619a      	str	r2, [r3, #24]
      break;
 800d3b2:	e0a3      	b.n	800d4fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	68b9      	ldr	r1, [r7, #8]
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	f000 fa6e 	bl	800d89c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	699a      	ldr	r2, [r3, #24]
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d3ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	699a      	ldr	r2, [r3, #24]
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d3de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	6999      	ldr	r1, [r3, #24]
 800d3e6:	68bb      	ldr	r3, [r7, #8]
 800d3e8:	691b      	ldr	r3, [r3, #16]
 800d3ea:	021a      	lsls	r2, r3, #8
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	430a      	orrs	r2, r1
 800d3f2:	619a      	str	r2, [r3, #24]
      break;
 800d3f4:	e082      	b.n	800d4fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	68b9      	ldr	r1, [r7, #8]
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f000 fac7 	bl	800d990 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	69da      	ldr	r2, [r3, #28]
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f042 0208 	orr.w	r2, r2, #8
 800d410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	69da      	ldr	r2, [r3, #28]
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	f022 0204 	bic.w	r2, r2, #4
 800d420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	69d9      	ldr	r1, [r3, #28]
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	691a      	ldr	r2, [r3, #16]
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	430a      	orrs	r2, r1
 800d432:	61da      	str	r2, [r3, #28]
      break;
 800d434:	e062      	b.n	800d4fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	68b9      	ldr	r1, [r7, #8]
 800d43c:	4618      	mov	r0, r3
 800d43e:	f000 fb1f 	bl	800da80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	69da      	ldr	r2, [r3, #28]
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d450:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	69da      	ldr	r2, [r3, #28]
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d460:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	69d9      	ldr	r1, [r3, #28]
 800d468:	68bb      	ldr	r3, [r7, #8]
 800d46a:	691b      	ldr	r3, [r3, #16]
 800d46c:	021a      	lsls	r2, r3, #8
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	430a      	orrs	r2, r1
 800d474:	61da      	str	r2, [r3, #28]
      break;
 800d476:	e041      	b.n	800d4fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	68b9      	ldr	r1, [r7, #8]
 800d47e:	4618      	mov	r0, r3
 800d480:	f000 fb5c 	bl	800db3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	f042 0208 	orr.w	r2, r2, #8
 800d492:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	f022 0204 	bic.w	r2, r2, #4
 800d4a2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	691a      	ldr	r2, [r3, #16]
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	430a      	orrs	r2, r1
 800d4b4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d4b6:	e021      	b.n	800d4fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	68b9      	ldr	r1, [r7, #8]
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f000 fb94 	bl	800dbec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d4d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d4e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d4ea:	68bb      	ldr	r3, [r7, #8]
 800d4ec:	691b      	ldr	r3, [r3, #16]
 800d4ee:	021a      	lsls	r2, r3, #8
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	430a      	orrs	r2, r1
 800d4f6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d4f8:	e000      	b.n	800d4fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800d4fa:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	2201      	movs	r2, #1
 800d500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	2200      	movs	r2, #0
 800d508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d50c:	2300      	movs	r3, #0
}
 800d50e:	4618      	mov	r0, r3
 800d510:	3710      	adds	r7, #16
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	bf00      	nop

0800d518 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
 800d520:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d528:	2b01      	cmp	r3, #1
 800d52a:	d101      	bne.n	800d530 <HAL_TIM_ConfigClockSource+0x18>
 800d52c:	2302      	movs	r3, #2
 800d52e:	e0a8      	b.n	800d682 <HAL_TIM_ConfigClockSource+0x16a>
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	2201      	movs	r2, #1
 800d534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2202      	movs	r2, #2
 800d53c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	689b      	ldr	r3, [r3, #8]
 800d546:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800d54e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d552:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d55a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	68fa      	ldr	r2, [r7, #12]
 800d562:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	2b40      	cmp	r3, #64	; 0x40
 800d56a:	d067      	beq.n	800d63c <HAL_TIM_ConfigClockSource+0x124>
 800d56c:	2b40      	cmp	r3, #64	; 0x40
 800d56e:	d80b      	bhi.n	800d588 <HAL_TIM_ConfigClockSource+0x70>
 800d570:	2b10      	cmp	r3, #16
 800d572:	d073      	beq.n	800d65c <HAL_TIM_ConfigClockSource+0x144>
 800d574:	2b10      	cmp	r3, #16
 800d576:	d802      	bhi.n	800d57e <HAL_TIM_ConfigClockSource+0x66>
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d06f      	beq.n	800d65c <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800d57c:	e078      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800d57e:	2b20      	cmp	r3, #32
 800d580:	d06c      	beq.n	800d65c <HAL_TIM_ConfigClockSource+0x144>
 800d582:	2b30      	cmp	r3, #48	; 0x30
 800d584:	d06a      	beq.n	800d65c <HAL_TIM_ConfigClockSource+0x144>
      break;
 800d586:	e073      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800d588:	2b70      	cmp	r3, #112	; 0x70
 800d58a:	d00d      	beq.n	800d5a8 <HAL_TIM_ConfigClockSource+0x90>
 800d58c:	2b70      	cmp	r3, #112	; 0x70
 800d58e:	d804      	bhi.n	800d59a <HAL_TIM_ConfigClockSource+0x82>
 800d590:	2b50      	cmp	r3, #80	; 0x50
 800d592:	d033      	beq.n	800d5fc <HAL_TIM_ConfigClockSource+0xe4>
 800d594:	2b60      	cmp	r3, #96	; 0x60
 800d596:	d041      	beq.n	800d61c <HAL_TIM_ConfigClockSource+0x104>
      break;
 800d598:	e06a      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800d59a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d59e:	d066      	beq.n	800d66e <HAL_TIM_ConfigClockSource+0x156>
 800d5a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d5a4:	d017      	beq.n	800d5d6 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 800d5a6:	e063      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	6818      	ldr	r0, [r3, #0]
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	6899      	ldr	r1, [r3, #8]
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	685a      	ldr	r2, [r3, #4]
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	68db      	ldr	r3, [r3, #12]
 800d5b8:	f000 fbee 	bl	800dd98 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	689b      	ldr	r3, [r3, #8]
 800d5c2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d5ca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	68fa      	ldr	r2, [r7, #12]
 800d5d2:	609a      	str	r2, [r3, #8]
      break;
 800d5d4:	e04c      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6818      	ldr	r0, [r3, #0]
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	6899      	ldr	r1, [r3, #8]
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	685a      	ldr	r2, [r3, #4]
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	68db      	ldr	r3, [r3, #12]
 800d5e6:	f000 fbd7 	bl	800dd98 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	689a      	ldr	r2, [r3, #8]
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d5f8:	609a      	str	r2, [r3, #8]
      break;
 800d5fa:	e039      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6818      	ldr	r0, [r3, #0]
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	6859      	ldr	r1, [r3, #4]
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	68db      	ldr	r3, [r3, #12]
 800d608:	461a      	mov	r2, r3
 800d60a:	f000 fb49 	bl	800dca0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	2150      	movs	r1, #80	; 0x50
 800d614:	4618      	mov	r0, r3
 800d616:	f000 fba2 	bl	800dd5e <TIM_ITRx_SetConfig>
      break;
 800d61a:	e029      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	6818      	ldr	r0, [r3, #0]
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	6859      	ldr	r1, [r3, #4]
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	68db      	ldr	r3, [r3, #12]
 800d628:	461a      	mov	r2, r3
 800d62a:	f000 fb68 	bl	800dcfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	2160      	movs	r1, #96	; 0x60
 800d634:	4618      	mov	r0, r3
 800d636:	f000 fb92 	bl	800dd5e <TIM_ITRx_SetConfig>
      break;
 800d63a:	e019      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	6818      	ldr	r0, [r3, #0]
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	6859      	ldr	r1, [r3, #4]
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	68db      	ldr	r3, [r3, #12]
 800d648:	461a      	mov	r2, r3
 800d64a:	f000 fb29 	bl	800dca0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	2140      	movs	r1, #64	; 0x40
 800d654:	4618      	mov	r0, r3
 800d656:	f000 fb82 	bl	800dd5e <TIM_ITRx_SetConfig>
      break;
 800d65a:	e009      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681a      	ldr	r2, [r3, #0]
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	4619      	mov	r1, r3
 800d666:	4610      	mov	r0, r2
 800d668:	f000 fb79 	bl	800dd5e <TIM_ITRx_SetConfig>
      break;
 800d66c:	e000      	b.n	800d670 <HAL_TIM_ConfigClockSource+0x158>
      break;
 800d66e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2201      	movs	r2, #1
 800d674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2200      	movs	r2, #0
 800d67c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d680:	2300      	movs	r3, #0
}
 800d682:	4618      	mov	r0, r3
 800d684:	3710      	adds	r7, #16
 800d686:	46bd      	mov	sp, r7
 800d688:	bd80      	pop	{r7, pc}

0800d68a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d68a:	b480      	push	{r7}
 800d68c:	b083      	sub	sp, #12
 800d68e:	af00      	add	r7, sp, #0
 800d690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d692:	bf00      	nop
 800d694:	370c      	adds	r7, #12
 800d696:	46bd      	mov	sp, r7
 800d698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69c:	4770      	bx	lr

0800d69e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d69e:	b480      	push	{r7}
 800d6a0:	b083      	sub	sp, #12
 800d6a2:	af00      	add	r7, sp, #0
 800d6a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d6a6:	bf00      	nop
 800d6a8:	370c      	adds	r7, #12
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b0:	4770      	bx	lr

0800d6b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d6b2:	b480      	push	{r7}
 800d6b4:	b083      	sub	sp, #12
 800d6b6:	af00      	add	r7, sp, #0
 800d6b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d6ba:	bf00      	nop
 800d6bc:	370c      	adds	r7, #12
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c4:	4770      	bx	lr

0800d6c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d6c6:	b480      	push	{r7}
 800d6c8:	b083      	sub	sp, #12
 800d6ca:	af00      	add	r7, sp, #0
 800d6cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d6ce:	bf00      	nop
 800d6d0:	370c      	adds	r7, #12
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d8:	4770      	bx	lr
	...

0800d6dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d6dc:	b480      	push	{r7}
 800d6de:	b085      	sub	sp, #20
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
 800d6e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	4a2a      	ldr	r2, [pc, #168]	; (800d798 <TIM_Base_SetConfig+0xbc>)
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	d003      	beq.n	800d6fc <TIM_Base_SetConfig+0x20>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d6fa:	d108      	bne.n	800d70e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	685b      	ldr	r3, [r3, #4]
 800d708:	68fa      	ldr	r2, [r7, #12]
 800d70a:	4313      	orrs	r3, r2
 800d70c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	4a21      	ldr	r2, [pc, #132]	; (800d798 <TIM_Base_SetConfig+0xbc>)
 800d712:	4293      	cmp	r3, r2
 800d714:	d00b      	beq.n	800d72e <TIM_Base_SetConfig+0x52>
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d71c:	d007      	beq.n	800d72e <TIM_Base_SetConfig+0x52>
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	4a1e      	ldr	r2, [pc, #120]	; (800d79c <TIM_Base_SetConfig+0xc0>)
 800d722:	4293      	cmp	r3, r2
 800d724:	d003      	beq.n	800d72e <TIM_Base_SetConfig+0x52>
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	4a1d      	ldr	r2, [pc, #116]	; (800d7a0 <TIM_Base_SetConfig+0xc4>)
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d108      	bne.n	800d740 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	68db      	ldr	r3, [r3, #12]
 800d73a:	68fa      	ldr	r2, [r7, #12]
 800d73c:	4313      	orrs	r3, r2
 800d73e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	695b      	ldr	r3, [r3, #20]
 800d74a:	4313      	orrs	r3, r2
 800d74c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	68fa      	ldr	r2, [r7, #12]
 800d752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	689a      	ldr	r2, [r3, #8]
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	681a      	ldr	r2, [r3, #0]
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	4a0c      	ldr	r2, [pc, #48]	; (800d798 <TIM_Base_SetConfig+0xbc>)
 800d768:	4293      	cmp	r3, r2
 800d76a:	d007      	beq.n	800d77c <TIM_Base_SetConfig+0xa0>
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	4a0b      	ldr	r2, [pc, #44]	; (800d79c <TIM_Base_SetConfig+0xc0>)
 800d770:	4293      	cmp	r3, r2
 800d772:	d003      	beq.n	800d77c <TIM_Base_SetConfig+0xa0>
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	4a0a      	ldr	r2, [pc, #40]	; (800d7a0 <TIM_Base_SetConfig+0xc4>)
 800d778:	4293      	cmp	r3, r2
 800d77a:	d103      	bne.n	800d784 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	691a      	ldr	r2, [r3, #16]
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2201      	movs	r2, #1
 800d788:	615a      	str	r2, [r3, #20]
}
 800d78a:	bf00      	nop
 800d78c:	3714      	adds	r7, #20
 800d78e:	46bd      	mov	sp, r7
 800d790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d794:	4770      	bx	lr
 800d796:	bf00      	nop
 800d798:	40012c00 	.word	0x40012c00
 800d79c:	40014400 	.word	0x40014400
 800d7a0:	40014800 	.word	0x40014800

0800d7a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b087      	sub	sp, #28
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
 800d7ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6a1b      	ldr	r3, [r3, #32]
 800d7b2:	f023 0201 	bic.w	r2, r3, #1
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6a1b      	ldr	r3, [r3, #32]
 800d7be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	685b      	ldr	r3, [r3, #4]
 800d7c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	699b      	ldr	r3, [r3, #24]
 800d7ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d7d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d7d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f023 0303 	bic.w	r3, r3, #3
 800d7de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d7e0:	683b      	ldr	r3, [r7, #0]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	4313      	orrs	r3, r2
 800d7e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	f023 0302 	bic.w	r3, r3, #2
 800d7f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d7f2:	683b      	ldr	r3, [r7, #0]
 800d7f4:	689b      	ldr	r3, [r3, #8]
 800d7f6:	697a      	ldr	r2, [r7, #20]
 800d7f8:	4313      	orrs	r3, r2
 800d7fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	4a24      	ldr	r2, [pc, #144]	; (800d890 <TIM_OC1_SetConfig+0xec>)
 800d800:	4293      	cmp	r3, r2
 800d802:	d007      	beq.n	800d814 <TIM_OC1_SetConfig+0x70>
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	4a23      	ldr	r2, [pc, #140]	; (800d894 <TIM_OC1_SetConfig+0xf0>)
 800d808:	4293      	cmp	r3, r2
 800d80a:	d003      	beq.n	800d814 <TIM_OC1_SetConfig+0x70>
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	4a22      	ldr	r2, [pc, #136]	; (800d898 <TIM_OC1_SetConfig+0xf4>)
 800d810:	4293      	cmp	r3, r2
 800d812:	d10c      	bne.n	800d82e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d814:	697b      	ldr	r3, [r7, #20]
 800d816:	f023 0308 	bic.w	r3, r3, #8
 800d81a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	68db      	ldr	r3, [r3, #12]
 800d820:	697a      	ldr	r2, [r7, #20]
 800d822:	4313      	orrs	r3, r2
 800d824:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d826:	697b      	ldr	r3, [r7, #20]
 800d828:	f023 0304 	bic.w	r3, r3, #4
 800d82c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	4a17      	ldr	r2, [pc, #92]	; (800d890 <TIM_OC1_SetConfig+0xec>)
 800d832:	4293      	cmp	r3, r2
 800d834:	d007      	beq.n	800d846 <TIM_OC1_SetConfig+0xa2>
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	4a17      	ldr	r2, [pc, #92]	; (800d898 <TIM_OC1_SetConfig+0xf4>)
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d003      	beq.n	800d846 <TIM_OC1_SetConfig+0xa2>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	4a14      	ldr	r2, [pc, #80]	; (800d894 <TIM_OC1_SetConfig+0xf0>)
 800d842:	4293      	cmp	r3, r2
 800d844:	d111      	bne.n	800d86a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d846:	693b      	ldr	r3, [r7, #16]
 800d848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d84c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d84e:	693b      	ldr	r3, [r7, #16]
 800d850:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d854:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	695b      	ldr	r3, [r3, #20]
 800d85a:	693a      	ldr	r2, [r7, #16]
 800d85c:	4313      	orrs	r3, r2
 800d85e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	699b      	ldr	r3, [r3, #24]
 800d864:	693a      	ldr	r2, [r7, #16]
 800d866:	4313      	orrs	r3, r2
 800d868:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	693a      	ldr	r2, [r7, #16]
 800d86e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	68fa      	ldr	r2, [r7, #12]
 800d874:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	685a      	ldr	r2, [r3, #4]
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	697a      	ldr	r2, [r7, #20]
 800d882:	621a      	str	r2, [r3, #32]
}
 800d884:	bf00      	nop
 800d886:	371c      	adds	r7, #28
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr
 800d890:	40012c00 	.word	0x40012c00
 800d894:	40014800 	.word	0x40014800
 800d898:	40014400 	.word	0x40014400

0800d89c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b087      	sub	sp, #28
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	6a1b      	ldr	r3, [r3, #32]
 800d8aa:	f023 0210 	bic.w	r2, r3, #16
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	6a1b      	ldr	r3, [r3, #32]
 800d8b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	685b      	ldr	r3, [r3, #4]
 800d8bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	699b      	ldr	r3, [r3, #24]
 800d8c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d8ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d8ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d8d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	021b      	lsls	r3, r3, #8
 800d8de:	68fa      	ldr	r2, [r7, #12]
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d8e4:	697b      	ldr	r3, [r7, #20]
 800d8e6:	f023 0320 	bic.w	r3, r3, #32
 800d8ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	689b      	ldr	r3, [r3, #8]
 800d8f0:	011b      	lsls	r3, r3, #4
 800d8f2:	697a      	ldr	r2, [r7, #20]
 800d8f4:	4313      	orrs	r3, r2
 800d8f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	4a22      	ldr	r2, [pc, #136]	; (800d984 <TIM_OC2_SetConfig+0xe8>)
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	d10d      	bne.n	800d91c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d900:	697b      	ldr	r3, [r7, #20]
 800d902:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d906:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	68db      	ldr	r3, [r3, #12]
 800d90c:	011b      	lsls	r3, r3, #4
 800d90e:	697a      	ldr	r2, [r7, #20]
 800d910:	4313      	orrs	r3, r2
 800d912:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d91a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	4a19      	ldr	r2, [pc, #100]	; (800d984 <TIM_OC2_SetConfig+0xe8>)
 800d920:	4293      	cmp	r3, r2
 800d922:	d007      	beq.n	800d934 <TIM_OC2_SetConfig+0x98>
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	4a18      	ldr	r2, [pc, #96]	; (800d988 <TIM_OC2_SetConfig+0xec>)
 800d928:	4293      	cmp	r3, r2
 800d92a:	d003      	beq.n	800d934 <TIM_OC2_SetConfig+0x98>
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	4a17      	ldr	r2, [pc, #92]	; (800d98c <TIM_OC2_SetConfig+0xf0>)
 800d930:	4293      	cmp	r3, r2
 800d932:	d113      	bne.n	800d95c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d93a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d93c:	693b      	ldr	r3, [r7, #16]
 800d93e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d942:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	695b      	ldr	r3, [r3, #20]
 800d948:	009b      	lsls	r3, r3, #2
 800d94a:	693a      	ldr	r2, [r7, #16]
 800d94c:	4313      	orrs	r3, r2
 800d94e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	699b      	ldr	r3, [r3, #24]
 800d954:	009b      	lsls	r3, r3, #2
 800d956:	693a      	ldr	r2, [r7, #16]
 800d958:	4313      	orrs	r3, r2
 800d95a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	693a      	ldr	r2, [r7, #16]
 800d960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	68fa      	ldr	r2, [r7, #12]
 800d966:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	685a      	ldr	r2, [r3, #4]
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	697a      	ldr	r2, [r7, #20]
 800d974:	621a      	str	r2, [r3, #32]
}
 800d976:	bf00      	nop
 800d978:	371c      	adds	r7, #28
 800d97a:	46bd      	mov	sp, r7
 800d97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d980:	4770      	bx	lr
 800d982:	bf00      	nop
 800d984:	40012c00 	.word	0x40012c00
 800d988:	40014400 	.word	0x40014400
 800d98c:	40014800 	.word	0x40014800

0800d990 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d990:	b480      	push	{r7}
 800d992:	b087      	sub	sp, #28
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
 800d998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	6a1b      	ldr	r3, [r3, #32]
 800d99e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	6a1b      	ldr	r3, [r3, #32]
 800d9aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	69db      	ldr	r3, [r3, #28]
 800d9b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d9be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d9c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	f023 0303 	bic.w	r3, r3, #3
 800d9ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	68fa      	ldr	r2, [r7, #12]
 800d9d2:	4313      	orrs	r3, r2
 800d9d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d9d6:	697b      	ldr	r3, [r7, #20]
 800d9d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d9dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	689b      	ldr	r3, [r3, #8]
 800d9e2:	021b      	lsls	r3, r3, #8
 800d9e4:	697a      	ldr	r2, [r7, #20]
 800d9e6:	4313      	orrs	r3, r2
 800d9e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	4a21      	ldr	r2, [pc, #132]	; (800da74 <TIM_OC3_SetConfig+0xe4>)
 800d9ee:	4293      	cmp	r3, r2
 800d9f0:	d10d      	bne.n	800da0e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d9f2:	697b      	ldr	r3, [r7, #20]
 800d9f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d9f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	68db      	ldr	r3, [r3, #12]
 800d9fe:	021b      	lsls	r3, r3, #8
 800da00:	697a      	ldr	r2, [r7, #20]
 800da02:	4313      	orrs	r3, r2
 800da04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800da06:	697b      	ldr	r3, [r7, #20]
 800da08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800da0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	4a18      	ldr	r2, [pc, #96]	; (800da74 <TIM_OC3_SetConfig+0xe4>)
 800da12:	4293      	cmp	r3, r2
 800da14:	d007      	beq.n	800da26 <TIM_OC3_SetConfig+0x96>
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	4a17      	ldr	r2, [pc, #92]	; (800da78 <TIM_OC3_SetConfig+0xe8>)
 800da1a:	4293      	cmp	r3, r2
 800da1c:	d003      	beq.n	800da26 <TIM_OC3_SetConfig+0x96>
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	4a16      	ldr	r2, [pc, #88]	; (800da7c <TIM_OC3_SetConfig+0xec>)
 800da22:	4293      	cmp	r3, r2
 800da24:	d113      	bne.n	800da4e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800da2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800da34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	695b      	ldr	r3, [r3, #20]
 800da3a:	011b      	lsls	r3, r3, #4
 800da3c:	693a      	ldr	r2, [r7, #16]
 800da3e:	4313      	orrs	r3, r2
 800da40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	699b      	ldr	r3, [r3, #24]
 800da46:	011b      	lsls	r3, r3, #4
 800da48:	693a      	ldr	r2, [r7, #16]
 800da4a:	4313      	orrs	r3, r2
 800da4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	693a      	ldr	r2, [r7, #16]
 800da52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	68fa      	ldr	r2, [r7, #12]
 800da58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	685a      	ldr	r2, [r3, #4]
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	697a      	ldr	r2, [r7, #20]
 800da66:	621a      	str	r2, [r3, #32]
}
 800da68:	bf00      	nop
 800da6a:	371c      	adds	r7, #28
 800da6c:	46bd      	mov	sp, r7
 800da6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da72:	4770      	bx	lr
 800da74:	40012c00 	.word	0x40012c00
 800da78:	40014400 	.word	0x40014400
 800da7c:	40014800 	.word	0x40014800

0800da80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800da80:	b480      	push	{r7}
 800da82:	b087      	sub	sp, #28
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
 800da88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	6a1b      	ldr	r3, [r3, #32]
 800da8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	6a1b      	ldr	r3, [r3, #32]
 800da9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	685b      	ldr	r3, [r3, #4]
 800daa0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	69db      	ldr	r3, [r3, #28]
 800daa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800daae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800daba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	021b      	lsls	r3, r3, #8
 800dac2:	68fa      	ldr	r2, [r7, #12]
 800dac4:	4313      	orrs	r3, r2
 800dac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800dac8:	693b      	ldr	r3, [r7, #16]
 800daca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dace:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	689b      	ldr	r3, [r3, #8]
 800dad4:	031b      	lsls	r3, r3, #12
 800dad6:	693a      	ldr	r2, [r7, #16]
 800dad8:	4313      	orrs	r3, r2
 800dada:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	4a14      	ldr	r2, [pc, #80]	; (800db30 <TIM_OC4_SetConfig+0xb0>)
 800dae0:	4293      	cmp	r3, r2
 800dae2:	d007      	beq.n	800daf4 <TIM_OC4_SetConfig+0x74>
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	4a13      	ldr	r2, [pc, #76]	; (800db34 <TIM_OC4_SetConfig+0xb4>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d003      	beq.n	800daf4 <TIM_OC4_SetConfig+0x74>
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	4a12      	ldr	r2, [pc, #72]	; (800db38 <TIM_OC4_SetConfig+0xb8>)
 800daf0:	4293      	cmp	r3, r2
 800daf2:	d109      	bne.n	800db08 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dafa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	695b      	ldr	r3, [r3, #20]
 800db00:	019b      	lsls	r3, r3, #6
 800db02:	697a      	ldr	r2, [r7, #20]
 800db04:	4313      	orrs	r3, r2
 800db06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	697a      	ldr	r2, [r7, #20]
 800db0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	685a      	ldr	r2, [r3, #4]
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	693a      	ldr	r2, [r7, #16]
 800db20:	621a      	str	r2, [r3, #32]
}
 800db22:	bf00      	nop
 800db24:	371c      	adds	r7, #28
 800db26:	46bd      	mov	sp, r7
 800db28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db2c:	4770      	bx	lr
 800db2e:	bf00      	nop
 800db30:	40012c00 	.word	0x40012c00
 800db34:	40014400 	.word	0x40014400
 800db38:	40014800 	.word	0x40014800

0800db3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800db3c:	b480      	push	{r7}
 800db3e:	b087      	sub	sp, #28
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
 800db44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	6a1b      	ldr	r3, [r3, #32]
 800db4a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	6a1b      	ldr	r3, [r3, #32]
 800db56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	685b      	ldr	r3, [r3, #4]
 800db5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800db6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800db6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	68fa      	ldr	r2, [r7, #12]
 800db76:	4313      	orrs	r3, r2
 800db78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800db80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	689b      	ldr	r3, [r3, #8]
 800db86:	041b      	lsls	r3, r3, #16
 800db88:	693a      	ldr	r2, [r7, #16]
 800db8a:	4313      	orrs	r3, r2
 800db8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	4a13      	ldr	r2, [pc, #76]	; (800dbe0 <TIM_OC5_SetConfig+0xa4>)
 800db92:	4293      	cmp	r3, r2
 800db94:	d007      	beq.n	800dba6 <TIM_OC5_SetConfig+0x6a>
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	4a12      	ldr	r2, [pc, #72]	; (800dbe4 <TIM_OC5_SetConfig+0xa8>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	d003      	beq.n	800dba6 <TIM_OC5_SetConfig+0x6a>
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	4a11      	ldr	r2, [pc, #68]	; (800dbe8 <TIM_OC5_SetConfig+0xac>)
 800dba2:	4293      	cmp	r3, r2
 800dba4:	d109      	bne.n	800dbba <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800dba6:	697b      	ldr	r3, [r7, #20]
 800dba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dbac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	695b      	ldr	r3, [r3, #20]
 800dbb2:	021b      	lsls	r3, r3, #8
 800dbb4:	697a      	ldr	r2, [r7, #20]
 800dbb6:	4313      	orrs	r3, r2
 800dbb8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	697a      	ldr	r2, [r7, #20]
 800dbbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	68fa      	ldr	r2, [r7, #12]
 800dbc4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	685a      	ldr	r2, [r3, #4]
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	693a      	ldr	r2, [r7, #16]
 800dbd2:	621a      	str	r2, [r3, #32]
}
 800dbd4:	bf00      	nop
 800dbd6:	371c      	adds	r7, #28
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbde:	4770      	bx	lr
 800dbe0:	40012c00 	.word	0x40012c00
 800dbe4:	40014400 	.word	0x40014400
 800dbe8:	40014800 	.word	0x40014800

0800dbec <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800dbec:	b480      	push	{r7}
 800dbee:	b087      	sub	sp, #28
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
 800dbf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	6a1b      	ldr	r3, [r3, #32]
 800dbfa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6a1b      	ldr	r3, [r3, #32]
 800dc06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	685b      	ldr	r3, [r3, #4]
 800dc0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dc12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800dc1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dc1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	021b      	lsls	r3, r3, #8
 800dc26:	68fa      	ldr	r2, [r7, #12]
 800dc28:	4313      	orrs	r3, r2
 800dc2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800dc2c:	693b      	ldr	r3, [r7, #16]
 800dc2e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800dc32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	689b      	ldr	r3, [r3, #8]
 800dc38:	051b      	lsls	r3, r3, #20
 800dc3a:	693a      	ldr	r2, [r7, #16]
 800dc3c:	4313      	orrs	r3, r2
 800dc3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	4a14      	ldr	r2, [pc, #80]	; (800dc94 <TIM_OC6_SetConfig+0xa8>)
 800dc44:	4293      	cmp	r3, r2
 800dc46:	d007      	beq.n	800dc58 <TIM_OC6_SetConfig+0x6c>
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	4a13      	ldr	r2, [pc, #76]	; (800dc98 <TIM_OC6_SetConfig+0xac>)
 800dc4c:	4293      	cmp	r3, r2
 800dc4e:	d003      	beq.n	800dc58 <TIM_OC6_SetConfig+0x6c>
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	4a12      	ldr	r2, [pc, #72]	; (800dc9c <TIM_OC6_SetConfig+0xb0>)
 800dc54:	4293      	cmp	r3, r2
 800dc56:	d109      	bne.n	800dc6c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dc58:	697b      	ldr	r3, [r7, #20]
 800dc5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dc5e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800dc60:	683b      	ldr	r3, [r7, #0]
 800dc62:	695b      	ldr	r3, [r3, #20]
 800dc64:	029b      	lsls	r3, r3, #10
 800dc66:	697a      	ldr	r2, [r7, #20]
 800dc68:	4313      	orrs	r3, r2
 800dc6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	697a      	ldr	r2, [r7, #20]
 800dc70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	68fa      	ldr	r2, [r7, #12]
 800dc76:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800dc78:	683b      	ldr	r3, [r7, #0]
 800dc7a:	685a      	ldr	r2, [r3, #4]
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	693a      	ldr	r2, [r7, #16]
 800dc84:	621a      	str	r2, [r3, #32]
}
 800dc86:	bf00      	nop
 800dc88:	371c      	adds	r7, #28
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc90:	4770      	bx	lr
 800dc92:	bf00      	nop
 800dc94:	40012c00 	.word	0x40012c00
 800dc98:	40014400 	.word	0x40014400
 800dc9c:	40014800 	.word	0x40014800

0800dca0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dca0:	b480      	push	{r7}
 800dca2:	b087      	sub	sp, #28
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	60f8      	str	r0, [r7, #12]
 800dca8:	60b9      	str	r1, [r7, #8]
 800dcaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	6a1b      	ldr	r3, [r3, #32]
 800dcb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	6a1b      	ldr	r3, [r3, #32]
 800dcb6:	f023 0201 	bic.w	r2, r3, #1
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	699b      	ldr	r3, [r3, #24]
 800dcc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dcc4:	693b      	ldr	r3, [r7, #16]
 800dcc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dcca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	011b      	lsls	r3, r3, #4
 800dcd0:	693a      	ldr	r2, [r7, #16]
 800dcd2:	4313      	orrs	r3, r2
 800dcd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dcd6:	697b      	ldr	r3, [r7, #20]
 800dcd8:	f023 030a 	bic.w	r3, r3, #10
 800dcdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dcde:	697a      	ldr	r2, [r7, #20]
 800dce0:	68bb      	ldr	r3, [r7, #8]
 800dce2:	4313      	orrs	r3, r2
 800dce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	693a      	ldr	r2, [r7, #16]
 800dcea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	697a      	ldr	r2, [r7, #20]
 800dcf0:	621a      	str	r2, [r3, #32]
}
 800dcf2:	bf00      	nop
 800dcf4:	371c      	adds	r7, #28
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfc:	4770      	bx	lr

0800dcfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dcfe:	b480      	push	{r7}
 800dd00:	b087      	sub	sp, #28
 800dd02:	af00      	add	r7, sp, #0
 800dd04:	60f8      	str	r0, [r7, #12]
 800dd06:	60b9      	str	r1, [r7, #8]
 800dd08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	6a1b      	ldr	r3, [r3, #32]
 800dd0e:	f023 0210 	bic.w	r2, r3, #16
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	699b      	ldr	r3, [r3, #24]
 800dd1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	6a1b      	ldr	r3, [r3, #32]
 800dd20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dd22:	697b      	ldr	r3, [r7, #20]
 800dd24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800dd28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	031b      	lsls	r3, r3, #12
 800dd2e:	697a      	ldr	r2, [r7, #20]
 800dd30:	4313      	orrs	r3, r2
 800dd32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dd34:	693b      	ldr	r3, [r7, #16]
 800dd36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dd3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	011b      	lsls	r3, r3, #4
 800dd40:	693a      	ldr	r2, [r7, #16]
 800dd42:	4313      	orrs	r3, r2
 800dd44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	697a      	ldr	r2, [r7, #20]
 800dd4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	693a      	ldr	r2, [r7, #16]
 800dd50:	621a      	str	r2, [r3, #32]
}
 800dd52:	bf00      	nop
 800dd54:	371c      	adds	r7, #28
 800dd56:	46bd      	mov	sp, r7
 800dd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5c:	4770      	bx	lr

0800dd5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800dd5e:	b480      	push	{r7}
 800dd60:	b085      	sub	sp, #20
 800dd62:	af00      	add	r7, sp, #0
 800dd64:	6078      	str	r0, [r7, #4]
 800dd66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	689b      	ldr	r3, [r3, #8]
 800dd6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800dd74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dd7a:	683a      	ldr	r2, [r7, #0]
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	4313      	orrs	r3, r2
 800dd80:	f043 0307 	orr.w	r3, r3, #7
 800dd84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	68fa      	ldr	r2, [r7, #12]
 800dd8a:	609a      	str	r2, [r3, #8]
}
 800dd8c:	bf00      	nop
 800dd8e:	3714      	adds	r7, #20
 800dd90:	46bd      	mov	sp, r7
 800dd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd96:	4770      	bx	lr

0800dd98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dd98:	b480      	push	{r7}
 800dd9a:	b087      	sub	sp, #28
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	60f8      	str	r0, [r7, #12]
 800dda0:	60b9      	str	r1, [r7, #8]
 800dda2:	607a      	str	r2, [r7, #4]
 800dda4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	689b      	ldr	r3, [r3, #8]
 800ddaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ddac:	697b      	ldr	r3, [r7, #20]
 800ddae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ddb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	021a      	lsls	r2, r3, #8
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	431a      	orrs	r2, r3
 800ddbc:	68bb      	ldr	r3, [r7, #8]
 800ddbe:	4313      	orrs	r3, r2
 800ddc0:	697a      	ldr	r2, [r7, #20]
 800ddc2:	4313      	orrs	r3, r2
 800ddc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	697a      	ldr	r2, [r7, #20]
 800ddca:	609a      	str	r2, [r3, #8]
}
 800ddcc:	bf00      	nop
 800ddce:	371c      	adds	r7, #28
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd6:	4770      	bx	lr

0800ddd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ddd8:	b480      	push	{r7}
 800ddda:	b087      	sub	sp, #28
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	60f8      	str	r0, [r7, #12]
 800dde0:	60b9      	str	r1, [r7, #8]
 800dde2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dde4:	68bb      	ldr	r3, [r7, #8]
 800dde6:	f003 031f 	and.w	r3, r3, #31
 800ddea:	2201      	movs	r2, #1
 800ddec:	fa02 f303 	lsl.w	r3, r2, r3
 800ddf0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	6a1a      	ldr	r2, [r3, #32]
 800ddf6:	697b      	ldr	r3, [r7, #20]
 800ddf8:	43db      	mvns	r3, r3
 800ddfa:	401a      	ands	r2, r3
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	6a1a      	ldr	r2, [r3, #32]
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	f003 031f 	and.w	r3, r3, #31
 800de0a:	6879      	ldr	r1, [r7, #4]
 800de0c:	fa01 f303 	lsl.w	r3, r1, r3
 800de10:	431a      	orrs	r2, r3
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	621a      	str	r2, [r3, #32]
}
 800de16:	bf00      	nop
 800de18:	371c      	adds	r7, #28
 800de1a:	46bd      	mov	sp, r7
 800de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de20:	4770      	bx	lr
	...

0800de24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800de24:	b480      	push	{r7}
 800de26:	b085      	sub	sp, #20
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
 800de2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800de34:	2b01      	cmp	r3, #1
 800de36:	d101      	bne.n	800de3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800de38:	2302      	movs	r3, #2
 800de3a:	e04a      	b.n	800ded2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2201      	movs	r2, #1
 800de40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2202      	movs	r2, #2
 800de48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	689b      	ldr	r3, [r3, #8]
 800de5a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	4a1f      	ldr	r2, [pc, #124]	; (800dee0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800de62:	4293      	cmp	r3, r2
 800de64:	d108      	bne.n	800de78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800de6c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800de6e:	683b      	ldr	r3, [r7, #0]
 800de70:	685b      	ldr	r3, [r3, #4]
 800de72:	68fa      	ldr	r2, [r7, #12]
 800de74:	4313      	orrs	r3, r2
 800de76:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	68fa      	ldr	r2, [r7, #12]
 800de86:	4313      	orrs	r3, r2
 800de88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	68fa      	ldr	r2, [r7, #12]
 800de90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	4a12      	ldr	r2, [pc, #72]	; (800dee0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800de98:	4293      	cmp	r3, r2
 800de9a:	d004      	beq.n	800dea6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dea4:	d10c      	bne.n	800dec0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800deac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	689b      	ldr	r3, [r3, #8]
 800deb2:	68ba      	ldr	r2, [r7, #8]
 800deb4:	4313      	orrs	r3, r2
 800deb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	68ba      	ldr	r2, [r7, #8]
 800debe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2201      	movs	r2, #1
 800dec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2200      	movs	r2, #0
 800decc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ded0:	2300      	movs	r3, #0
}
 800ded2:	4618      	mov	r0, r3
 800ded4:	3714      	adds	r7, #20
 800ded6:	46bd      	mov	sp, r7
 800ded8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dedc:	4770      	bx	lr
 800dede:	bf00      	nop
 800dee0:	40012c00 	.word	0x40012c00

0800dee4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dee4:	b480      	push	{r7}
 800dee6:	b083      	sub	sp, #12
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800deec:	bf00      	nop
 800deee:	370c      	adds	r7, #12
 800def0:	46bd      	mov	sp, r7
 800def2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def6:	4770      	bx	lr

0800def8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800def8:	b480      	push	{r7}
 800defa:	b083      	sub	sp, #12
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800df00:	bf00      	nop
 800df02:	370c      	adds	r7, #12
 800df04:	46bd      	mov	sp, r7
 800df06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0a:	4770      	bx	lr

0800df0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800df0c:	b480      	push	{r7}
 800df0e:	b083      	sub	sp, #12
 800df10:	af00      	add	r7, sp, #0
 800df12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800df14:	bf00      	nop
 800df16:	370c      	adds	r7, #12
 800df18:	46bd      	mov	sp, r7
 800df1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1e:	4770      	bx	lr

0800df20 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 800df20:	b590      	push	{r4, r7, lr}
 800df22:	b083      	sub	sp, #12
 800df24:	af00      	add	r7, sp, #0
 800df26:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d101      	bne.n	800df32 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 800df2e:	2301      	movs	r3, #1
 800df30:	e072      	b.n	800e018 <HAL_TSC_Init+0xf8>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800df38:	b2db      	uxtb	r3, r3
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d106      	bne.n	800df4c <HAL_TSC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2200      	movs	r2, #0
 800df42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 800df46:	6878      	ldr	r0, [r7, #4]
 800df48:	f7f8 f896 	bl	8006078 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	2202      	movs	r2, #2
 800df50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	2201      	movs	r2, #1
 800df5a:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	6819      	ldr	r1, [r3, #0]
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800df6a:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	691b      	ldr	r3, [r3, #16]
 800df70:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 800df72:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800df78:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 800df7e:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 800df84:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 800df8a:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 800df90:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	430a      	orrs	r2, r1
 800df98:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	7b1b      	ldrb	r3, [r3, #12]
 800df9e:	2b01      	cmp	r3, #1
 800dfa0:	d107      	bne.n	800dfb2 <HAL_TSC_Init+0x92>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	681a      	ldr	r2, [r3, #0]
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800dfb0:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfba:	431a      	orrs	r2, r3
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfc0:	431a      	orrs	r2, r3
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	43d2      	mvns	r2, r2
 800dfc8:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	430a      	orrs	r2, r1
 800dfd8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	687a      	ldr	r2, [r7, #4]
 800dfe0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800dfe2:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681c      	ldr	r4, [r3, #0]
 800dfec:	4610      	mov	r0, r2
 800dfee:	f000 f952 	bl	800e296 <TSC_extract_groups>
 800dff2:	4603      	mov	r3, r0
 800dff4:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	685a      	ldr	r2, [r3, #4]
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	f022 0203 	bic.w	r2, r2, #3
 800e004:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	2203      	movs	r2, #3
 800e00c:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	2201      	movs	r2, #1
 800e012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800e016:	2300      	movs	r3, #0
}
 800e018:	4618      	mov	r0, r3
 800e01a:	370c      	adds	r7, #12
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd90      	pop	{r4, r7, pc}

0800e020 <HAL_TSC_Start_IT>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_TSC_Start_IT(TSC_HandleTypeDef *htsc)
{
 800e020:	b480      	push	{r7}
 800e022:	b083      	sub	sp, #12
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));

  /* Process locked */
  __HAL_LOCK(htsc);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e02e:	2b01      	cmp	r3, #1
 800e030:	d101      	bne.n	800e036 <HAL_TSC_Start_IT+0x16>
 800e032:	2302      	movs	r3, #2
 800e034:	e04b      	b.n	800e0ce <HAL_TSC_Start_IT+0xae>
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	2201      	movs	r2, #1
 800e03a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Change TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	2202      	movs	r2, #2
 800e042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable end of acquisition interrupt */
  __HAL_TSC_ENABLE_IT(htsc, TSC_IT_EOA);
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	685a      	ldr	r2, [r3, #4]
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	f042 0201 	orr.w	r2, r2, #1
 800e054:	605a      	str	r2, [r3, #4]

  /* Enable max count error interrupt (optional) */
  if (htsc->Init.MaxCountInterrupt == ENABLE)
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d108      	bne.n	800e072 <HAL_TSC_Start_IT+0x52>
  {
    __HAL_TSC_ENABLE_IT(htsc, TSC_IT_MCE);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	685a      	ldr	r2, [r3, #4]
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	f042 0202 	orr.w	r2, r2, #2
 800e06e:	605a      	str	r2, [r3, #4]
 800e070:	e007      	b.n	800e082 <HAL_TSC_Start_IT+0x62>
  }
  else
  {
    __HAL_TSC_DISABLE_IT(htsc, TSC_IT_MCE);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	685a      	ldr	r2, [r3, #4]
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	f022 0202 	bic.w	r2, r2, #2
 800e080:	605a      	str	r2, [r3, #4]
  }

  /* Clear flags */
  __HAL_TSC_CLEAR_FLAG(htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE));
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	2203      	movs	r2, #3
 800e088:	609a      	str	r2, [r3, #8]

  /* Set touch sensing IOs not acquired to the specified IODefaultMode */
  if (htsc->Init.IODefaultMode == TSC_IODEF_OUT_PP_LOW)
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	6a1b      	ldr	r3, [r3, #32]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d108      	bne.n	800e0a4 <HAL_TSC_Start_IT+0x84>
  {
    __HAL_TSC_SET_IODEF_OUTPPLOW(htsc);
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	681a      	ldr	r2, [r3, #0]
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	f022 0210 	bic.w	r2, r2, #16
 800e0a0:	601a      	str	r2, [r3, #0]
 800e0a2:	e007      	b.n	800e0b4 <HAL_TSC_Start_IT+0x94>
  }
  else
  {
    __HAL_TSC_SET_IODEF_INFLOAT(htsc);
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	681a      	ldr	r2, [r3, #0]
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	f042 0210 	orr.w	r2, r2, #16
 800e0b2:	601a      	str	r2, [r3, #0]
  }

  /* Launch the acquisition */
  __HAL_TSC_START_ACQ(htsc);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	681a      	ldr	r2, [r3, #0]
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f042 0202 	orr.w	r2, r2, #2
 800e0c2:	601a      	str	r2, [r3, #0]

  /* Process unlocked */
  __HAL_UNLOCK(htsc);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800e0cc:	2300      	movs	r3, #0
}
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	370c      	adds	r7, #12
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d8:	4770      	bx	lr

0800e0da <HAL_TSC_GroupGetStatus>:
  *         the configuration information for the specified TSC.
  * @param  gx_index Index of the group
  * @retval Group status
  */
TSC_GroupStatusTypeDef HAL_TSC_GroupGetStatus(TSC_HandleTypeDef *htsc, uint32_t gx_index)
{
 800e0da:	b480      	push	{r7}
 800e0dc:	b083      	sub	sp, #12
 800e0de:	af00      	add	r7, sp, #0
 800e0e0:	6078      	str	r0, [r7, #4]
 800e0e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));
  assert_param(IS_TSC_GROUP_INDEX(gx_index));

  /* Return the group status */
  return (__HAL_TSC_GET_GROUP_STATUS(htsc, gx_index));
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e0ea:	683b      	ldr	r3, [r7, #0]
 800e0ec:	f003 030f 	and.w	r3, r3, #15
 800e0f0:	3310      	adds	r3, #16
 800e0f2:	2101      	movs	r1, #1
 800e0f4:	fa01 f303 	lsl.w	r3, r1, r3
 800e0f8:	401a      	ands	r2, r3
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	f003 030f 	and.w	r3, r3, #15
 800e100:	3310      	adds	r3, #16
 800e102:	2101      	movs	r1, #1
 800e104:	fa01 f303 	lsl.w	r3, r1, r3
 800e108:	429a      	cmp	r2, r3
 800e10a:	bf0c      	ite	eq
 800e10c:	2301      	moveq	r3, #1
 800e10e:	2300      	movne	r3, #0
 800e110:	b2db      	uxtb	r3, r3
}
 800e112:	4618      	mov	r0, r3
 800e114:	370c      	adds	r7, #12
 800e116:	46bd      	mov	sp, r7
 800e118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11c:	4770      	bx	lr

0800e11e <HAL_TSC_GroupGetValue>:
  *         the configuration information for the specified TSC.
  * @param  gx_index Index of the group
  * @retval Acquisition measure
  */
uint32_t HAL_TSC_GroupGetValue(TSC_HandleTypeDef *htsc, uint32_t gx_index)
{
 800e11e:	b480      	push	{r7}
 800e120:	b083      	sub	sp, #12
 800e122:	af00      	add	r7, sp, #0
 800e124:	6078      	str	r0, [r7, #4]
 800e126:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));
  assert_param(IS_TSC_GROUP_INDEX(gx_index));

  /* Return the group acquisition counter */
  return htsc->Instance->IOGXCR[gx_index];
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	681a      	ldr	r2, [r3, #0]
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	330c      	adds	r3, #12
 800e130:	009b      	lsls	r3, r3, #2
 800e132:	4413      	add	r3, r2
 800e134:	685b      	ldr	r3, [r3, #4]
}
 800e136:	4618      	mov	r0, r3
 800e138:	370c      	adds	r7, #12
 800e13a:	46bd      	mov	sp, r7
 800e13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e140:	4770      	bx	lr

0800e142 <HAL_TSC_IOConfig>:
  *         the configuration information for the specified TSC.
  * @param  config Pointer to the configuration structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_IOConfig(TSC_HandleTypeDef *htsc, TSC_IOConfigTypeDef *config)
{
 800e142:	b590      	push	{r4, r7, lr}
 800e144:	b083      	sub	sp, #12
 800e146:	af00      	add	r7, sp, #0
 800e148:	6078      	str	r0, [r7, #4]
 800e14a:	6039      	str	r1, [r7, #0]
  assert_param(IS_TSC_GROUP(config->ChannelIOs));
  assert_param(IS_TSC_GROUP(config->ShieldIOs));
  assert_param(IS_TSC_GROUP(config->SamplingIOs));

  /* Process locked */
  __HAL_LOCK(htsc);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e152:	2b01      	cmp	r3, #1
 800e154:	d101      	bne.n	800e15a <HAL_TSC_IOConfig+0x18>
 800e156:	2302      	movs	r3, #2
 800e158:	e032      	b.n	800e1c0 <HAL_TSC_IOConfig+0x7e>
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2201      	movs	r2, #1
 800e15e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Stop acquisition */
  __HAL_TSC_STOP_ACQ(htsc);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	681a      	ldr	r2, [r3, #0]
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f022 0202 	bic.w	r2, r2, #2
 800e170:	601a      	str	r2, [r3, #0]

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(config->ChannelIOs | config->ShieldIOs | config->SamplingIOs));
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	681a      	ldr	r2, [r3, #0]
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	685b      	ldr	r3, [r3, #4]
 800e17a:	431a      	orrs	r2, r3
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	689b      	ldr	r3, [r3, #8]
 800e180:	431a      	orrs	r2, r3
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	43d2      	mvns	r2, r2
 800e188:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (config->ChannelIOs | config->ShieldIOs);
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	6819      	ldr	r1, [r3, #0]
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	685a      	ldr	r2, [r3, #4]
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	430a      	orrs	r2, r1
 800e198:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = config->SamplingIOs;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	683a      	ldr	r2, [r7, #0]
 800e1a0:	6892      	ldr	r2, [r2, #8]
 800e1a2:	621a      	str	r2, [r3, #32]

  /* Set groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(config->ChannelIOs);
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	681a      	ldr	r2, [r3, #0]
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681c      	ldr	r4, [r3, #0]
 800e1ac:	4610      	mov	r0, r2
 800e1ae:	f000 f872 	bl	800e296 <TSC_extract_groups>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	6323      	str	r3, [r4, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(htsc);
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	2200      	movs	r2, #0
 800e1ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800e1be:	2300      	movs	r3, #0
}
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	370c      	adds	r7, #12
 800e1c4:	46bd      	mov	sp, r7
 800e1c6:	bd90      	pop	{r4, r7, pc}

0800e1c8 <HAL_TSC_IODischarge>:
  *         the configuration information for the specified TSC.
  * @param  choice This parameter can be set to ENABLE or DISABLE.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_IODischarge(TSC_HandleTypeDef *htsc, FunctionalState choice)
{
 800e1c8:	b480      	push	{r7}
 800e1ca:	b083      	sub	sp, #12
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
 800e1d0:	460b      	mov	r3, r1
 800e1d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Process locked */
  __HAL_LOCK(htsc);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e1da:	2b01      	cmp	r3, #1
 800e1dc:	d101      	bne.n	800e1e2 <HAL_TSC_IODischarge+0x1a>
 800e1de:	2302      	movs	r3, #2
 800e1e0:	e01c      	b.n	800e21c <HAL_TSC_IODischarge+0x54>
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (choice == ENABLE)
 800e1ea:	78fb      	ldrb	r3, [r7, #3]
 800e1ec:	2b01      	cmp	r3, #1
 800e1ee:	d108      	bne.n	800e202 <HAL_TSC_IODischarge+0x3a>
  {
    __HAL_TSC_SET_IODEF_OUTPPLOW(htsc);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	681a      	ldr	r2, [r3, #0]
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	f022 0210 	bic.w	r2, r2, #16
 800e1fe:	601a      	str	r2, [r3, #0]
 800e200:	e007      	b.n	800e212 <HAL_TSC_IODischarge+0x4a>
  }
  else
  {
    __HAL_TSC_SET_IODEF_INFLOAT(htsc);
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	681a      	ldr	r2, [r3, #0]
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f042 0210 	orr.w	r2, r2, #16
 800e210:	601a      	str	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(htsc);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	2200      	movs	r2, #0
 800e216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return the group acquisition counter */
  return HAL_OK;
 800e21a:	2300      	movs	r3, #0
}
 800e21c:	4618      	mov	r0, r3
 800e21e:	370c      	adds	r7, #12
 800e220:	46bd      	mov	sp, r7
 800e222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e226:	4770      	bx	lr

0800e228 <HAL_TSC_IRQHandler>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
void HAL_TSC_IRQHandler(TSC_HandleTypeDef *htsc)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b082      	sub	sp, #8
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Check if the end of acquisition occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_EOA) != RESET)
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	68db      	ldr	r3, [r3, #12]
 800e236:	f003 0301 	and.w	r3, r3, #1
 800e23a:	2b01      	cmp	r3, #1
 800e23c:	d103      	bne.n	800e246 <HAL_TSC_IRQHandler+0x1e>
  {
    /* Clear EOA flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_EOA);
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	2201      	movs	r2, #1
 800e244:	609a      	str	r2, [r3, #8]
  }

  /* Check if max count error occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_MCE) != RESET)
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	68db      	ldr	r3, [r3, #12]
 800e24c:	f003 0302 	and.w	r3, r3, #2
 800e250:	2b02      	cmp	r3, #2
 800e252:	d10b      	bne.n	800e26c <HAL_TSC_IRQHandler+0x44>
  {
    /* Clear MCE flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_MCE);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	2202      	movs	r2, #2
 800e25a:	609a      	str	r2, [r3, #8]
    /* Change TSC state */
    htsc->State = HAL_TSC_STATE_ERROR;
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	2203      	movs	r2, #3
 800e260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1)
    htsc->ErrorCallback(htsc);
#else
    /* Conversion completed callback */
    HAL_TSC_ErrorCallback(htsc);
 800e264:	6878      	ldr	r0, [r7, #4]
 800e266:	f000 f80c 	bl	800e282 <HAL_TSC_ErrorCallback>
#else
    /* Conversion completed callback */
    HAL_TSC_ConvCpltCallback(htsc);
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }
}
 800e26a:	e006      	b.n	800e27a <HAL_TSC_IRQHandler+0x52>
    htsc->State = HAL_TSC_STATE_READY;
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2201      	movs	r2, #1
 800e270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    HAL_TSC_ConvCpltCallback(htsc);
 800e274:	6878      	ldr	r0, [r7, #4]
 800e276:	f7f7 fb53 	bl	8005920 <HAL_TSC_ConvCpltCallback>
}
 800e27a:	bf00      	nop
 800e27c:	3708      	adds	r7, #8
 800e27e:	46bd      	mov	sp, r7
 800e280:	bd80      	pop	{r7, pc}

0800e282 <HAL_TSC_ErrorCallback>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
__weak void HAL_TSC_ErrorCallback(TSC_HandleTypeDef *htsc)
{
 800e282:	b480      	push	{r7}
 800e284:	b083      	sub	sp, #12
 800e286:	af00      	add	r7, sp, #0
 800e288:	6078      	str	r0, [r7, #4]
  UNUSED(htsc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TSC_ErrorCallback could be implemented in the user file.
   */
}
 800e28a:	bf00      	nop
 800e28c:	370c      	adds	r7, #12
 800e28e:	46bd      	mov	sp, r7
 800e290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e294:	4770      	bx	lr

0800e296 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 800e296:	b480      	push	{r7}
 800e298:	b085      	sub	sp, #20
 800e29a:	af00      	add	r7, sp, #0
 800e29c:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 800e29e:	2300      	movs	r3, #0
 800e2a0:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800e2a2:	2300      	movs	r3, #0
 800e2a4:	60bb      	str	r3, [r7, #8]
 800e2a6:	e011      	b.n	800e2cc <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 800e2a8:	68bb      	ldr	r3, [r7, #8]
 800e2aa:	009b      	lsls	r3, r3, #2
 800e2ac:	220f      	movs	r2, #15
 800e2ae:	409a      	lsls	r2, r3
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	4013      	ands	r3, r2
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d006      	beq.n	800e2c6 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 800e2b8:	2201      	movs	r2, #1
 800e2ba:	68bb      	ldr	r3, [r7, #8]
 800e2bc:	fa02 f303 	lsl.w	r3, r2, r3
 800e2c0:	68fa      	ldr	r2, [r7, #12]
 800e2c2:	4313      	orrs	r3, r2
 800e2c4:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800e2c6:	68bb      	ldr	r3, [r7, #8]
 800e2c8:	3301      	adds	r3, #1
 800e2ca:	60bb      	str	r3, [r7, #8]
 800e2cc:	68bb      	ldr	r3, [r7, #8]
 800e2ce:	2b06      	cmp	r3, #6
 800e2d0:	d9ea      	bls.n	800e2a8 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
}
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	3714      	adds	r7, #20
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr

0800e2e0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e2e0:	b480      	push	{r7}
 800e2e2:	b085      	sub	sp, #20
 800e2e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e2e6:	f3ef 8305 	mrs	r3, IPSR
 800e2ea:	60bb      	str	r3, [r7, #8]
  return(result);
 800e2ec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d10f      	bne.n	800e312 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e2f2:	f3ef 8310 	mrs	r3, PRIMASK
 800e2f6:	607b      	str	r3, [r7, #4]
  return(result);
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d109      	bne.n	800e312 <osKernelInitialize+0x32>
 800e2fe:	4b11      	ldr	r3, [pc, #68]	; (800e344 <osKernelInitialize+0x64>)
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	2b02      	cmp	r3, #2
 800e304:	d109      	bne.n	800e31a <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e306:	f3ef 8311 	mrs	r3, BASEPRI
 800e30a:	603b      	str	r3, [r7, #0]
  return(result);
 800e30c:	683b      	ldr	r3, [r7, #0]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d003      	beq.n	800e31a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800e312:	f06f 0305 	mvn.w	r3, #5
 800e316:	60fb      	str	r3, [r7, #12]
 800e318:	e00c      	b.n	800e334 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e31a:	4b0a      	ldr	r3, [pc, #40]	; (800e344 <osKernelInitialize+0x64>)
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d105      	bne.n	800e32e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800e322:	4b08      	ldr	r3, [pc, #32]	; (800e344 <osKernelInitialize+0x64>)
 800e324:	2201      	movs	r2, #1
 800e326:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e328:	2300      	movs	r3, #0
 800e32a:	60fb      	str	r3, [r7, #12]
 800e32c:	e002      	b.n	800e334 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800e32e:	f04f 33ff 	mov.w	r3, #4294967295
 800e332:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800e334:	68fb      	ldr	r3, [r7, #12]
}
 800e336:	4618      	mov	r0, r3
 800e338:	3714      	adds	r7, #20
 800e33a:	46bd      	mov	sp, r7
 800e33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e340:	4770      	bx	lr
 800e342:	bf00      	nop
 800e344:	20000b74 	.word	0x20000b74

0800e348 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e348:	b580      	push	{r7, lr}
 800e34a:	b084      	sub	sp, #16
 800e34c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e34e:	f3ef 8305 	mrs	r3, IPSR
 800e352:	60bb      	str	r3, [r7, #8]
  return(result);
 800e354:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e356:	2b00      	cmp	r3, #0
 800e358:	d10f      	bne.n	800e37a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e35a:	f3ef 8310 	mrs	r3, PRIMASK
 800e35e:	607b      	str	r3, [r7, #4]
  return(result);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d109      	bne.n	800e37a <osKernelStart+0x32>
 800e366:	4b11      	ldr	r3, [pc, #68]	; (800e3ac <osKernelStart+0x64>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	2b02      	cmp	r3, #2
 800e36c:	d109      	bne.n	800e382 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e36e:	f3ef 8311 	mrs	r3, BASEPRI
 800e372:	603b      	str	r3, [r7, #0]
  return(result);
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d003      	beq.n	800e382 <osKernelStart+0x3a>
    stat = osErrorISR;
 800e37a:	f06f 0305 	mvn.w	r3, #5
 800e37e:	60fb      	str	r3, [r7, #12]
 800e380:	e00e      	b.n	800e3a0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800e382:	4b0a      	ldr	r3, [pc, #40]	; (800e3ac <osKernelStart+0x64>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	2b01      	cmp	r3, #1
 800e388:	d107      	bne.n	800e39a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800e38a:	4b08      	ldr	r3, [pc, #32]	; (800e3ac <osKernelStart+0x64>)
 800e38c:	2202      	movs	r2, #2
 800e38e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800e390:	f002 fee8 	bl	8011164 <vTaskStartScheduler>
      stat = osOK;
 800e394:	2300      	movs	r3, #0
 800e396:	60fb      	str	r3, [r7, #12]
 800e398:	e002      	b.n	800e3a0 <osKernelStart+0x58>
    } else {
      stat = osError;
 800e39a:	f04f 33ff 	mov.w	r3, #4294967295
 800e39e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800e3a0:	68fb      	ldr	r3, [r7, #12]
}
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	3710      	adds	r7, #16
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	bd80      	pop	{r7, pc}
 800e3aa:	bf00      	nop
 800e3ac:	20000b74 	.word	0x20000b74

0800e3b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b092      	sub	sp, #72	; 0x48
 800e3b4:	af04      	add	r7, sp, #16
 800e3b6:	60f8      	str	r0, [r7, #12]
 800e3b8:	60b9      	str	r1, [r7, #8]
 800e3ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e3bc:	2300      	movs	r3, #0
 800e3be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e3c0:	f3ef 8305 	mrs	r3, IPSR
 800e3c4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800e3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	f040 8095 	bne.w	800e4f8 <osThreadNew+0x148>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e3ce:	f3ef 8310 	mrs	r3, PRIMASK
 800e3d2:	623b      	str	r3, [r7, #32]
  return(result);
 800e3d4:	6a3b      	ldr	r3, [r7, #32]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	f040 808e 	bne.w	800e4f8 <osThreadNew+0x148>
 800e3dc:	4b49      	ldr	r3, [pc, #292]	; (800e504 <osThreadNew+0x154>)
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	2b02      	cmp	r3, #2
 800e3e2:	d106      	bne.n	800e3f2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e3e4:	f3ef 8311 	mrs	r3, BASEPRI
 800e3e8:	61fb      	str	r3, [r7, #28]
  return(result);
 800e3ea:	69fb      	ldr	r3, [r7, #28]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	f040 8083 	bne.w	800e4f8 <osThreadNew+0x148>
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d07f      	beq.n	800e4f8 <osThreadNew+0x148>
    stack = configMINIMAL_STACK_SIZE;
 800e3f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e3fc:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800e3fe:	2318      	movs	r3, #24
 800e400:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 800e402:	2300      	movs	r3, #0
 800e404:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 800e406:	f107 031b 	add.w	r3, r7, #27
 800e40a:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800e40c:	f04f 33ff 	mov.w	r3, #4294967295
 800e410:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d045      	beq.n	800e4a4 <osThreadNew+0xf4>
      if (attr->name != NULL) {
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d002      	beq.n	800e426 <osThreadNew+0x76>
        name = attr->name;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	699b      	ldr	r3, [r3, #24]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d002      	beq.n	800e434 <osThreadNew+0x84>
        prio = (UBaseType_t)attr->priority;
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	699b      	ldr	r3, [r3, #24]
 800e432:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e436:	2b00      	cmp	r3, #0
 800e438:	d008      	beq.n	800e44c <osThreadNew+0x9c>
 800e43a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e43c:	2b38      	cmp	r3, #56	; 0x38
 800e43e:	d805      	bhi.n	800e44c <osThreadNew+0x9c>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	685b      	ldr	r3, [r3, #4]
 800e444:	f003 0301 	and.w	r3, r3, #1
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d001      	beq.n	800e450 <osThreadNew+0xa0>
        return (NULL);
 800e44c:	2300      	movs	r3, #0
 800e44e:	e054      	b.n	800e4fa <osThreadNew+0x14a>
      }

      if (attr->stack_size > 0U) {
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	695b      	ldr	r3, [r3, #20]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d003      	beq.n	800e460 <osThreadNew+0xb0>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	695b      	ldr	r3, [r3, #20]
 800e45c:	089b      	lsrs	r3, r3, #2
 800e45e:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	689b      	ldr	r3, [r3, #8]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d00e      	beq.n	800e486 <osThreadNew+0xd6>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	68db      	ldr	r3, [r3, #12]
 800e46c:	2b63      	cmp	r3, #99	; 0x63
 800e46e:	d90a      	bls.n	800e486 <osThreadNew+0xd6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e474:	2b00      	cmp	r3, #0
 800e476:	d006      	beq.n	800e486 <osThreadNew+0xd6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	695b      	ldr	r3, [r3, #20]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d002      	beq.n	800e486 <osThreadNew+0xd6>
        mem = 1;
 800e480:	2301      	movs	r3, #1
 800e482:	62bb      	str	r3, [r7, #40]	; 0x28
 800e484:	e010      	b.n	800e4a8 <osThreadNew+0xf8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	689b      	ldr	r3, [r3, #8]
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d10c      	bne.n	800e4a8 <osThreadNew+0xf8>
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	68db      	ldr	r3, [r3, #12]
 800e492:	2b00      	cmp	r3, #0
 800e494:	d108      	bne.n	800e4a8 <osThreadNew+0xf8>
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	691b      	ldr	r3, [r3, #16]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d104      	bne.n	800e4a8 <osThreadNew+0xf8>
          mem = 0;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	62bb      	str	r3, [r7, #40]	; 0x28
 800e4a2:	e001      	b.n	800e4a8 <osThreadNew+0xf8>
        }
      }
    }
    else {
      mem = 0;
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800e4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4aa:	2b01      	cmp	r3, #1
 800e4ac:	d110      	bne.n	800e4d0 <osThreadNew+0x120>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800e4b2:	687a      	ldr	r2, [r7, #4]
 800e4b4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e4b6:	9202      	str	r2, [sp, #8]
 800e4b8:	9301      	str	r3, [sp, #4]
 800e4ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4bc:	9300      	str	r3, [sp, #0]
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e4c2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e4c4:	68f8      	ldr	r0, [r7, #12]
 800e4c6:	f002 fc7f 	bl	8010dc8 <xTaskCreateStatic>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	617b      	str	r3, [r7, #20]
 800e4ce:	e013      	b.n	800e4f8 <osThreadNew+0x148>
    }
    else {
      if (mem == 0) {
 800e4d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d110      	bne.n	800e4f8 <osThreadNew+0x148>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4d8:	b29a      	uxth	r2, r3
 800e4da:	f107 0314 	add.w	r3, r7, #20
 800e4de:	9301      	str	r3, [sp, #4]
 800e4e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4e2:	9300      	str	r3, [sp, #0]
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e4e8:	68f8      	ldr	r0, [r7, #12]
 800e4ea:	f002 fcc6 	bl	8010e7a <xTaskCreate>
 800e4ee:	4603      	mov	r3, r0
 800e4f0:	2b01      	cmp	r3, #1
 800e4f2:	d001      	beq.n	800e4f8 <osThreadNew+0x148>
          hTask = NULL;
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e4f8:	697b      	ldr	r3, [r7, #20]
}
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	3738      	adds	r7, #56	; 0x38
 800e4fe:	46bd      	mov	sp, r7
 800e500:	bd80      	pop	{r7, pc}
 800e502:	bf00      	nop
 800e504:	20000b74 	.word	0x20000b74

0800e508 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800e508:	b580      	push	{r7, lr}
 800e50a:	b08a      	sub	sp, #40	; 0x28
 800e50c:	af02      	add	r7, sp, #8
 800e50e:	6078      	str	r0, [r7, #4]
 800e510:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	61fb      	str	r3, [r7, #28]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800e516:	69fb      	ldr	r3, [r7, #28]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d002      	beq.n	800e522 <osThreadFlagsSet+0x1a>
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	da03      	bge.n	800e52a <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800e522:	f06f 0303 	mvn.w	r3, #3
 800e526:	60fb      	str	r3, [r7, #12]
 800e528:	e046      	b.n	800e5b8 <osThreadFlagsSet+0xb0>
  }
  else {
    rflags = (uint32_t)osError;
 800e52a:	f04f 33ff 	mov.w	r3, #4294967295
 800e52e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e530:	f3ef 8305 	mrs	r3, IPSR
 800e534:	61bb      	str	r3, [r7, #24]
  return(result);
 800e536:	69bb      	ldr	r3, [r7, #24]

    if (IS_IRQ()) {
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d10f      	bne.n	800e55c <osThreadFlagsSet+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e53c:	f3ef 8310 	mrs	r3, PRIMASK
 800e540:	617b      	str	r3, [r7, #20]
  return(result);
 800e542:	697b      	ldr	r3, [r7, #20]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d109      	bne.n	800e55c <osThreadFlagsSet+0x54>
 800e548:	4b1e      	ldr	r3, [pc, #120]	; (800e5c4 <osThreadFlagsSet+0xbc>)
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	2b02      	cmp	r3, #2
 800e54e:	d126      	bne.n	800e59e <osThreadFlagsSet+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e550:	f3ef 8311 	mrs	r3, BASEPRI
 800e554:	613b      	str	r3, [r7, #16]
  return(result);
 800e556:	693b      	ldr	r3, [r7, #16]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d020      	beq.n	800e59e <osThreadFlagsSet+0x96>
      yield = pdFALSE;
 800e55c:	2300      	movs	r3, #0
 800e55e:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800e560:	f107 0308 	add.w	r3, r7, #8
 800e564:	9300      	str	r3, [sp, #0]
 800e566:	2300      	movs	r3, #0
 800e568:	2201      	movs	r2, #1
 800e56a:	6839      	ldr	r1, [r7, #0]
 800e56c:	69f8      	ldr	r0, [r7, #28]
 800e56e:	f003 fdc3 	bl	80120f8 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800e572:	f107 020c 	add.w	r2, r7, #12
 800e576:	2300      	movs	r3, #0
 800e578:	9300      	str	r3, [sp, #0]
 800e57a:	4613      	mov	r3, r2
 800e57c:	2200      	movs	r2, #0
 800e57e:	2100      	movs	r1, #0
 800e580:	69f8      	ldr	r0, [r7, #28]
 800e582:	f003 fdb9 	bl	80120f8 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d015      	beq.n	800e5b8 <osThreadFlagsSet+0xb0>
 800e58c:	4b0e      	ldr	r3, [pc, #56]	; (800e5c8 <osThreadFlagsSet+0xc0>)
 800e58e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e592:	601a      	str	r2, [r3, #0]
 800e594:	f3bf 8f4f 	dsb	sy
 800e598:	f3bf 8f6f 	isb	sy
 800e59c:	e00c      	b.n	800e5b8 <osThreadFlagsSet+0xb0>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800e59e:	2300      	movs	r3, #0
 800e5a0:	2201      	movs	r2, #1
 800e5a2:	6839      	ldr	r1, [r7, #0]
 800e5a4:	69f8      	ldr	r0, [r7, #28]
 800e5a6:	f003 fd03 	bl	8011fb0 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800e5aa:	f107 030c 	add.w	r3, r7, #12
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	2100      	movs	r1, #0
 800e5b2:	69f8      	ldr	r0, [r7, #28]
 800e5b4:	f003 fcfc 	bl	8011fb0 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800e5b8:	68fb      	ldr	r3, [r7, #12]
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	3720      	adds	r7, #32
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	bd80      	pop	{r7, pc}
 800e5c2:	bf00      	nop
 800e5c4:	20000b74 	.word	0x20000b74
 800e5c8:	e000ed04 	.word	0xe000ed04

0800e5cc <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b088      	sub	sp, #32
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e5d4:	f3ef 8305 	mrs	r3, IPSR
 800e5d8:	617b      	str	r3, [r7, #20]
  return(result);
 800e5da:	697b      	ldr	r3, [r7, #20]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d10f      	bne.n	800e600 <osThreadFlagsClear+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e5e0:	f3ef 8310 	mrs	r3, PRIMASK
 800e5e4:	613b      	str	r3, [r7, #16]
  return(result);
 800e5e6:	693b      	ldr	r3, [r7, #16]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d109      	bne.n	800e600 <osThreadFlagsClear+0x34>
 800e5ec:	4b1e      	ldr	r3, [pc, #120]	; (800e668 <osThreadFlagsClear+0x9c>)
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	2b02      	cmp	r3, #2
 800e5f2:	d109      	bne.n	800e608 <osThreadFlagsClear+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e5f4:	f3ef 8311 	mrs	r3, BASEPRI
 800e5f8:	60fb      	str	r3, [r7, #12]
  return(result);
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d003      	beq.n	800e608 <osThreadFlagsClear+0x3c>
    rflags = (uint32_t)osErrorISR;
 800e600:	f06f 0305 	mvn.w	r3, #5
 800e604:	61fb      	str	r3, [r7, #28]
 800e606:	e02a      	b.n	800e65e <osThreadFlagsClear+0x92>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	da03      	bge.n	800e616 <osThreadFlagsClear+0x4a>
    rflags = (uint32_t)osErrorParameter;
 800e60e:	f06f 0303 	mvn.w	r3, #3
 800e612:	61fb      	str	r3, [r7, #28]
 800e614:	e023      	b.n	800e65e <osThreadFlagsClear+0x92>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800e616:	f003 fad1 	bl	8011bbc <xTaskGetCurrentTaskHandle>
 800e61a:	61b8      	str	r0, [r7, #24]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 800e61c:	f107 0308 	add.w	r3, r7, #8
 800e620:	2200      	movs	r2, #0
 800e622:	2100      	movs	r1, #0
 800e624:	69b8      	ldr	r0, [r7, #24]
 800e626:	f003 fcc3 	bl	8011fb0 <xTaskGenericNotify>
 800e62a:	4603      	mov	r3, r0
 800e62c:	2b01      	cmp	r3, #1
 800e62e:	d113      	bne.n	800e658 <osThreadFlagsClear+0x8c>
      rflags = cflags;
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	61fb      	str	r3, [r7, #28]
      cflags &= ~flags;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	43da      	mvns	r2, r3
 800e638:	68bb      	ldr	r3, [r7, #8]
 800e63a:	4013      	ands	r3, r2
 800e63c:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 800e63e:	68b9      	ldr	r1, [r7, #8]
 800e640:	2300      	movs	r3, #0
 800e642:	2203      	movs	r2, #3
 800e644:	69b8      	ldr	r0, [r7, #24]
 800e646:	f003 fcb3 	bl	8011fb0 <xTaskGenericNotify>
 800e64a:	4603      	mov	r3, r0
 800e64c:	2b01      	cmp	r3, #1
 800e64e:	d006      	beq.n	800e65e <osThreadFlagsClear+0x92>
        rflags = (uint32_t)osError;
 800e650:	f04f 33ff 	mov.w	r3, #4294967295
 800e654:	61fb      	str	r3, [r7, #28]
 800e656:	e002      	b.n	800e65e <osThreadFlagsClear+0x92>
      }
    }
    else {
      rflags = (uint32_t)osError;
 800e658:	f04f 33ff 	mov.w	r3, #4294967295
 800e65c:	61fb      	str	r3, [r7, #28]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 800e65e:	69fb      	ldr	r3, [r7, #28]
}
 800e660:	4618      	mov	r0, r3
 800e662:	3720      	adds	r7, #32
 800e664:	46bd      	mov	sp, r7
 800e666:	bd80      	pop	{r7, pc}
 800e668:	20000b74 	.word	0x20000b74

0800e66c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b08e      	sub	sp, #56	; 0x38
 800e670:	af00      	add	r7, sp, #0
 800e672:	60f8      	str	r0, [r7, #12]
 800e674:	60b9      	str	r1, [r7, #8]
 800e676:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e678:	f3ef 8305 	mrs	r3, IPSR
 800e67c:	61fb      	str	r3, [r7, #28]
  return(result);
 800e67e:	69fb      	ldr	r3, [r7, #28]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800e680:	2b00      	cmp	r3, #0
 800e682:	d10f      	bne.n	800e6a4 <osThreadFlagsWait+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e684:	f3ef 8310 	mrs	r3, PRIMASK
 800e688:	61bb      	str	r3, [r7, #24]
  return(result);
 800e68a:	69bb      	ldr	r3, [r7, #24]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d109      	bne.n	800e6a4 <osThreadFlagsWait+0x38>
 800e690:	4b3f      	ldr	r3, [pc, #252]	; (800e790 <osThreadFlagsWait+0x124>)
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	2b02      	cmp	r3, #2
 800e696:	d109      	bne.n	800e6ac <osThreadFlagsWait+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e698:	f3ef 8311 	mrs	r3, BASEPRI
 800e69c:	617b      	str	r3, [r7, #20]
  return(result);
 800e69e:	697b      	ldr	r3, [r7, #20]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d003      	beq.n	800e6ac <osThreadFlagsWait+0x40>
    rflags = (uint32_t)osErrorISR;
 800e6a4:	f06f 0305 	mvn.w	r3, #5
 800e6a8:	637b      	str	r3, [r7, #52]	; 0x34
 800e6aa:	e06b      	b.n	800e784 <osThreadFlagsWait+0x118>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	da03      	bge.n	800e6ba <osThreadFlagsWait+0x4e>
    rflags = (uint32_t)osErrorParameter;
 800e6b2:	f06f 0303 	mvn.w	r3, #3
 800e6b6:	637b      	str	r3, [r7, #52]	; 0x34
 800e6b8:	e064      	b.n	800e784 <osThreadFlagsWait+0x118>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800e6ba:	68bb      	ldr	r3, [r7, #8]
 800e6bc:	f003 0302 	and.w	r3, r3, #2
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d002      	beq.n	800e6ca <osThreadFlagsWait+0x5e>
      clear = 0U;
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	633b      	str	r3, [r7, #48]	; 0x30
 800e6c8:	e001      	b.n	800e6ce <osThreadFlagsWait+0x62>
    } else {
      clear = flags;
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	633b      	str	r3, [r7, #48]	; 0x30
    }

    rflags = 0U;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	637b      	str	r3, [r7, #52]	; 0x34
    tout   = timeout;
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	62fb      	str	r3, [r7, #44]	; 0x2c

    t0 = xTaskGetTickCount();
 800e6d6:	f002 fe8d 	bl	80113f4 <xTaskGetTickCount>
 800e6da:	62b8      	str	r0, [r7, #40]	; 0x28
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800e6dc:	f107 0210 	add.w	r2, r7, #16
 800e6e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e6e4:	2000      	movs	r0, #0
 800e6e6:	f003 fc09 	bl	8011efc <xTaskNotifyWait>
 800e6ea:	6278      	str	r0, [r7, #36]	; 0x24

      if (rval == pdPASS) {
 800e6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6ee:	2b01      	cmp	r3, #1
 800e6f0:	d137      	bne.n	800e762 <osThreadFlagsWait+0xf6>
        rflags &= flags;
 800e6f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	4013      	ands	r3, r2
 800e6f8:	637b      	str	r3, [r7, #52]	; 0x34
        rflags |= nval;
 800e6fa:	693b      	ldr	r3, [r7, #16]
 800e6fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e6fe:	4313      	orrs	r3, r2
 800e700:	637b      	str	r3, [r7, #52]	; 0x34

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800e702:	68bb      	ldr	r3, [r7, #8]
 800e704:	f003 0301 	and.w	r3, r3, #1
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d00c      	beq.n	800e726 <osThreadFlagsWait+0xba>
          if ((flags & rflags) == flags) {
 800e70c:	68fa      	ldr	r2, [r7, #12]
 800e70e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e710:	4013      	ands	r3, r2
 800e712:	68fa      	ldr	r2, [r7, #12]
 800e714:	429a      	cmp	r2, r3
 800e716:	d032      	beq.n	800e77e <osThreadFlagsWait+0x112>
            break;
          } else {
            if (timeout == 0U) {
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d10f      	bne.n	800e73e <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 800e71e:	f06f 0302 	mvn.w	r3, #2
 800e722:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800e724:	e02e      	b.n	800e784 <osThreadFlagsWait+0x118>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800e726:	68fa      	ldr	r2, [r7, #12]
 800e728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e72a:	4013      	ands	r3, r2
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d128      	bne.n	800e782 <osThreadFlagsWait+0x116>
            break;
          } else {
            if (timeout == 0U) {
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d103      	bne.n	800e73e <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 800e736:	f06f 0302 	mvn.w	r3, #2
 800e73a:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800e73c:	e022      	b.n	800e784 <osThreadFlagsWait+0x118>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800e73e:	f002 fe59 	bl	80113f4 <xTaskGetTickCount>
 800e742:	4602      	mov	r2, r0
 800e744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e746:	1ad3      	subs	r3, r2, r3
 800e748:	623b      	str	r3, [r7, #32]

        if (td > tout) {
 800e74a:	6a3a      	ldr	r2, [r7, #32]
 800e74c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e74e:	429a      	cmp	r2, r3
 800e750:	d902      	bls.n	800e758 <osThreadFlagsWait+0xec>
          tout  = 0;
 800e752:	2300      	movs	r3, #0
 800e754:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e756:	e00e      	b.n	800e776 <osThreadFlagsWait+0x10a>
        } else {
          tout -= td;
 800e758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e75a:	6a3b      	ldr	r3, [r7, #32]
 800e75c:	1ad3      	subs	r3, r2, r3
 800e75e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e760:	e009      	b.n	800e776 <osThreadFlagsWait+0x10a>
        }
      }
      else {
        if (timeout == 0) {
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d103      	bne.n	800e770 <osThreadFlagsWait+0x104>
          rflags = (uint32_t)osErrorResource;
 800e768:	f06f 0302 	mvn.w	r3, #2
 800e76c:	637b      	str	r3, [r7, #52]	; 0x34
 800e76e:	e002      	b.n	800e776 <osThreadFlagsWait+0x10a>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800e770:	f06f 0301 	mvn.w	r3, #1
 800e774:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
    while (rval != pdFAIL);
 800e776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d1af      	bne.n	800e6dc <osThreadFlagsWait+0x70>
 800e77c:	e002      	b.n	800e784 <osThreadFlagsWait+0x118>
            break;
 800e77e:	bf00      	nop
 800e780:	e000      	b.n	800e784 <osThreadFlagsWait+0x118>
            break;
 800e782:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800e784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e786:	4618      	mov	r0, r3
 800e788:	3738      	adds	r7, #56	; 0x38
 800e78a:	46bd      	mov	sp, r7
 800e78c:	bd80      	pop	{r7, pc}
 800e78e:	bf00      	nop
 800e790:	20000b74 	.word	0x20000b74

0800e794 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 800e794:	b580      	push	{r7, lr}
 800e796:	b086      	sub	sp, #24
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e79c:	f3ef 8305 	mrs	r3, IPSR
 800e7a0:	613b      	str	r3, [r7, #16]
  return(result);
 800e7a2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d10f      	bne.n	800e7c8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e7a8:	f3ef 8310 	mrs	r3, PRIMASK
 800e7ac:	60fb      	str	r3, [r7, #12]
  return(result);
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d109      	bne.n	800e7c8 <osDelay+0x34>
 800e7b4:	4b0d      	ldr	r3, [pc, #52]	; (800e7ec <osDelay+0x58>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	2b02      	cmp	r3, #2
 800e7ba:	d109      	bne.n	800e7d0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e7bc:	f3ef 8311 	mrs	r3, BASEPRI
 800e7c0:	60bb      	str	r3, [r7, #8]
  return(result);
 800e7c2:	68bb      	ldr	r3, [r7, #8]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d003      	beq.n	800e7d0 <osDelay+0x3c>
    stat = osErrorISR;
 800e7c8:	f06f 0305 	mvn.w	r3, #5
 800e7cc:	617b      	str	r3, [r7, #20]
 800e7ce:	e007      	b.n	800e7e0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d002      	beq.n	800e7e0 <osDelay+0x4c>
      vTaskDelay(ticks);
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f002 fc8e 	bl	80110fc <vTaskDelay>
    }
  }

  return (stat);
 800e7e0:	697b      	ldr	r3, [r7, #20]
}
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	3718      	adds	r7, #24
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	bd80      	pop	{r7, pc}
 800e7ea:	bf00      	nop
 800e7ec:	20000b74 	.word	0x20000b74

0800e7f0 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b084      	sub	sp, #16
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800e7f8:	6878      	ldr	r0, [r7, #4]
 800e7fa:	f004 f955 	bl	8012aa8 <pvTimerGetTimerID>
 800e7fe:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d005      	beq.n	800e812 <TimerCallback+0x22>
    callb->func (callb->arg);
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	68fa      	ldr	r2, [r7, #12]
 800e80c:	6852      	ldr	r2, [r2, #4]
 800e80e:	4610      	mov	r0, r2
 800e810:	4798      	blx	r3
  }
}
 800e812:	bf00      	nop
 800e814:	3710      	adds	r7, #16
 800e816:	46bd      	mov	sp, r7
 800e818:	bd80      	pop	{r7, pc}
	...

0800e81c <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b08e      	sub	sp, #56	; 0x38
 800e820:	af02      	add	r7, sp, #8
 800e822:	60f8      	str	r0, [r7, #12]
 800e824:	607a      	str	r2, [r7, #4]
 800e826:	603b      	str	r3, [r7, #0]
 800e828:	460b      	mov	r3, r1
 800e82a:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800e82c:	2300      	movs	r3, #0
 800e82e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e830:	f3ef 8305 	mrs	r3, IPSR
 800e834:	61bb      	str	r3, [r7, #24]
  return(result);
 800e836:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d16a      	bne.n	800e912 <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e83c:	f3ef 8310 	mrs	r3, PRIMASK
 800e840:	617b      	str	r3, [r7, #20]
  return(result);
 800e842:	697b      	ldr	r3, [r7, #20]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d164      	bne.n	800e912 <osTimerNew+0xf6>
 800e848:	4b34      	ldr	r3, [pc, #208]	; (800e91c <osTimerNew+0x100>)
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	2b02      	cmp	r3, #2
 800e84e:	d105      	bne.n	800e85c <osTimerNew+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e850:	f3ef 8311 	mrs	r3, BASEPRI
 800e854:	613b      	str	r3, [r7, #16]
  return(result);
 800e856:	693b      	ldr	r3, [r7, #16]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d15a      	bne.n	800e912 <osTimerNew+0xf6>
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d057      	beq.n	800e912 <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800e862:	2008      	movs	r0, #8
 800e864:	f000 fd60 	bl	800f328 <pvPortMalloc>
 800e868:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 800e86a:	69fb      	ldr	r3, [r7, #28]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d050      	beq.n	800e912 <osTimerNew+0xf6>
      callb->func = func;
 800e870:	69fb      	ldr	r3, [r7, #28]
 800e872:	68fa      	ldr	r2, [r7, #12]
 800e874:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800e876:	69fb      	ldr	r3, [r7, #28]
 800e878:	687a      	ldr	r2, [r7, #4]
 800e87a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800e87c:	7afb      	ldrb	r3, [r7, #11]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d102      	bne.n	800e888 <osTimerNew+0x6c>
        reload = pdFALSE;
 800e882:	2300      	movs	r3, #0
 800e884:	627b      	str	r3, [r7, #36]	; 0x24
 800e886:	e001      	b.n	800e88c <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 800e888:	2301      	movs	r3, #1
 800e88a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      mem  = -1;
 800e88c:	f04f 33ff 	mov.w	r3, #4294967295
 800e890:	623b      	str	r3, [r7, #32]
      name = NULL;
 800e892:	2300      	movs	r3, #0
 800e894:	62fb      	str	r3, [r7, #44]	; 0x2c

      if (attr != NULL) {
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d01c      	beq.n	800e8d6 <osTimerNew+0xba>
        if (attr->name != NULL) {
 800e89c:	683b      	ldr	r3, [r7, #0]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d002      	beq.n	800e8aa <osTimerNew+0x8e>
          name = attr->name;
 800e8a4:	683b      	ldr	r3, [r7, #0]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	689b      	ldr	r3, [r3, #8]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d006      	beq.n	800e8c0 <osTimerNew+0xa4>
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	68db      	ldr	r3, [r3, #12]
 800e8b6:	2b2f      	cmp	r3, #47	; 0x2f
 800e8b8:	d902      	bls.n	800e8c0 <osTimerNew+0xa4>
          mem = 1;
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	623b      	str	r3, [r7, #32]
 800e8be:	e00c      	b.n	800e8da <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e8c0:	683b      	ldr	r3, [r7, #0]
 800e8c2:	689b      	ldr	r3, [r3, #8]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d108      	bne.n	800e8da <osTimerNew+0xbe>
 800e8c8:	683b      	ldr	r3, [r7, #0]
 800e8ca:	68db      	ldr	r3, [r3, #12]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d104      	bne.n	800e8da <osTimerNew+0xbe>
            mem = 0;
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	623b      	str	r3, [r7, #32]
 800e8d4:	e001      	b.n	800e8da <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 800e8da:	6a3b      	ldr	r3, [r7, #32]
 800e8dc:	2b01      	cmp	r3, #1
 800e8de:	d10c      	bne.n	800e8fa <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	689b      	ldr	r3, [r3, #8]
 800e8e4:	9301      	str	r3, [sp, #4]
 800e8e6:	4b0e      	ldr	r3, [pc, #56]	; (800e920 <osTimerNew+0x104>)
 800e8e8:	9300      	str	r3, [sp, #0]
 800e8ea:	69fb      	ldr	r3, [r7, #28]
 800e8ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8ee:	2101      	movs	r1, #1
 800e8f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e8f2:	f003 fd86 	bl	8012402 <xTimerCreateStatic>
 800e8f6:	62b8      	str	r0, [r7, #40]	; 0x28
 800e8f8:	e00b      	b.n	800e912 <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 800e8fa:	6a3b      	ldr	r3, [r7, #32]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d108      	bne.n	800e912 <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800e900:	4b07      	ldr	r3, [pc, #28]	; (800e920 <osTimerNew+0x104>)
 800e902:	9300      	str	r3, [sp, #0]
 800e904:	69fb      	ldr	r3, [r7, #28]
 800e906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e908:	2101      	movs	r1, #1
 800e90a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e90c:	f003 fd58 	bl	80123c0 <xTimerCreate>
 800e910:	62b8      	str	r0, [r7, #40]	; 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800e912:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800e914:	4618      	mov	r0, r3
 800e916:	3730      	adds	r7, #48	; 0x30
 800e918:	46bd      	mov	sp, r7
 800e91a:	bd80      	pop	{r7, pc}
 800e91c:	20000b74 	.word	0x20000b74
 800e920:	0800e7f1 	.word	0x0800e7f1

0800e924 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800e924:	b580      	push	{r7, lr}
 800e926:	b08a      	sub	sp, #40	; 0x28
 800e928:	af02      	add	r7, sp, #8
 800e92a:	6078      	str	r0, [r7, #4]
 800e92c:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e932:	f3ef 8305 	mrs	r3, IPSR
 800e936:	617b      	str	r3, [r7, #20]
  return(result);
 800e938:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d10f      	bne.n	800e95e <osTimerStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e93e:	f3ef 8310 	mrs	r3, PRIMASK
 800e942:	613b      	str	r3, [r7, #16]
  return(result);
 800e944:	693b      	ldr	r3, [r7, #16]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d109      	bne.n	800e95e <osTimerStart+0x3a>
 800e94a:	4b15      	ldr	r3, [pc, #84]	; (800e9a0 <osTimerStart+0x7c>)
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	2b02      	cmp	r3, #2
 800e950:	d109      	bne.n	800e966 <osTimerStart+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e952:	f3ef 8311 	mrs	r3, BASEPRI
 800e956:	60fb      	str	r3, [r7, #12]
  return(result);
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d003      	beq.n	800e966 <osTimerStart+0x42>
    stat = osErrorISR;
 800e95e:	f06f 0305 	mvn.w	r3, #5
 800e962:	61fb      	str	r3, [r7, #28]
 800e964:	e017      	b.n	800e996 <osTimerStart+0x72>
  }
  else if (hTimer == NULL) {
 800e966:	69bb      	ldr	r3, [r7, #24]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d103      	bne.n	800e974 <osTimerStart+0x50>
    stat = osErrorParameter;
 800e96c:	f06f 0303 	mvn.w	r3, #3
 800e970:	61fb      	str	r3, [r7, #28]
 800e972:	e010      	b.n	800e996 <osTimerStart+0x72>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800e974:	2300      	movs	r3, #0
 800e976:	9300      	str	r3, [sp, #0]
 800e978:	2300      	movs	r3, #0
 800e97a:	683a      	ldr	r2, [r7, #0]
 800e97c:	2104      	movs	r1, #4
 800e97e:	69b8      	ldr	r0, [r7, #24]
 800e980:	f003 fdac 	bl	80124dc <xTimerGenericCommand>
 800e984:	4603      	mov	r3, r0
 800e986:	2b01      	cmp	r3, #1
 800e988:	d102      	bne.n	800e990 <osTimerStart+0x6c>
      stat = osOK;
 800e98a:	2300      	movs	r3, #0
 800e98c:	61fb      	str	r3, [r7, #28]
 800e98e:	e002      	b.n	800e996 <osTimerStart+0x72>
    } else {
      stat = osErrorResource;
 800e990:	f06f 0302 	mvn.w	r3, #2
 800e994:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 800e996:	69fb      	ldr	r3, [r7, #28]
}
 800e998:	4618      	mov	r0, r3
 800e99a:	3720      	adds	r7, #32
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}
 800e9a0:	20000b74 	.word	0x20000b74

0800e9a4 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b08a      	sub	sp, #40	; 0x28
 800e9a8:	af02      	add	r7, sp, #8
 800e9aa:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e9b0:	f3ef 8305 	mrs	r3, IPSR
 800e9b4:	617b      	str	r3, [r7, #20]
  return(result);
 800e9b6:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d10f      	bne.n	800e9dc <osTimerStop+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e9bc:	f3ef 8310 	mrs	r3, PRIMASK
 800e9c0:	613b      	str	r3, [r7, #16]
  return(result);
 800e9c2:	693b      	ldr	r3, [r7, #16]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d109      	bne.n	800e9dc <osTimerStop+0x38>
 800e9c8:	4b1a      	ldr	r3, [pc, #104]	; (800ea34 <osTimerStop+0x90>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	2b02      	cmp	r3, #2
 800e9ce:	d109      	bne.n	800e9e4 <osTimerStop+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e9d0:	f3ef 8311 	mrs	r3, BASEPRI
 800e9d4:	60fb      	str	r3, [r7, #12]
  return(result);
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d003      	beq.n	800e9e4 <osTimerStop+0x40>
    stat = osErrorISR;
 800e9dc:	f06f 0305 	mvn.w	r3, #5
 800e9e0:	61fb      	str	r3, [r7, #28]
 800e9e2:	e021      	b.n	800ea28 <osTimerStop+0x84>
  }
  else if (hTimer == NULL) {
 800e9e4:	69bb      	ldr	r3, [r7, #24]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d103      	bne.n	800e9f2 <osTimerStop+0x4e>
    stat = osErrorParameter;
 800e9ea:	f06f 0303 	mvn.w	r3, #3
 800e9ee:	61fb      	str	r3, [r7, #28]
 800e9f0:	e01a      	b.n	800ea28 <osTimerStop+0x84>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 800e9f2:	69b8      	ldr	r0, [r7, #24]
 800e9f4:	f004 f834 	bl	8012a60 <xTimerIsTimerActive>
 800e9f8:	4603      	mov	r3, r0
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d103      	bne.n	800ea06 <osTimerStop+0x62>
      stat = osErrorResource;
 800e9fe:	f06f 0302 	mvn.w	r3, #2
 800ea02:	61fb      	str	r3, [r7, #28]
 800ea04:	e010      	b.n	800ea28 <osTimerStop+0x84>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 800ea06:	2300      	movs	r3, #0
 800ea08:	9300      	str	r3, [sp, #0]
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	2103      	movs	r1, #3
 800ea10:	69b8      	ldr	r0, [r7, #24]
 800ea12:	f003 fd63 	bl	80124dc <xTimerGenericCommand>
 800ea16:	4603      	mov	r3, r0
 800ea18:	2b01      	cmp	r3, #1
 800ea1a:	d102      	bne.n	800ea22 <osTimerStop+0x7e>
        stat = osOK;
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	61fb      	str	r3, [r7, #28]
 800ea20:	e002      	b.n	800ea28 <osTimerStop+0x84>
      } else {
        stat = osError;
 800ea22:	f04f 33ff 	mov.w	r3, #4294967295
 800ea26:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800ea28:	69fb      	ldr	r3, [r7, #28]
}
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	3720      	adds	r7, #32
 800ea2e:	46bd      	mov	sp, r7
 800ea30:	bd80      	pop	{r7, pc}
 800ea32:	bf00      	nop
 800ea34:	20000b74 	.word	0x20000b74

0800ea38 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ea38:	b580      	push	{r7, lr}
 800ea3a:	b08a      	sub	sp, #40	; 0x28
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ea40:	2300      	movs	r3, #0
 800ea42:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea44:	f3ef 8305 	mrs	r3, IPSR
 800ea48:	613b      	str	r3, [r7, #16]
  return(result);
 800ea4a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	f040 8085 	bne.w	800eb5c <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea52:	f3ef 8310 	mrs	r3, PRIMASK
 800ea56:	60fb      	str	r3, [r7, #12]
  return(result);
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d17e      	bne.n	800eb5c <osMutexNew+0x124>
 800ea5e:	4b42      	ldr	r3, [pc, #264]	; (800eb68 <osMutexNew+0x130>)
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	2b02      	cmp	r3, #2
 800ea64:	d105      	bne.n	800ea72 <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ea66:	f3ef 8311 	mrs	r3, BASEPRI
 800ea6a:	60bb      	str	r3, [r7, #8]
  return(result);
 800ea6c:	68bb      	ldr	r3, [r7, #8]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d174      	bne.n	800eb5c <osMutexNew+0x124>
    if (attr != NULL) {
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d003      	beq.n	800ea80 <osMutexNew+0x48>
      type = attr->attr_bits;
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	685b      	ldr	r3, [r3, #4]
 800ea7c:	623b      	str	r3, [r7, #32]
 800ea7e:	e001      	b.n	800ea84 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800ea80:	2300      	movs	r3, #0
 800ea82:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ea84:	6a3b      	ldr	r3, [r7, #32]
 800ea86:	f003 0301 	and.w	r3, r3, #1
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d002      	beq.n	800ea94 <osMutexNew+0x5c>
      rmtx = 1U;
 800ea8e:	2301      	movs	r3, #1
 800ea90:	61fb      	str	r3, [r7, #28]
 800ea92:	e001      	b.n	800ea98 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800ea94:	2300      	movs	r3, #0
 800ea96:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ea98:	6a3b      	ldr	r3, [r7, #32]
 800ea9a:	f003 0308 	and.w	r3, r3, #8
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d15c      	bne.n	800eb5c <osMutexNew+0x124>
      mem = -1;
 800eaa2:	f04f 33ff 	mov.w	r3, #4294967295
 800eaa6:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d015      	beq.n	800eada <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	689b      	ldr	r3, [r3, #8]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d006      	beq.n	800eac4 <osMutexNew+0x8c>
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	68db      	ldr	r3, [r3, #12]
 800eaba:	2b4f      	cmp	r3, #79	; 0x4f
 800eabc:	d902      	bls.n	800eac4 <osMutexNew+0x8c>
          mem = 1;
 800eabe:	2301      	movs	r3, #1
 800eac0:	61bb      	str	r3, [r7, #24]
 800eac2:	e00c      	b.n	800eade <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	689b      	ldr	r3, [r3, #8]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d108      	bne.n	800eade <osMutexNew+0xa6>
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	68db      	ldr	r3, [r3, #12]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d104      	bne.n	800eade <osMutexNew+0xa6>
            mem = 0;
 800ead4:	2300      	movs	r3, #0
 800ead6:	61bb      	str	r3, [r7, #24]
 800ead8:	e001      	b.n	800eade <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800eada:	2300      	movs	r3, #0
 800eadc:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800eade:	69bb      	ldr	r3, [r7, #24]
 800eae0:	2b01      	cmp	r3, #1
 800eae2:	d112      	bne.n	800eb0a <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800eae4:	69fb      	ldr	r3, [r7, #28]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d007      	beq.n	800eafa <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	689b      	ldr	r3, [r3, #8]
 800eaee:	4619      	mov	r1, r3
 800eaf0:	2004      	movs	r0, #4
 800eaf2:	f001 fa35 	bl	800ff60 <xQueueCreateMutexStatic>
 800eaf6:	6278      	str	r0, [r7, #36]	; 0x24
 800eaf8:	e016      	b.n	800eb28 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	689b      	ldr	r3, [r3, #8]
 800eafe:	4619      	mov	r1, r3
 800eb00:	2001      	movs	r0, #1
 800eb02:	f001 fa2d 	bl	800ff60 <xQueueCreateMutexStatic>
 800eb06:	6278      	str	r0, [r7, #36]	; 0x24
 800eb08:	e00e      	b.n	800eb28 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800eb0a:	69bb      	ldr	r3, [r7, #24]
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d10b      	bne.n	800eb28 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800eb10:	69fb      	ldr	r3, [r7, #28]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d004      	beq.n	800eb20 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800eb16:	2004      	movs	r0, #4
 800eb18:	f001 fa0a 	bl	800ff30 <xQueueCreateMutex>
 800eb1c:	6278      	str	r0, [r7, #36]	; 0x24
 800eb1e:	e003      	b.n	800eb28 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800eb20:	2001      	movs	r0, #1
 800eb22:	f001 fa05 	bl	800ff30 <xQueueCreateMutex>
 800eb26:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800eb28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d00c      	beq.n	800eb48 <osMutexNew+0x110>
        if (attr != NULL) {
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d003      	beq.n	800eb3c <osMutexNew+0x104>
          name = attr->name;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	617b      	str	r3, [r7, #20]
 800eb3a:	e001      	b.n	800eb40 <osMutexNew+0x108>
        } else {
          name = NULL;
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800eb40:	6979      	ldr	r1, [r7, #20]
 800eb42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eb44:	f002 f8ba 	bl	8010cbc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800eb48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d006      	beq.n	800eb5c <osMutexNew+0x124>
 800eb4e:	69fb      	ldr	r3, [r7, #28]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d003      	beq.n	800eb5c <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800eb54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb56:	f043 0301 	orr.w	r3, r3, #1
 800eb5a:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800eb5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800eb5e:	4618      	mov	r0, r3
 800eb60:	3728      	adds	r7, #40	; 0x28
 800eb62:	46bd      	mov	sp, r7
 800eb64:	bd80      	pop	{r7, pc}
 800eb66:	bf00      	nop
 800eb68:	20000b74 	.word	0x20000b74

0800eb6c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b088      	sub	sp, #32
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]
 800eb74:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f023 0301 	bic.w	r3, r3, #1
 800eb7c:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f003 0301 	and.w	r3, r3, #1
 800eb84:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800eb86:	2300      	movs	r3, #0
 800eb88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb8a:	f3ef 8305 	mrs	r3, IPSR
 800eb8e:	613b      	str	r3, [r7, #16]
  return(result);
 800eb90:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d10f      	bne.n	800ebb6 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eb96:	f3ef 8310 	mrs	r3, PRIMASK
 800eb9a:	60fb      	str	r3, [r7, #12]
  return(result);
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d109      	bne.n	800ebb6 <osMutexAcquire+0x4a>
 800eba2:	4b20      	ldr	r3, [pc, #128]	; (800ec24 <osMutexAcquire+0xb8>)
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	2b02      	cmp	r3, #2
 800eba8:	d109      	bne.n	800ebbe <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ebaa:	f3ef 8311 	mrs	r3, BASEPRI
 800ebae:	60bb      	str	r3, [r7, #8]
  return(result);
 800ebb0:	68bb      	ldr	r3, [r7, #8]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d003      	beq.n	800ebbe <osMutexAcquire+0x52>
    stat = osErrorISR;
 800ebb6:	f06f 0305 	mvn.w	r3, #5
 800ebba:	61fb      	str	r3, [r7, #28]
 800ebbc:	e02c      	b.n	800ec18 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800ebbe:	69bb      	ldr	r3, [r7, #24]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d103      	bne.n	800ebcc <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800ebc4:	f06f 0303 	mvn.w	r3, #3
 800ebc8:	61fb      	str	r3, [r7, #28]
 800ebca:	e025      	b.n	800ec18 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800ebcc:	697b      	ldr	r3, [r7, #20]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d011      	beq.n	800ebf6 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ebd2:	6839      	ldr	r1, [r7, #0]
 800ebd4:	69b8      	ldr	r0, [r7, #24]
 800ebd6:	f001 fa11 	bl	800fffc <xQueueTakeMutexRecursive>
 800ebda:	4603      	mov	r3, r0
 800ebdc:	2b01      	cmp	r3, #1
 800ebde:	d01b      	beq.n	800ec18 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d003      	beq.n	800ebee <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800ebe6:	f06f 0301 	mvn.w	r3, #1
 800ebea:	61fb      	str	r3, [r7, #28]
 800ebec:	e014      	b.n	800ec18 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800ebee:	f06f 0302 	mvn.w	r3, #2
 800ebf2:	61fb      	str	r3, [r7, #28]
 800ebf4:	e010      	b.n	800ec18 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800ebf6:	6839      	ldr	r1, [r7, #0]
 800ebf8:	69b8      	ldr	r0, [r7, #24]
 800ebfa:	f001 fd8f 	bl	801071c <xQueueSemaphoreTake>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	2b01      	cmp	r3, #1
 800ec02:	d009      	beq.n	800ec18 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d003      	beq.n	800ec12 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800ec0a:	f06f 0301 	mvn.w	r3, #1
 800ec0e:	61fb      	str	r3, [r7, #28]
 800ec10:	e002      	b.n	800ec18 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800ec12:	f06f 0302 	mvn.w	r3, #2
 800ec16:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ec18:	69fb      	ldr	r3, [r7, #28]
}
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	3720      	adds	r7, #32
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	bd80      	pop	{r7, pc}
 800ec22:	bf00      	nop
 800ec24:	20000b74 	.word	0x20000b74

0800ec28 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b088      	sub	sp, #32
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f023 0301 	bic.w	r3, r3, #1
 800ec36:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f003 0301 	and.w	r3, r3, #1
 800ec3e:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800ec40:	2300      	movs	r3, #0
 800ec42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec44:	f3ef 8305 	mrs	r3, IPSR
 800ec48:	613b      	str	r3, [r7, #16]
  return(result);
 800ec4a:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d10f      	bne.n	800ec70 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec50:	f3ef 8310 	mrs	r3, PRIMASK
 800ec54:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d109      	bne.n	800ec70 <osMutexRelease+0x48>
 800ec5c:	4b19      	ldr	r3, [pc, #100]	; (800ecc4 <osMutexRelease+0x9c>)
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	2b02      	cmp	r3, #2
 800ec62:	d109      	bne.n	800ec78 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ec64:	f3ef 8311 	mrs	r3, BASEPRI
 800ec68:	60bb      	str	r3, [r7, #8]
  return(result);
 800ec6a:	68bb      	ldr	r3, [r7, #8]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d003      	beq.n	800ec78 <osMutexRelease+0x50>
    stat = osErrorISR;
 800ec70:	f06f 0305 	mvn.w	r3, #5
 800ec74:	61fb      	str	r3, [r7, #28]
 800ec76:	e01f      	b.n	800ecb8 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800ec78:	69bb      	ldr	r3, [r7, #24]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d103      	bne.n	800ec86 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800ec7e:	f06f 0303 	mvn.w	r3, #3
 800ec82:	61fb      	str	r3, [r7, #28]
 800ec84:	e018      	b.n	800ecb8 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800ec86:	697b      	ldr	r3, [r7, #20]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d009      	beq.n	800eca0 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ec8c:	69b8      	ldr	r0, [r7, #24]
 800ec8e:	f001 f982 	bl	800ff96 <xQueueGiveMutexRecursive>
 800ec92:	4603      	mov	r3, r0
 800ec94:	2b01      	cmp	r3, #1
 800ec96:	d00f      	beq.n	800ecb8 <osMutexRelease+0x90>
        stat = osErrorResource;
 800ec98:	f06f 0302 	mvn.w	r3, #2
 800ec9c:	61fb      	str	r3, [r7, #28]
 800ec9e:	e00b      	b.n	800ecb8 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800eca0:	2300      	movs	r3, #0
 800eca2:	2200      	movs	r2, #0
 800eca4:	2100      	movs	r1, #0
 800eca6:	69b8      	ldr	r0, [r7, #24]
 800eca8:	f001 fa44 	bl	8010134 <xQueueGenericSend>
 800ecac:	4603      	mov	r3, r0
 800ecae:	2b01      	cmp	r3, #1
 800ecb0:	d002      	beq.n	800ecb8 <osMutexRelease+0x90>
        stat = osErrorResource;
 800ecb2:	f06f 0302 	mvn.w	r3, #2
 800ecb6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800ecb8:	69fb      	ldr	r3, [r7, #28]
}
 800ecba:	4618      	mov	r0, r3
 800ecbc:	3720      	adds	r7, #32
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	bd80      	pop	{r7, pc}
 800ecc2:	bf00      	nop
 800ecc4:	20000b74 	.word	0x20000b74

0800ecc8 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b08c      	sub	sp, #48	; 0x30
 800eccc:	af02      	add	r7, sp, #8
 800ecce:	60f8      	str	r0, [r7, #12]
 800ecd0:	60b9      	str	r1, [r7, #8]
 800ecd2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecd8:	f3ef 8305 	mrs	r3, IPSR
 800ecdc:	61bb      	str	r3, [r7, #24]
  return(result);
 800ecde:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	f040 8088 	bne.w	800edf6 <osSemaphoreNew+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ece6:	f3ef 8310 	mrs	r3, PRIMASK
 800ecea:	617b      	str	r3, [r7, #20]
  return(result);
 800ecec:	697b      	ldr	r3, [r7, #20]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	f040 8081 	bne.w	800edf6 <osSemaphoreNew+0x12e>
 800ecf4:	4b42      	ldr	r3, [pc, #264]	; (800ee00 <osSemaphoreNew+0x138>)
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	2b02      	cmp	r3, #2
 800ecfa:	d105      	bne.n	800ed08 <osSemaphoreNew+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ecfc:	f3ef 8311 	mrs	r3, BASEPRI
 800ed00:	613b      	str	r3, [r7, #16]
  return(result);
 800ed02:	693b      	ldr	r3, [r7, #16]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d176      	bne.n	800edf6 <osSemaphoreNew+0x12e>
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d073      	beq.n	800edf6 <osSemaphoreNew+0x12e>
 800ed0e:	68ba      	ldr	r2, [r7, #8]
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	429a      	cmp	r2, r3
 800ed14:	d86f      	bhi.n	800edf6 <osSemaphoreNew+0x12e>
    mem = -1;
 800ed16:	f04f 33ff 	mov.w	r3, #4294967295
 800ed1a:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d015      	beq.n	800ed4e <osSemaphoreNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	689b      	ldr	r3, [r3, #8]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d006      	beq.n	800ed38 <osSemaphoreNew+0x70>
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	68db      	ldr	r3, [r3, #12]
 800ed2e:	2b4f      	cmp	r3, #79	; 0x4f
 800ed30:	d902      	bls.n	800ed38 <osSemaphoreNew+0x70>
        mem = 1;
 800ed32:	2301      	movs	r3, #1
 800ed34:	623b      	str	r3, [r7, #32]
 800ed36:	e00c      	b.n	800ed52 <osSemaphoreNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	689b      	ldr	r3, [r3, #8]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d108      	bne.n	800ed52 <osSemaphoreNew+0x8a>
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	68db      	ldr	r3, [r3, #12]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d104      	bne.n	800ed52 <osSemaphoreNew+0x8a>
          mem = 0;
 800ed48:	2300      	movs	r3, #0
 800ed4a:	623b      	str	r3, [r7, #32]
 800ed4c:	e001      	b.n	800ed52 <osSemaphoreNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 800ed4e:	2300      	movs	r3, #0
 800ed50:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800ed52:	6a3b      	ldr	r3, [r7, #32]
 800ed54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed58:	d04d      	beq.n	800edf6 <osSemaphoreNew+0x12e>
      if (max_count == 1U) {
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	2b01      	cmp	r3, #1
 800ed5e:	d129      	bne.n	800edb4 <osSemaphoreNew+0xec>
        if (mem == 1) {
 800ed60:	6a3b      	ldr	r3, [r7, #32]
 800ed62:	2b01      	cmp	r3, #1
 800ed64:	d10b      	bne.n	800ed7e <osSemaphoreNew+0xb6>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	689a      	ldr	r2, [r3, #8]
 800ed6a:	2303      	movs	r3, #3
 800ed6c:	9300      	str	r3, [sp, #0]
 800ed6e:	4613      	mov	r3, r2
 800ed70:	2200      	movs	r2, #0
 800ed72:	2100      	movs	r1, #0
 800ed74:	2001      	movs	r0, #1
 800ed76:	f000 ffef 	bl	800fd58 <xQueueGenericCreateStatic>
 800ed7a:	6278      	str	r0, [r7, #36]	; 0x24
 800ed7c:	e005      	b.n	800ed8a <osSemaphoreNew+0xc2>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800ed7e:	2203      	movs	r2, #3
 800ed80:	2100      	movs	r1, #0
 800ed82:	2001      	movs	r0, #1
 800ed84:	f001 f85a 	bl	800fe3c <xQueueGenericCreate>
 800ed88:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ed8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d022      	beq.n	800edd6 <osSemaphoreNew+0x10e>
 800ed90:	68bb      	ldr	r3, [r7, #8]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d01f      	beq.n	800edd6 <osSemaphoreNew+0x10e>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ed96:	2300      	movs	r3, #0
 800ed98:	2200      	movs	r2, #0
 800ed9a:	2100      	movs	r1, #0
 800ed9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ed9e:	f001 f9c9 	bl	8010134 <xQueueGenericSend>
 800eda2:	4603      	mov	r3, r0
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	d016      	beq.n	800edd6 <osSemaphoreNew+0x10e>
            vSemaphoreDelete (hSemaphore);
 800eda8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800edaa:	f001 fe3c 	bl	8010a26 <vQueueDelete>
            hSemaphore = NULL;
 800edae:	2300      	movs	r3, #0
 800edb0:	627b      	str	r3, [r7, #36]	; 0x24
 800edb2:	e010      	b.n	800edd6 <osSemaphoreNew+0x10e>
          }
        }
      }
      else {
        if (mem == 1) {
 800edb4:	6a3b      	ldr	r3, [r7, #32]
 800edb6:	2b01      	cmp	r3, #1
 800edb8:	d108      	bne.n	800edcc <osSemaphoreNew+0x104>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	689b      	ldr	r3, [r3, #8]
 800edbe:	461a      	mov	r2, r3
 800edc0:	68b9      	ldr	r1, [r7, #8]
 800edc2:	68f8      	ldr	r0, [r7, #12]
 800edc4:	f001 f94f 	bl	8010066 <xQueueCreateCountingSemaphoreStatic>
 800edc8:	6278      	str	r0, [r7, #36]	; 0x24
 800edca:	e004      	b.n	800edd6 <osSemaphoreNew+0x10e>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800edcc:	68b9      	ldr	r1, [r7, #8]
 800edce:	68f8      	ldr	r0, [r7, #12]
 800edd0:	f001 f97e 	bl	80100d0 <xQueueCreateCountingSemaphore>
 800edd4:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800edd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d00c      	beq.n	800edf6 <osSemaphoreNew+0x12e>
        if (attr != NULL) {
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d003      	beq.n	800edea <osSemaphoreNew+0x122>
          name = attr->name;
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	61fb      	str	r3, [r7, #28]
 800ede8:	e001      	b.n	800edee <osSemaphoreNew+0x126>
        } else {
          name = NULL;
 800edea:	2300      	movs	r3, #0
 800edec:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800edee:	69f9      	ldr	r1, [r7, #28]
 800edf0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800edf2:	f001 ff63 	bl	8010cbc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800edf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800edf8:	4618      	mov	r0, r3
 800edfa:	3728      	adds	r7, #40	; 0x28
 800edfc:	46bd      	mov	sp, r7
 800edfe:	bd80      	pop	{r7, pc}
 800ee00:	20000b74 	.word	0x20000b74

0800ee04 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b088      	sub	sp, #32
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	6078      	str	r0, [r7, #4]
 800ee0c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ee12:	2300      	movs	r3, #0
 800ee14:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800ee16:	69bb      	ldr	r3, [r7, #24]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d103      	bne.n	800ee24 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800ee1c:	f06f 0303 	mvn.w	r3, #3
 800ee20:	61fb      	str	r3, [r7, #28]
 800ee22:	e04b      	b.n	800eebc <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee24:	f3ef 8305 	mrs	r3, IPSR
 800ee28:	617b      	str	r3, [r7, #20]
  return(result);
 800ee2a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d10f      	bne.n	800ee50 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ee30:	f3ef 8310 	mrs	r3, PRIMASK
 800ee34:	613b      	str	r3, [r7, #16]
  return(result);
 800ee36:	693b      	ldr	r3, [r7, #16]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d109      	bne.n	800ee50 <osSemaphoreAcquire+0x4c>
 800ee3c:	4b22      	ldr	r3, [pc, #136]	; (800eec8 <osSemaphoreAcquire+0xc4>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	2b02      	cmp	r3, #2
 800ee42:	d128      	bne.n	800ee96 <osSemaphoreAcquire+0x92>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ee44:	f3ef 8311 	mrs	r3, BASEPRI
 800ee48:	60fb      	str	r3, [r7, #12]
  return(result);
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d022      	beq.n	800ee96 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d003      	beq.n	800ee5e <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800ee56:	f06f 0303 	mvn.w	r3, #3
 800ee5a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800ee5c:	e02d      	b.n	800eeba <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800ee62:	f107 0308 	add.w	r3, r7, #8
 800ee66:	461a      	mov	r2, r3
 800ee68:	2100      	movs	r1, #0
 800ee6a:	69b8      	ldr	r0, [r7, #24]
 800ee6c:	f001 fd5e 	bl	801092c <xQueueReceiveFromISR>
 800ee70:	4603      	mov	r3, r0
 800ee72:	2b01      	cmp	r3, #1
 800ee74:	d003      	beq.n	800ee7e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800ee76:	f06f 0302 	mvn.w	r3, #2
 800ee7a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800ee7c:	e01d      	b.n	800eeba <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800ee7e:	68bb      	ldr	r3, [r7, #8]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d01a      	beq.n	800eeba <osSemaphoreAcquire+0xb6>
 800ee84:	4b11      	ldr	r3, [pc, #68]	; (800eecc <osSemaphoreAcquire+0xc8>)
 800ee86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee8a:	601a      	str	r2, [r3, #0]
 800ee8c:	f3bf 8f4f 	dsb	sy
 800ee90:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800ee94:	e011      	b.n	800eeba <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800ee96:	6839      	ldr	r1, [r7, #0]
 800ee98:	69b8      	ldr	r0, [r7, #24]
 800ee9a:	f001 fc3f 	bl	801071c <xQueueSemaphoreTake>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	2b01      	cmp	r3, #1
 800eea2:	d00b      	beq.n	800eebc <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d003      	beq.n	800eeb2 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800eeaa:	f06f 0301 	mvn.w	r3, #1
 800eeae:	61fb      	str	r3, [r7, #28]
 800eeb0:	e004      	b.n	800eebc <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800eeb2:	f06f 0302 	mvn.w	r3, #2
 800eeb6:	61fb      	str	r3, [r7, #28]
 800eeb8:	e000      	b.n	800eebc <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800eeba:	bf00      	nop
      }
    }
  }

  return (stat);
 800eebc:	69fb      	ldr	r3, [r7, #28]
}
 800eebe:	4618      	mov	r0, r3
 800eec0:	3720      	adds	r7, #32
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}
 800eec6:	bf00      	nop
 800eec8:	20000b74 	.word	0x20000b74
 800eecc:	e000ed04 	.word	0xe000ed04

0800eed0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b088      	sub	sp, #32
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800eedc:	2300      	movs	r3, #0
 800eede:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800eee0:	69bb      	ldr	r3, [r7, #24]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d103      	bne.n	800eeee <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800eee6:	f06f 0303 	mvn.w	r3, #3
 800eeea:	61fb      	str	r3, [r7, #28]
 800eeec:	e03e      	b.n	800ef6c <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eeee:	f3ef 8305 	mrs	r3, IPSR
 800eef2:	617b      	str	r3, [r7, #20]
  return(result);
 800eef4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d10f      	bne.n	800ef1a <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eefa:	f3ef 8310 	mrs	r3, PRIMASK
 800eefe:	613b      	str	r3, [r7, #16]
  return(result);
 800ef00:	693b      	ldr	r3, [r7, #16]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d109      	bne.n	800ef1a <osSemaphoreRelease+0x4a>
 800ef06:	4b1c      	ldr	r3, [pc, #112]	; (800ef78 <osSemaphoreRelease+0xa8>)
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	2b02      	cmp	r3, #2
 800ef0c:	d120      	bne.n	800ef50 <osSemaphoreRelease+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ef0e:	f3ef 8311 	mrs	r3, BASEPRI
 800ef12:	60fb      	str	r3, [r7, #12]
  return(result);
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d01a      	beq.n	800ef50 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ef1e:	f107 0308 	add.w	r3, r7, #8
 800ef22:	4619      	mov	r1, r3
 800ef24:	69b8      	ldr	r0, [r7, #24]
 800ef26:	f001 fa93 	bl	8010450 <xQueueGiveFromISR>
 800ef2a:	4603      	mov	r3, r0
 800ef2c:	2b01      	cmp	r3, #1
 800ef2e:	d003      	beq.n	800ef38 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800ef30:	f06f 0302 	mvn.w	r3, #2
 800ef34:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ef36:	e018      	b.n	800ef6a <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800ef38:	68bb      	ldr	r3, [r7, #8]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d015      	beq.n	800ef6a <osSemaphoreRelease+0x9a>
 800ef3e:	4b0f      	ldr	r3, [pc, #60]	; (800ef7c <osSemaphoreRelease+0xac>)
 800ef40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef44:	601a      	str	r2, [r3, #0]
 800ef46:	f3bf 8f4f 	dsb	sy
 800ef4a:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ef4e:	e00c      	b.n	800ef6a <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ef50:	2300      	movs	r3, #0
 800ef52:	2200      	movs	r2, #0
 800ef54:	2100      	movs	r1, #0
 800ef56:	69b8      	ldr	r0, [r7, #24]
 800ef58:	f001 f8ec 	bl	8010134 <xQueueGenericSend>
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	2b01      	cmp	r3, #1
 800ef60:	d004      	beq.n	800ef6c <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800ef62:	f06f 0302 	mvn.w	r3, #2
 800ef66:	61fb      	str	r3, [r7, #28]
 800ef68:	e000      	b.n	800ef6c <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ef6a:	bf00      	nop
    }
  }

  return (stat);
 800ef6c:	69fb      	ldr	r3, [r7, #28]
}
 800ef6e:	4618      	mov	r0, r3
 800ef70:	3720      	adds	r7, #32
 800ef72:	46bd      	mov	sp, r7
 800ef74:	bd80      	pop	{r7, pc}
 800ef76:	bf00      	nop
 800ef78:	20000b74 	.word	0x20000b74
 800ef7c:	e000ed04 	.word	0xe000ed04

0800ef80 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b08c      	sub	sp, #48	; 0x30
 800ef84:	af02      	add	r7, sp, #8
 800ef86:	60f8      	str	r0, [r7, #12]
 800ef88:	60b9      	str	r1, [r7, #8]
 800ef8a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef90:	f3ef 8305 	mrs	r3, IPSR
 800ef94:	61bb      	str	r3, [r7, #24]
  return(result);
 800ef96:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d170      	bne.n	800f07e <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ef9c:	f3ef 8310 	mrs	r3, PRIMASK
 800efa0:	617b      	str	r3, [r7, #20]
  return(result);
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d16a      	bne.n	800f07e <osMessageQueueNew+0xfe>
 800efa8:	4b37      	ldr	r3, [pc, #220]	; (800f088 <osMessageQueueNew+0x108>)
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	2b02      	cmp	r3, #2
 800efae:	d105      	bne.n	800efbc <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800efb0:	f3ef 8311 	mrs	r3, BASEPRI
 800efb4:	613b      	str	r3, [r7, #16]
  return(result);
 800efb6:	693b      	ldr	r3, [r7, #16]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d160      	bne.n	800f07e <osMessageQueueNew+0xfe>
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d05d      	beq.n	800f07e <osMessageQueueNew+0xfe>
 800efc2:	68bb      	ldr	r3, [r7, #8]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d05a      	beq.n	800f07e <osMessageQueueNew+0xfe>
    mem = -1;
 800efc8:	f04f 33ff 	mov.w	r3, #4294967295
 800efcc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d029      	beq.n	800f028 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	689b      	ldr	r3, [r3, #8]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d012      	beq.n	800f002 <osMessageQueueNew+0x82>
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	68db      	ldr	r3, [r3, #12]
 800efe0:	2b4f      	cmp	r3, #79	; 0x4f
 800efe2:	d90e      	bls.n	800f002 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d00a      	beq.n	800f002 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	695a      	ldr	r2, [r3, #20]
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	68b9      	ldr	r1, [r7, #8]
 800eff4:	fb01 f303 	mul.w	r3, r1, r3
 800eff8:	429a      	cmp	r2, r3
 800effa:	d302      	bcc.n	800f002 <osMessageQueueNew+0x82>
        mem = 1;
 800effc:	2301      	movs	r3, #1
 800effe:	623b      	str	r3, [r7, #32]
 800f000:	e014      	b.n	800f02c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	689b      	ldr	r3, [r3, #8]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d110      	bne.n	800f02c <osMessageQueueNew+0xac>
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	68db      	ldr	r3, [r3, #12]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d10c      	bne.n	800f02c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f016:	2b00      	cmp	r3, #0
 800f018:	d108      	bne.n	800f02c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	695b      	ldr	r3, [r3, #20]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d104      	bne.n	800f02c <osMessageQueueNew+0xac>
          mem = 0;
 800f022:	2300      	movs	r3, #0
 800f024:	623b      	str	r3, [r7, #32]
 800f026:	e001      	b.n	800f02c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800f028:	2300      	movs	r3, #0
 800f02a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800f02c:	6a3b      	ldr	r3, [r7, #32]
 800f02e:	2b01      	cmp	r3, #1
 800f030:	d10c      	bne.n	800f04c <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	691a      	ldr	r2, [r3, #16]
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	6899      	ldr	r1, [r3, #8]
 800f03a:	2300      	movs	r3, #0
 800f03c:	9300      	str	r3, [sp, #0]
 800f03e:	460b      	mov	r3, r1
 800f040:	68b9      	ldr	r1, [r7, #8]
 800f042:	68f8      	ldr	r0, [r7, #12]
 800f044:	f000 fe88 	bl	800fd58 <xQueueGenericCreateStatic>
 800f048:	6278      	str	r0, [r7, #36]	; 0x24
 800f04a:	e008      	b.n	800f05e <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800f04c:	6a3b      	ldr	r3, [r7, #32]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d105      	bne.n	800f05e <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800f052:	2200      	movs	r2, #0
 800f054:	68b9      	ldr	r1, [r7, #8]
 800f056:	68f8      	ldr	r0, [r7, #12]
 800f058:	f000 fef0 	bl	800fe3c <xQueueGenericCreate>
 800f05c:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f05e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f060:	2b00      	cmp	r3, #0
 800f062:	d00c      	beq.n	800f07e <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d003      	beq.n	800f072 <osMessageQueueNew+0xf2>
        name = attr->name;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	61fb      	str	r3, [r7, #28]
 800f070:	e001      	b.n	800f076 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800f072:	2300      	movs	r3, #0
 800f074:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800f076:	69f9      	ldr	r1, [r7, #28]
 800f078:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f07a:	f001 fe1f 	bl	8010cbc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f080:	4618      	mov	r0, r3
 800f082:	3728      	adds	r7, #40	; 0x28
 800f084:	46bd      	mov	sp, r7
 800f086:	bd80      	pop	{r7, pc}
 800f088:	20000b74 	.word	0x20000b74

0800f08c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f08c:	b580      	push	{r7, lr}
 800f08e:	b08a      	sub	sp, #40	; 0x28
 800f090:	af00      	add	r7, sp, #0
 800f092:	60f8      	str	r0, [r7, #12]
 800f094:	60b9      	str	r1, [r7, #8]
 800f096:	603b      	str	r3, [r7, #0]
 800f098:	4613      	mov	r3, r2
 800f09a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0a4:	f3ef 8305 	mrs	r3, IPSR
 800f0a8:	61fb      	str	r3, [r7, #28]
  return(result);
 800f0aa:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d10f      	bne.n	800f0d0 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f0b0:	f3ef 8310 	mrs	r3, PRIMASK
 800f0b4:	61bb      	str	r3, [r7, #24]
  return(result);
 800f0b6:	69bb      	ldr	r3, [r7, #24]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d109      	bne.n	800f0d0 <osMessageQueuePut+0x44>
 800f0bc:	4b2b      	ldr	r3, [pc, #172]	; (800f16c <osMessageQueuePut+0xe0>)
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	2b02      	cmp	r3, #2
 800f0c2:	d12e      	bne.n	800f122 <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f0c4:	f3ef 8311 	mrs	r3, BASEPRI
 800f0c8:	617b      	str	r3, [r7, #20]
  return(result);
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d028      	beq.n	800f122 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f0d0:	6a3b      	ldr	r3, [r7, #32]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d005      	beq.n	800f0e2 <osMessageQueuePut+0x56>
 800f0d6:	68bb      	ldr	r3, [r7, #8]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d002      	beq.n	800f0e2 <osMessageQueuePut+0x56>
 800f0dc:	683b      	ldr	r3, [r7, #0]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d003      	beq.n	800f0ea <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800f0e2:	f06f 0303 	mvn.w	r3, #3
 800f0e6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f0e8:	e039      	b.n	800f15e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f0ee:	f107 0210 	add.w	r2, r7, #16
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	68b9      	ldr	r1, [r7, #8]
 800f0f6:	6a38      	ldr	r0, [r7, #32]
 800f0f8:	f001 f916 	bl	8010328 <xQueueGenericSendFromISR>
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	2b01      	cmp	r3, #1
 800f100:	d003      	beq.n	800f10a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800f102:	f06f 0302 	mvn.w	r3, #2
 800f106:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f108:	e029      	b.n	800f15e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800f10a:	693b      	ldr	r3, [r7, #16]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d026      	beq.n	800f15e <osMessageQueuePut+0xd2>
 800f110:	4b17      	ldr	r3, [pc, #92]	; (800f170 <osMessageQueuePut+0xe4>)
 800f112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f116:	601a      	str	r2, [r3, #0]
 800f118:	f3bf 8f4f 	dsb	sy
 800f11c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f120:	e01d      	b.n	800f15e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f122:	6a3b      	ldr	r3, [r7, #32]
 800f124:	2b00      	cmp	r3, #0
 800f126:	d002      	beq.n	800f12e <osMessageQueuePut+0xa2>
 800f128:	68bb      	ldr	r3, [r7, #8]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d103      	bne.n	800f136 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800f12e:	f06f 0303 	mvn.w	r3, #3
 800f132:	627b      	str	r3, [r7, #36]	; 0x24
 800f134:	e014      	b.n	800f160 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f136:	2300      	movs	r3, #0
 800f138:	683a      	ldr	r2, [r7, #0]
 800f13a:	68b9      	ldr	r1, [r7, #8]
 800f13c:	6a38      	ldr	r0, [r7, #32]
 800f13e:	f000 fff9 	bl	8010134 <xQueueGenericSend>
 800f142:	4603      	mov	r3, r0
 800f144:	2b01      	cmp	r3, #1
 800f146:	d00b      	beq.n	800f160 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800f148:	683b      	ldr	r3, [r7, #0]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d003      	beq.n	800f156 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800f14e:	f06f 0301 	mvn.w	r3, #1
 800f152:	627b      	str	r3, [r7, #36]	; 0x24
 800f154:	e004      	b.n	800f160 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800f156:	f06f 0302 	mvn.w	r3, #2
 800f15a:	627b      	str	r3, [r7, #36]	; 0x24
 800f15c:	e000      	b.n	800f160 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f15e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800f160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f162:	4618      	mov	r0, r3
 800f164:	3728      	adds	r7, #40	; 0x28
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}
 800f16a:	bf00      	nop
 800f16c:	20000b74 	.word	0x20000b74
 800f170:	e000ed04 	.word	0xe000ed04

0800f174 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f174:	b580      	push	{r7, lr}
 800f176:	b08a      	sub	sp, #40	; 0x28
 800f178:	af00      	add	r7, sp, #0
 800f17a:	60f8      	str	r0, [r7, #12]
 800f17c:	60b9      	str	r1, [r7, #8]
 800f17e:	607a      	str	r2, [r7, #4]
 800f180:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f186:	2300      	movs	r3, #0
 800f188:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f18a:	f3ef 8305 	mrs	r3, IPSR
 800f18e:	61fb      	str	r3, [r7, #28]
  return(result);
 800f190:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800f192:	2b00      	cmp	r3, #0
 800f194:	d10f      	bne.n	800f1b6 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f196:	f3ef 8310 	mrs	r3, PRIMASK
 800f19a:	61bb      	str	r3, [r7, #24]
  return(result);
 800f19c:	69bb      	ldr	r3, [r7, #24]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d109      	bne.n	800f1b6 <osMessageQueueGet+0x42>
 800f1a2:	4b2b      	ldr	r3, [pc, #172]	; (800f250 <osMessageQueueGet+0xdc>)
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	2b02      	cmp	r3, #2
 800f1a8:	d12e      	bne.n	800f208 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f1aa:	f3ef 8311 	mrs	r3, BASEPRI
 800f1ae:	617b      	str	r3, [r7, #20]
  return(result);
 800f1b0:	697b      	ldr	r3, [r7, #20]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d028      	beq.n	800f208 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f1b6:	6a3b      	ldr	r3, [r7, #32]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d005      	beq.n	800f1c8 <osMessageQueueGet+0x54>
 800f1bc:	68bb      	ldr	r3, [r7, #8]
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d002      	beq.n	800f1c8 <osMessageQueueGet+0x54>
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d003      	beq.n	800f1d0 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800f1c8:	f06f 0303 	mvn.w	r3, #3
 800f1cc:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f1ce:	e038      	b.n	800f242 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f1d4:	f107 0310 	add.w	r3, r7, #16
 800f1d8:	461a      	mov	r2, r3
 800f1da:	68b9      	ldr	r1, [r7, #8]
 800f1dc:	6a38      	ldr	r0, [r7, #32]
 800f1de:	f001 fba5 	bl	801092c <xQueueReceiveFromISR>
 800f1e2:	4603      	mov	r3, r0
 800f1e4:	2b01      	cmp	r3, #1
 800f1e6:	d003      	beq.n	800f1f0 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800f1e8:	f06f 0302 	mvn.w	r3, #2
 800f1ec:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f1ee:	e028      	b.n	800f242 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800f1f0:	693b      	ldr	r3, [r7, #16]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d025      	beq.n	800f242 <osMessageQueueGet+0xce>
 800f1f6:	4b17      	ldr	r3, [pc, #92]	; (800f254 <osMessageQueueGet+0xe0>)
 800f1f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f1fc:	601a      	str	r2, [r3, #0]
 800f1fe:	f3bf 8f4f 	dsb	sy
 800f202:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f206:	e01c      	b.n	800f242 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f208:	6a3b      	ldr	r3, [r7, #32]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d002      	beq.n	800f214 <osMessageQueueGet+0xa0>
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d103      	bne.n	800f21c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800f214:	f06f 0303 	mvn.w	r3, #3
 800f218:	627b      	str	r3, [r7, #36]	; 0x24
 800f21a:	e013      	b.n	800f244 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f21c:	683a      	ldr	r2, [r7, #0]
 800f21e:	68b9      	ldr	r1, [r7, #8]
 800f220:	6a38      	ldr	r0, [r7, #32]
 800f222:	f001 f99f 	bl	8010564 <xQueueReceive>
 800f226:	4603      	mov	r3, r0
 800f228:	2b01      	cmp	r3, #1
 800f22a:	d00b      	beq.n	800f244 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d003      	beq.n	800f23a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800f232:	f06f 0301 	mvn.w	r3, #1
 800f236:	627b      	str	r3, [r7, #36]	; 0x24
 800f238:	e004      	b.n	800f244 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800f23a:	f06f 0302 	mvn.w	r3, #2
 800f23e:	627b      	str	r3, [r7, #36]	; 0x24
 800f240:	e000      	b.n	800f244 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f242:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800f244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f246:	4618      	mov	r0, r3
 800f248:	3728      	adds	r7, #40	; 0x28
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
 800f24e:	bf00      	nop
 800f250:	20000b74 	.word	0x20000b74
 800f254:	e000ed04 	.word	0xe000ed04

0800f258 <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 800f258:	b580      	push	{r7, lr}
 800f25a:	b088      	sub	sp, #32
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f264:	f3ef 8305 	mrs	r3, IPSR
 800f268:	617b      	str	r3, [r7, #20]
  return(result);
 800f26a:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d10f      	bne.n	800f290 <osMessageQueueReset+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f270:	f3ef 8310 	mrs	r3, PRIMASK
 800f274:	613b      	str	r3, [r7, #16]
  return(result);
 800f276:	693b      	ldr	r3, [r7, #16]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d109      	bne.n	800f290 <osMessageQueueReset+0x38>
 800f27c:	4b0f      	ldr	r3, [pc, #60]	; (800f2bc <osMessageQueueReset+0x64>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	2b02      	cmp	r3, #2
 800f282:	d109      	bne.n	800f298 <osMessageQueueReset+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f284:	f3ef 8311 	mrs	r3, BASEPRI
 800f288:	60fb      	str	r3, [r7, #12]
  return(result);
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d003      	beq.n	800f298 <osMessageQueueReset+0x40>
    stat = osErrorISR;
 800f290:	f06f 0305 	mvn.w	r3, #5
 800f294:	61fb      	str	r3, [r7, #28]
 800f296:	e00c      	b.n	800f2b2 <osMessageQueueReset+0x5a>
  }
  else if (hQueue == NULL) {
 800f298:	69bb      	ldr	r3, [r7, #24]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d103      	bne.n	800f2a6 <osMessageQueueReset+0x4e>
    stat = osErrorParameter;
 800f29e:	f06f 0303 	mvn.w	r3, #3
 800f2a2:	61fb      	str	r3, [r7, #28]
 800f2a4:	e005      	b.n	800f2b2 <osMessageQueueReset+0x5a>
  }
  else {
    stat = osOK;
 800f2a6:	2300      	movs	r3, #0
 800f2a8:	61fb      	str	r3, [r7, #28]
    (void)xQueueReset (hQueue);
 800f2aa:	2100      	movs	r1, #0
 800f2ac:	69b8      	ldr	r0, [r7, #24]
 800f2ae:	f000 fceb 	bl	800fc88 <xQueueGenericReset>
  }

  return (stat);
 800f2b2:	69fb      	ldr	r3, [r7, #28]
}
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	3720      	adds	r7, #32
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	bd80      	pop	{r7, pc}
 800f2bc:	20000b74 	.word	0x20000b74

0800f2c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f2c0:	b480      	push	{r7}
 800f2c2:	b085      	sub	sp, #20
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	60f8      	str	r0, [r7, #12]
 800f2c8:	60b9      	str	r1, [r7, #8]
 800f2ca:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	4a07      	ldr	r2, [pc, #28]	; (800f2ec <vApplicationGetIdleTaskMemory+0x2c>)
 800f2d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f2d2:	68bb      	ldr	r3, [r7, #8]
 800f2d4:	4a06      	ldr	r2, [pc, #24]	; (800f2f0 <vApplicationGetIdleTaskMemory+0x30>)
 800f2d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f2de:	601a      	str	r2, [r3, #0]
}
 800f2e0:	bf00      	nop
 800f2e2:	3714      	adds	r7, #20
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ea:	4770      	bx	lr
 800f2ec:	20000b78 	.word	0x20000b78
 800f2f0:	20000bdc 	.word	0x20000bdc

0800f2f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f2f4:	b480      	push	{r7}
 800f2f6:	b085      	sub	sp, #20
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	60f8      	str	r0, [r7, #12]
 800f2fc:	60b9      	str	r1, [r7, #8]
 800f2fe:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	4a07      	ldr	r2, [pc, #28]	; (800f320 <vApplicationGetTimerTaskMemory+0x2c>)
 800f304:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f306:	68bb      	ldr	r3, [r7, #8]
 800f308:	4a06      	ldr	r2, [pc, #24]	; (800f324 <vApplicationGetTimerTaskMemory+0x30>)
 800f30a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f312:	601a      	str	r2, [r3, #0]
}
 800f314:	bf00      	nop
 800f316:	3714      	adds	r7, #20
 800f318:	46bd      	mov	sp, r7
 800f31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f31e:	4770      	bx	lr
 800f320:	200013dc 	.word	0x200013dc
 800f324:	20001440 	.word	0x20001440

0800f328 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f328:	b580      	push	{r7, lr}
 800f32a:	b08a      	sub	sp, #40	; 0x28
 800f32c:	af00      	add	r7, sp, #0
 800f32e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f330:	2300      	movs	r3, #0
 800f332:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f334:	f001 ff7c 	bl	8011230 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f338:	4b59      	ldr	r3, [pc, #356]	; (800f4a0 <pvPortMalloc+0x178>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d101      	bne.n	800f344 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f340:	f000 f910 	bl	800f564 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f344:	4b57      	ldr	r3, [pc, #348]	; (800f4a4 <pvPortMalloc+0x17c>)
 800f346:	681a      	ldr	r2, [r3, #0]
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	4013      	ands	r3, r2
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	f040 808c 	bne.w	800f46a <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d01c      	beq.n	800f392 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800f358:	2208      	movs	r2, #8
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	4413      	add	r3, r2
 800f35e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	f003 0307 	and.w	r3, r3, #7
 800f366:	2b00      	cmp	r3, #0
 800f368:	d013      	beq.n	800f392 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f023 0307 	bic.w	r3, r3, #7
 800f370:	3308      	adds	r3, #8
 800f372:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	f003 0307 	and.w	r3, r3, #7
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d009      	beq.n	800f392 <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f382:	f383 8811 	msr	BASEPRI, r3
 800f386:	f3bf 8f6f 	isb	sy
 800f38a:	f3bf 8f4f 	dsb	sy
 800f38e:	617b      	str	r3, [r7, #20]
 800f390:	e7fe      	b.n	800f390 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	2b00      	cmp	r3, #0
 800f396:	d068      	beq.n	800f46a <pvPortMalloc+0x142>
 800f398:	4b43      	ldr	r3, [pc, #268]	; (800f4a8 <pvPortMalloc+0x180>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	687a      	ldr	r2, [r7, #4]
 800f39e:	429a      	cmp	r2, r3
 800f3a0:	d863      	bhi.n	800f46a <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f3a2:	4b42      	ldr	r3, [pc, #264]	; (800f4ac <pvPortMalloc+0x184>)
 800f3a4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f3a6:	4b41      	ldr	r3, [pc, #260]	; (800f4ac <pvPortMalloc+0x184>)
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f3ac:	e004      	b.n	800f3b8 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800f3ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3b0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f3b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ba:	685b      	ldr	r3, [r3, #4]
 800f3bc:	687a      	ldr	r2, [r7, #4]
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d903      	bls.n	800f3ca <pvPortMalloc+0xa2>
 800f3c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d1f1      	bne.n	800f3ae <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f3ca:	4b35      	ldr	r3, [pc, #212]	; (800f4a0 <pvPortMalloc+0x178>)
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3d0:	429a      	cmp	r2, r3
 800f3d2:	d04a      	beq.n	800f46a <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f3d4:	6a3b      	ldr	r3, [r7, #32]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	2208      	movs	r2, #8
 800f3da:	4413      	add	r3, r2
 800f3dc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3e0:	681a      	ldr	r2, [r3, #0]
 800f3e2:	6a3b      	ldr	r3, [r7, #32]
 800f3e4:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f3e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3e8:	685a      	ldr	r2, [r3, #4]
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	1ad2      	subs	r2, r2, r3
 800f3ee:	2308      	movs	r3, #8
 800f3f0:	005b      	lsls	r3, r3, #1
 800f3f2:	429a      	cmp	r2, r3
 800f3f4:	d91e      	bls.n	800f434 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f3f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	4413      	add	r3, r2
 800f3fc:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f3fe:	69bb      	ldr	r3, [r7, #24]
 800f400:	f003 0307 	and.w	r3, r3, #7
 800f404:	2b00      	cmp	r3, #0
 800f406:	d009      	beq.n	800f41c <pvPortMalloc+0xf4>
 800f408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f40c:	f383 8811 	msr	BASEPRI, r3
 800f410:	f3bf 8f6f 	isb	sy
 800f414:	f3bf 8f4f 	dsb	sy
 800f418:	613b      	str	r3, [r7, #16]
 800f41a:	e7fe      	b.n	800f41a <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f41e:	685a      	ldr	r2, [r3, #4]
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	1ad2      	subs	r2, r2, r3
 800f424:	69bb      	ldr	r3, [r7, #24]
 800f426:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f42a:	687a      	ldr	r2, [r7, #4]
 800f42c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f42e:	69b8      	ldr	r0, [r7, #24]
 800f430:	f000 f8fc 	bl	800f62c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f434:	4b1c      	ldr	r3, [pc, #112]	; (800f4a8 <pvPortMalloc+0x180>)
 800f436:	681a      	ldr	r2, [r3, #0]
 800f438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f43a:	685b      	ldr	r3, [r3, #4]
 800f43c:	1ad3      	subs	r3, r2, r3
 800f43e:	4a1a      	ldr	r2, [pc, #104]	; (800f4a8 <pvPortMalloc+0x180>)
 800f440:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f442:	4b19      	ldr	r3, [pc, #100]	; (800f4a8 <pvPortMalloc+0x180>)
 800f444:	681a      	ldr	r2, [r3, #0]
 800f446:	4b1a      	ldr	r3, [pc, #104]	; (800f4b0 <pvPortMalloc+0x188>)
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	429a      	cmp	r2, r3
 800f44c:	d203      	bcs.n	800f456 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f44e:	4b16      	ldr	r3, [pc, #88]	; (800f4a8 <pvPortMalloc+0x180>)
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	4a17      	ldr	r2, [pc, #92]	; (800f4b0 <pvPortMalloc+0x188>)
 800f454:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f458:	685a      	ldr	r2, [r3, #4]
 800f45a:	4b12      	ldr	r3, [pc, #72]	; (800f4a4 <pvPortMalloc+0x17c>)
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	431a      	orrs	r2, r3
 800f460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f462:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f466:	2200      	movs	r2, #0
 800f468:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f46a:	f001 ff27 	bl	80112bc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800f46e:	69fb      	ldr	r3, [r7, #28]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d101      	bne.n	800f478 <pvPortMalloc+0x150>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800f474:	f7f1 ff04 	bl	8001280 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f478:	69fb      	ldr	r3, [r7, #28]
 800f47a:	f003 0307 	and.w	r3, r3, #7
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d009      	beq.n	800f496 <pvPortMalloc+0x16e>
 800f482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f486:	f383 8811 	msr	BASEPRI, r3
 800f48a:	f3bf 8f6f 	isb	sy
 800f48e:	f3bf 8f4f 	dsb	sy
 800f492:	60fb      	str	r3, [r7, #12]
 800f494:	e7fe      	b.n	800f494 <pvPortMalloc+0x16c>
	return pvReturn;
 800f496:	69fb      	ldr	r3, [r7, #28]
}
 800f498:	4618      	mov	r0, r3
 800f49a:	3728      	adds	r7, #40	; 0x28
 800f49c:	46bd      	mov	sp, r7
 800f49e:	bd80      	pop	{r7, pc}
 800f4a0:	20026e38 	.word	0x20026e38
 800f4a4:	20026e44 	.word	0x20026e44
 800f4a8:	20026e3c 	.word	0x20026e3c
 800f4ac:	20026e30 	.word	0x20026e30
 800f4b0:	20026e40 	.word	0x20026e40

0800f4b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b086      	sub	sp, #24
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d046      	beq.n	800f554 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f4c6:	2308      	movs	r3, #8
 800f4c8:	425b      	negs	r3, r3
 800f4ca:	697a      	ldr	r2, [r7, #20]
 800f4cc:	4413      	add	r3, r2
 800f4ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f4d0:	697b      	ldr	r3, [r7, #20]
 800f4d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f4d4:	693b      	ldr	r3, [r7, #16]
 800f4d6:	685a      	ldr	r2, [r3, #4]
 800f4d8:	4b20      	ldr	r3, [pc, #128]	; (800f55c <vPortFree+0xa8>)
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	4013      	ands	r3, r2
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d109      	bne.n	800f4f6 <vPortFree+0x42>
 800f4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4e6:	f383 8811 	msr	BASEPRI, r3
 800f4ea:	f3bf 8f6f 	isb	sy
 800f4ee:	f3bf 8f4f 	dsb	sy
 800f4f2:	60fb      	str	r3, [r7, #12]
 800f4f4:	e7fe      	b.n	800f4f4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f4f6:	693b      	ldr	r3, [r7, #16]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d009      	beq.n	800f512 <vPortFree+0x5e>
 800f4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f502:	f383 8811 	msr	BASEPRI, r3
 800f506:	f3bf 8f6f 	isb	sy
 800f50a:	f3bf 8f4f 	dsb	sy
 800f50e:	60bb      	str	r3, [r7, #8]
 800f510:	e7fe      	b.n	800f510 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f512:	693b      	ldr	r3, [r7, #16]
 800f514:	685a      	ldr	r2, [r3, #4]
 800f516:	4b11      	ldr	r3, [pc, #68]	; (800f55c <vPortFree+0xa8>)
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	4013      	ands	r3, r2
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d019      	beq.n	800f554 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f520:	693b      	ldr	r3, [r7, #16]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	2b00      	cmp	r3, #0
 800f526:	d115      	bne.n	800f554 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f528:	693b      	ldr	r3, [r7, #16]
 800f52a:	685a      	ldr	r2, [r3, #4]
 800f52c:	4b0b      	ldr	r3, [pc, #44]	; (800f55c <vPortFree+0xa8>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	43db      	mvns	r3, r3
 800f532:	401a      	ands	r2, r3
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f538:	f001 fe7a 	bl	8011230 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f53c:	693b      	ldr	r3, [r7, #16]
 800f53e:	685a      	ldr	r2, [r3, #4]
 800f540:	4b07      	ldr	r3, [pc, #28]	; (800f560 <vPortFree+0xac>)
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	4413      	add	r3, r2
 800f546:	4a06      	ldr	r2, [pc, #24]	; (800f560 <vPortFree+0xac>)
 800f548:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f54a:	6938      	ldr	r0, [r7, #16]
 800f54c:	f000 f86e 	bl	800f62c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800f550:	f001 feb4 	bl	80112bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f554:	bf00      	nop
 800f556:	3718      	adds	r7, #24
 800f558:	46bd      	mov	sp, r7
 800f55a:	bd80      	pop	{r7, pc}
 800f55c:	20026e44 	.word	0x20026e44
 800f560:	20026e3c 	.word	0x20026e3c

0800f564 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f564:	b480      	push	{r7}
 800f566:	b085      	sub	sp, #20
 800f568:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f56a:	4b29      	ldr	r3, [pc, #164]	; (800f610 <prvHeapInit+0xac>)
 800f56c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f56e:	4b29      	ldr	r3, [pc, #164]	; (800f614 <prvHeapInit+0xb0>)
 800f570:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	f003 0307 	and.w	r3, r3, #7
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d00c      	beq.n	800f596 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	3307      	adds	r3, #7
 800f580:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	f023 0307 	bic.w	r3, r3, #7
 800f588:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f58a:	68ba      	ldr	r2, [r7, #8]
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	1ad3      	subs	r3, r2, r3
 800f590:	4a20      	ldr	r2, [pc, #128]	; (800f614 <prvHeapInit+0xb0>)
 800f592:	4413      	add	r3, r2
 800f594:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f59a:	4a1f      	ldr	r2, [pc, #124]	; (800f618 <prvHeapInit+0xb4>)
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f5a0:	4b1d      	ldr	r3, [pc, #116]	; (800f618 <prvHeapInit+0xb4>)
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	68ba      	ldr	r2, [r7, #8]
 800f5aa:	4413      	add	r3, r2
 800f5ac:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f5ae:	2208      	movs	r2, #8
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	1a9b      	subs	r3, r3, r2
 800f5b4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	f023 0307 	bic.w	r3, r3, #7
 800f5bc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	4a16      	ldr	r2, [pc, #88]	; (800f61c <prvHeapInit+0xb8>)
 800f5c2:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f5c4:	4b15      	ldr	r3, [pc, #84]	; (800f61c <prvHeapInit+0xb8>)
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f5cc:	4b13      	ldr	r3, [pc, #76]	; (800f61c <prvHeapInit+0xb8>)
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f5d8:	683b      	ldr	r3, [r7, #0]
 800f5da:	68fa      	ldr	r2, [r7, #12]
 800f5dc:	1ad2      	subs	r2, r2, r3
 800f5de:	683b      	ldr	r3, [r7, #0]
 800f5e0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f5e2:	4b0e      	ldr	r3, [pc, #56]	; (800f61c <prvHeapInit+0xb8>)
 800f5e4:	681a      	ldr	r2, [r3, #0]
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	685b      	ldr	r3, [r3, #4]
 800f5ee:	4a0c      	ldr	r2, [pc, #48]	; (800f620 <prvHeapInit+0xbc>)
 800f5f0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f5f2:	683b      	ldr	r3, [r7, #0]
 800f5f4:	685b      	ldr	r3, [r3, #4]
 800f5f6:	4a0b      	ldr	r2, [pc, #44]	; (800f624 <prvHeapInit+0xc0>)
 800f5f8:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f5fa:	4b0b      	ldr	r3, [pc, #44]	; (800f628 <prvHeapInit+0xc4>)
 800f5fc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f600:	601a      	str	r2, [r3, #0]
}
 800f602:	bf00      	nop
 800f604:	3714      	adds	r7, #20
 800f606:	46bd      	mov	sp, r7
 800f608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60c:	4770      	bx	lr
 800f60e:	bf00      	nop
 800f610:	000249f0 	.word	0x000249f0
 800f614:	20002440 	.word	0x20002440
 800f618:	20026e30 	.word	0x20026e30
 800f61c:	20026e38 	.word	0x20026e38
 800f620:	20026e40 	.word	0x20026e40
 800f624:	20026e3c 	.word	0x20026e3c
 800f628:	20026e44 	.word	0x20026e44

0800f62c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f62c:	b480      	push	{r7}
 800f62e:	b085      	sub	sp, #20
 800f630:	af00      	add	r7, sp, #0
 800f632:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f634:	4b28      	ldr	r3, [pc, #160]	; (800f6d8 <prvInsertBlockIntoFreeList+0xac>)
 800f636:	60fb      	str	r3, [r7, #12]
 800f638:	e002      	b.n	800f640 <prvInsertBlockIntoFreeList+0x14>
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	60fb      	str	r3, [r7, #12]
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	687a      	ldr	r2, [r7, #4]
 800f646:	429a      	cmp	r2, r3
 800f648:	d8f7      	bhi.n	800f63a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	685b      	ldr	r3, [r3, #4]
 800f652:	68ba      	ldr	r2, [r7, #8]
 800f654:	4413      	add	r3, r2
 800f656:	687a      	ldr	r2, [r7, #4]
 800f658:	429a      	cmp	r2, r3
 800f65a:	d108      	bne.n	800f66e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	685a      	ldr	r2, [r3, #4]
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	685b      	ldr	r3, [r3, #4]
 800f664:	441a      	add	r2, r3
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	685b      	ldr	r3, [r3, #4]
 800f676:	68ba      	ldr	r2, [r7, #8]
 800f678:	441a      	add	r2, r3
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	429a      	cmp	r2, r3
 800f680:	d118      	bne.n	800f6b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	681a      	ldr	r2, [r3, #0]
 800f686:	4b15      	ldr	r3, [pc, #84]	; (800f6dc <prvInsertBlockIntoFreeList+0xb0>)
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	429a      	cmp	r2, r3
 800f68c:	d00d      	beq.n	800f6aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	685a      	ldr	r2, [r3, #4]
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	685b      	ldr	r3, [r3, #4]
 800f698:	441a      	add	r2, r3
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	681a      	ldr	r2, [r3, #0]
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	601a      	str	r2, [r3, #0]
 800f6a8:	e008      	b.n	800f6bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f6aa:	4b0c      	ldr	r3, [pc, #48]	; (800f6dc <prvInsertBlockIntoFreeList+0xb0>)
 800f6ac:	681a      	ldr	r2, [r3, #0]
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	601a      	str	r2, [r3, #0]
 800f6b2:	e003      	b.n	800f6bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	681a      	ldr	r2, [r3, #0]
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f6bc:	68fa      	ldr	r2, [r7, #12]
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	429a      	cmp	r2, r3
 800f6c2:	d002      	beq.n	800f6ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	687a      	ldr	r2, [r7, #4]
 800f6c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f6ca:	bf00      	nop
 800f6cc:	3714      	adds	r7, #20
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d4:	4770      	bx	lr
 800f6d6:	bf00      	nop
 800f6d8:	20026e30 	.word	0x20026e30
 800f6dc:	20026e38 	.word	0x20026e38

0800f6e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f6e0:	b480      	push	{r7}
 800f6e2:	b083      	sub	sp, #12
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	f103 0208 	add.w	r2, r3, #8
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f04f 32ff 	mov.w	r2, #4294967295
 800f6f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	f103 0208 	add.w	r2, r3, #8
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	f103 0208 	add.w	r2, r3, #8
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	2200      	movs	r2, #0
 800f712:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f714:	bf00      	nop
 800f716:	370c      	adds	r7, #12
 800f718:	46bd      	mov	sp, r7
 800f71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f71e:	4770      	bx	lr

0800f720 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f720:	b480      	push	{r7}
 800f722:	b083      	sub	sp, #12
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2200      	movs	r2, #0
 800f72c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f72e:	bf00      	nop
 800f730:	370c      	adds	r7, #12
 800f732:	46bd      	mov	sp, r7
 800f734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f738:	4770      	bx	lr

0800f73a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f73a:	b480      	push	{r7}
 800f73c:	b085      	sub	sp, #20
 800f73e:	af00      	add	r7, sp, #0
 800f740:	6078      	str	r0, [r7, #4]
 800f742:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	685b      	ldr	r3, [r3, #4]
 800f748:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f74a:	683b      	ldr	r3, [r7, #0]
 800f74c:	68fa      	ldr	r2, [r7, #12]
 800f74e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	689a      	ldr	r2, [r3, #8]
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	689b      	ldr	r3, [r3, #8]
 800f75c:	683a      	ldr	r2, [r7, #0]
 800f75e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	683a      	ldr	r2, [r7, #0]
 800f764:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f766:	683b      	ldr	r3, [r7, #0]
 800f768:	687a      	ldr	r2, [r7, #4]
 800f76a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	1c5a      	adds	r2, r3, #1
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	601a      	str	r2, [r3, #0]
}
 800f776:	bf00      	nop
 800f778:	3714      	adds	r7, #20
 800f77a:	46bd      	mov	sp, r7
 800f77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f780:	4770      	bx	lr

0800f782 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f782:	b480      	push	{r7}
 800f784:	b085      	sub	sp, #20
 800f786:	af00      	add	r7, sp, #0
 800f788:	6078      	str	r0, [r7, #4]
 800f78a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f792:	68bb      	ldr	r3, [r7, #8]
 800f794:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f798:	d103      	bne.n	800f7a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	691b      	ldr	r3, [r3, #16]
 800f79e:	60fb      	str	r3, [r7, #12]
 800f7a0:	e00c      	b.n	800f7bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	3308      	adds	r3, #8
 800f7a6:	60fb      	str	r3, [r7, #12]
 800f7a8:	e002      	b.n	800f7b0 <vListInsert+0x2e>
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	685b      	ldr	r3, [r3, #4]
 800f7ae:	60fb      	str	r3, [r7, #12]
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	685b      	ldr	r3, [r3, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	68ba      	ldr	r2, [r7, #8]
 800f7b8:	429a      	cmp	r2, r3
 800f7ba:	d2f6      	bcs.n	800f7aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	685a      	ldr	r2, [r3, #4]
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	685b      	ldr	r3, [r3, #4]
 800f7c8:	683a      	ldr	r2, [r7, #0]
 800f7ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f7cc:	683b      	ldr	r3, [r7, #0]
 800f7ce:	68fa      	ldr	r2, [r7, #12]
 800f7d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	683a      	ldr	r2, [r7, #0]
 800f7d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	687a      	ldr	r2, [r7, #4]
 800f7dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	1c5a      	adds	r2, r3, #1
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	601a      	str	r2, [r3, #0]
}
 800f7e8:	bf00      	nop
 800f7ea:	3714      	adds	r7, #20
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f2:	4770      	bx	lr

0800f7f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f7f4:	b480      	push	{r7}
 800f7f6:	b085      	sub	sp, #20
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	691b      	ldr	r3, [r3, #16]
 800f800:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	685b      	ldr	r3, [r3, #4]
 800f806:	687a      	ldr	r2, [r7, #4]
 800f808:	6892      	ldr	r2, [r2, #8]
 800f80a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	689b      	ldr	r3, [r3, #8]
 800f810:	687a      	ldr	r2, [r7, #4]
 800f812:	6852      	ldr	r2, [r2, #4]
 800f814:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	685b      	ldr	r3, [r3, #4]
 800f81a:	687a      	ldr	r2, [r7, #4]
 800f81c:	429a      	cmp	r2, r3
 800f81e:	d103      	bne.n	800f828 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	689a      	ldr	r2, [r3, #8]
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	2200      	movs	r2, #0
 800f82c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	1e5a      	subs	r2, r3, #1
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	681b      	ldr	r3, [r3, #0]
}
 800f83c:	4618      	mov	r0, r3
 800f83e:	3714      	adds	r7, #20
 800f840:	46bd      	mov	sp, r7
 800f842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f846:	4770      	bx	lr

0800f848 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f848:	b480      	push	{r7}
 800f84a:	b085      	sub	sp, #20
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	60f8      	str	r0, [r7, #12]
 800f850:	60b9      	str	r1, [r7, #8]
 800f852:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	3b04      	subs	r3, #4
 800f858:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f860:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	3b04      	subs	r3, #4
 800f866:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f868:	68bb      	ldr	r3, [r7, #8]
 800f86a:	f023 0201 	bic.w	r2, r3, #1
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	3b04      	subs	r3, #4
 800f876:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f878:	4a0c      	ldr	r2, [pc, #48]	; (800f8ac <pxPortInitialiseStack+0x64>)
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	3b14      	subs	r3, #20
 800f882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f884:	687a      	ldr	r2, [r7, #4]
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	3b04      	subs	r3, #4
 800f88e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	f06f 0202 	mvn.w	r2, #2
 800f896:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	3b20      	subs	r3, #32
 800f89c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f89e:	68fb      	ldr	r3, [r7, #12]
}
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	3714      	adds	r7, #20
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8aa:	4770      	bx	lr
 800f8ac:	0800f8b1 	.word	0x0800f8b1

0800f8b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f8b0:	b480      	push	{r7}
 800f8b2:	b085      	sub	sp, #20
 800f8b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f8ba:	4b11      	ldr	r3, [pc, #68]	; (800f900 <prvTaskExitError+0x50>)
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8c2:	d009      	beq.n	800f8d8 <prvTaskExitError+0x28>
 800f8c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8c8:	f383 8811 	msr	BASEPRI, r3
 800f8cc:	f3bf 8f6f 	isb	sy
 800f8d0:	f3bf 8f4f 	dsb	sy
 800f8d4:	60fb      	str	r3, [r7, #12]
 800f8d6:	e7fe      	b.n	800f8d6 <prvTaskExitError+0x26>
 800f8d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8dc:	f383 8811 	msr	BASEPRI, r3
 800f8e0:	f3bf 8f6f 	isb	sy
 800f8e4:	f3bf 8f4f 	dsb	sy
 800f8e8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f8ea:	bf00      	nop
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d0fc      	beq.n	800f8ec <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f8f2:	bf00      	nop
 800f8f4:	3714      	adds	r7, #20
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fc:	4770      	bx	lr
 800f8fe:	bf00      	nop
 800f900:	20000084 	.word	0x20000084
	...

0800f910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f910:	4b07      	ldr	r3, [pc, #28]	; (800f930 <pxCurrentTCBConst2>)
 800f912:	6819      	ldr	r1, [r3, #0]
 800f914:	6808      	ldr	r0, [r1, #0]
 800f916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f91a:	f380 8809 	msr	PSP, r0
 800f91e:	f3bf 8f6f 	isb	sy
 800f922:	f04f 0000 	mov.w	r0, #0
 800f926:	f380 8811 	msr	BASEPRI, r0
 800f92a:	4770      	bx	lr
 800f92c:	f3af 8000 	nop.w

0800f930 <pxCurrentTCBConst2>:
 800f930:	20026e50 	.word	0x20026e50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f934:	bf00      	nop
 800f936:	bf00      	nop

0800f938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f938:	4808      	ldr	r0, [pc, #32]	; (800f95c <prvPortStartFirstTask+0x24>)
 800f93a:	6800      	ldr	r0, [r0, #0]
 800f93c:	6800      	ldr	r0, [r0, #0]
 800f93e:	f380 8808 	msr	MSP, r0
 800f942:	f04f 0000 	mov.w	r0, #0
 800f946:	f380 8814 	msr	CONTROL, r0
 800f94a:	b662      	cpsie	i
 800f94c:	b661      	cpsie	f
 800f94e:	f3bf 8f4f 	dsb	sy
 800f952:	f3bf 8f6f 	isb	sy
 800f956:	df00      	svc	0
 800f958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f95a:	bf00      	nop
 800f95c:	e000ed08 	.word	0xe000ed08

0800f960 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f960:	b580      	push	{r7, lr}
 800f962:	b086      	sub	sp, #24
 800f964:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f966:	4b44      	ldr	r3, [pc, #272]	; (800fa78 <xPortStartScheduler+0x118>)
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	4a44      	ldr	r2, [pc, #272]	; (800fa7c <xPortStartScheduler+0x11c>)
 800f96c:	4293      	cmp	r3, r2
 800f96e:	d109      	bne.n	800f984 <xPortStartScheduler+0x24>
 800f970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f974:	f383 8811 	msr	BASEPRI, r3
 800f978:	f3bf 8f6f 	isb	sy
 800f97c:	f3bf 8f4f 	dsb	sy
 800f980:	613b      	str	r3, [r7, #16]
 800f982:	e7fe      	b.n	800f982 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f984:	4b3c      	ldr	r3, [pc, #240]	; (800fa78 <xPortStartScheduler+0x118>)
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	4a3d      	ldr	r2, [pc, #244]	; (800fa80 <xPortStartScheduler+0x120>)
 800f98a:	4293      	cmp	r3, r2
 800f98c:	d109      	bne.n	800f9a2 <xPortStartScheduler+0x42>
 800f98e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f992:	f383 8811 	msr	BASEPRI, r3
 800f996:	f3bf 8f6f 	isb	sy
 800f99a:	f3bf 8f4f 	dsb	sy
 800f99e:	60fb      	str	r3, [r7, #12]
 800f9a0:	e7fe      	b.n	800f9a0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f9a2:	4b38      	ldr	r3, [pc, #224]	; (800fa84 <xPortStartScheduler+0x124>)
 800f9a4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f9a6:	697b      	ldr	r3, [r7, #20]
 800f9a8:	781b      	ldrb	r3, [r3, #0]
 800f9aa:	b2db      	uxtb	r3, r3
 800f9ac:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f9ae:	697b      	ldr	r3, [r7, #20]
 800f9b0:	22ff      	movs	r2, #255	; 0xff
 800f9b2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f9b4:	697b      	ldr	r3, [r7, #20]
 800f9b6:	781b      	ldrb	r3, [r3, #0]
 800f9b8:	b2db      	uxtb	r3, r3
 800f9ba:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f9bc:	78fb      	ldrb	r3, [r7, #3]
 800f9be:	b2db      	uxtb	r3, r3
 800f9c0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f9c4:	b2da      	uxtb	r2, r3
 800f9c6:	4b30      	ldr	r3, [pc, #192]	; (800fa88 <xPortStartScheduler+0x128>)
 800f9c8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f9ca:	4b30      	ldr	r3, [pc, #192]	; (800fa8c <xPortStartScheduler+0x12c>)
 800f9cc:	2207      	movs	r2, #7
 800f9ce:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f9d0:	e009      	b.n	800f9e6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800f9d2:	4b2e      	ldr	r3, [pc, #184]	; (800fa8c <xPortStartScheduler+0x12c>)
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	3b01      	subs	r3, #1
 800f9d8:	4a2c      	ldr	r2, [pc, #176]	; (800fa8c <xPortStartScheduler+0x12c>)
 800f9da:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f9dc:	78fb      	ldrb	r3, [r7, #3]
 800f9de:	b2db      	uxtb	r3, r3
 800f9e0:	005b      	lsls	r3, r3, #1
 800f9e2:	b2db      	uxtb	r3, r3
 800f9e4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f9e6:	78fb      	ldrb	r3, [r7, #3]
 800f9e8:	b2db      	uxtb	r3, r3
 800f9ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f9ee:	2b80      	cmp	r3, #128	; 0x80
 800f9f0:	d0ef      	beq.n	800f9d2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f9f2:	4b26      	ldr	r3, [pc, #152]	; (800fa8c <xPortStartScheduler+0x12c>)
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	f1c3 0307 	rsb	r3, r3, #7
 800f9fa:	2b04      	cmp	r3, #4
 800f9fc:	d009      	beq.n	800fa12 <xPortStartScheduler+0xb2>
 800f9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa02:	f383 8811 	msr	BASEPRI, r3
 800fa06:	f3bf 8f6f 	isb	sy
 800fa0a:	f3bf 8f4f 	dsb	sy
 800fa0e:	60bb      	str	r3, [r7, #8]
 800fa10:	e7fe      	b.n	800fa10 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fa12:	4b1e      	ldr	r3, [pc, #120]	; (800fa8c <xPortStartScheduler+0x12c>)
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	021b      	lsls	r3, r3, #8
 800fa18:	4a1c      	ldr	r2, [pc, #112]	; (800fa8c <xPortStartScheduler+0x12c>)
 800fa1a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fa1c:	4b1b      	ldr	r3, [pc, #108]	; (800fa8c <xPortStartScheduler+0x12c>)
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800fa24:	4a19      	ldr	r2, [pc, #100]	; (800fa8c <xPortStartScheduler+0x12c>)
 800fa26:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	b2da      	uxtb	r2, r3
 800fa2c:	697b      	ldr	r3, [r7, #20]
 800fa2e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fa30:	4b17      	ldr	r3, [pc, #92]	; (800fa90 <xPortStartScheduler+0x130>)
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	4a16      	ldr	r2, [pc, #88]	; (800fa90 <xPortStartScheduler+0x130>)
 800fa36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800fa3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fa3c:	4b14      	ldr	r3, [pc, #80]	; (800fa90 <xPortStartScheduler+0x130>)
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	4a13      	ldr	r2, [pc, #76]	; (800fa90 <xPortStartScheduler+0x130>)
 800fa42:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800fa46:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fa48:	f7f2 fc44 	bl	80022d4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fa4c:	4b11      	ldr	r3, [pc, #68]	; (800fa94 <xPortStartScheduler+0x134>)
 800fa4e:	2200      	movs	r2, #0
 800fa50:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fa52:	f000 f8d1 	bl	800fbf8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fa56:	4b10      	ldr	r3, [pc, #64]	; (800fa98 <xPortStartScheduler+0x138>)
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	4a0f      	ldr	r2, [pc, #60]	; (800fa98 <xPortStartScheduler+0x138>)
 800fa5c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800fa60:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fa62:	f7ff ff69 	bl	800f938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fa66:	f001 fdc1 	bl	80115ec <vTaskSwitchContext>
	prvTaskExitError();
 800fa6a:	f7ff ff21 	bl	800f8b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fa6e:	2300      	movs	r3, #0
}
 800fa70:	4618      	mov	r0, r3
 800fa72:	3718      	adds	r7, #24
 800fa74:	46bd      	mov	sp, r7
 800fa76:	bd80      	pop	{r7, pc}
 800fa78:	e000ed00 	.word	0xe000ed00
 800fa7c:	410fc271 	.word	0x410fc271
 800fa80:	410fc270 	.word	0x410fc270
 800fa84:	e000e400 	.word	0xe000e400
 800fa88:	20026e48 	.word	0x20026e48
 800fa8c:	20026e4c 	.word	0x20026e4c
 800fa90:	e000ed20 	.word	0xe000ed20
 800fa94:	20000084 	.word	0x20000084
 800fa98:	e000ef34 	.word	0xe000ef34

0800fa9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fa9c:	b480      	push	{r7}
 800fa9e:	b083      	sub	sp, #12
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faa6:	f383 8811 	msr	BASEPRI, r3
 800faaa:	f3bf 8f6f 	isb	sy
 800faae:	f3bf 8f4f 	dsb	sy
 800fab2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fab4:	4b0e      	ldr	r3, [pc, #56]	; (800faf0 <vPortEnterCritical+0x54>)
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	3301      	adds	r3, #1
 800faba:	4a0d      	ldr	r2, [pc, #52]	; (800faf0 <vPortEnterCritical+0x54>)
 800fabc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fabe:	4b0c      	ldr	r3, [pc, #48]	; (800faf0 <vPortEnterCritical+0x54>)
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	2b01      	cmp	r3, #1
 800fac4:	d10e      	bne.n	800fae4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fac6:	4b0b      	ldr	r3, [pc, #44]	; (800faf4 <vPortEnterCritical+0x58>)
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	b2db      	uxtb	r3, r3
 800facc:	2b00      	cmp	r3, #0
 800face:	d009      	beq.n	800fae4 <vPortEnterCritical+0x48>
 800fad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fad4:	f383 8811 	msr	BASEPRI, r3
 800fad8:	f3bf 8f6f 	isb	sy
 800fadc:	f3bf 8f4f 	dsb	sy
 800fae0:	603b      	str	r3, [r7, #0]
 800fae2:	e7fe      	b.n	800fae2 <vPortEnterCritical+0x46>
	}
}
 800fae4:	bf00      	nop
 800fae6:	370c      	adds	r7, #12
 800fae8:	46bd      	mov	sp, r7
 800faea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faee:	4770      	bx	lr
 800faf0:	20000084 	.word	0x20000084
 800faf4:	e000ed04 	.word	0xe000ed04

0800faf8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800faf8:	b480      	push	{r7}
 800fafa:	b083      	sub	sp, #12
 800fafc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fafe:	4b11      	ldr	r3, [pc, #68]	; (800fb44 <vPortExitCritical+0x4c>)
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d109      	bne.n	800fb1a <vPortExitCritical+0x22>
 800fb06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb0a:	f383 8811 	msr	BASEPRI, r3
 800fb0e:	f3bf 8f6f 	isb	sy
 800fb12:	f3bf 8f4f 	dsb	sy
 800fb16:	607b      	str	r3, [r7, #4]
 800fb18:	e7fe      	b.n	800fb18 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800fb1a:	4b0a      	ldr	r3, [pc, #40]	; (800fb44 <vPortExitCritical+0x4c>)
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	3b01      	subs	r3, #1
 800fb20:	4a08      	ldr	r2, [pc, #32]	; (800fb44 <vPortExitCritical+0x4c>)
 800fb22:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fb24:	4b07      	ldr	r3, [pc, #28]	; (800fb44 <vPortExitCritical+0x4c>)
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d104      	bne.n	800fb36 <vPortExitCritical+0x3e>
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fb30:	683b      	ldr	r3, [r7, #0]
 800fb32:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800fb36:	bf00      	nop
 800fb38:	370c      	adds	r7, #12
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb40:	4770      	bx	lr
 800fb42:	bf00      	nop
 800fb44:	20000084 	.word	0x20000084
	...

0800fb50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fb50:	f3ef 8009 	mrs	r0, PSP
 800fb54:	f3bf 8f6f 	isb	sy
 800fb58:	4b15      	ldr	r3, [pc, #84]	; (800fbb0 <pxCurrentTCBConst>)
 800fb5a:	681a      	ldr	r2, [r3, #0]
 800fb5c:	f01e 0f10 	tst.w	lr, #16
 800fb60:	bf08      	it	eq
 800fb62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fb66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb6a:	6010      	str	r0, [r2, #0]
 800fb6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fb70:	f04f 0050 	mov.w	r0, #80	; 0x50
 800fb74:	f380 8811 	msr	BASEPRI, r0
 800fb78:	f3bf 8f4f 	dsb	sy
 800fb7c:	f3bf 8f6f 	isb	sy
 800fb80:	f001 fd34 	bl	80115ec <vTaskSwitchContext>
 800fb84:	f04f 0000 	mov.w	r0, #0
 800fb88:	f380 8811 	msr	BASEPRI, r0
 800fb8c:	bc09      	pop	{r0, r3}
 800fb8e:	6819      	ldr	r1, [r3, #0]
 800fb90:	6808      	ldr	r0, [r1, #0]
 800fb92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb96:	f01e 0f10 	tst.w	lr, #16
 800fb9a:	bf08      	it	eq
 800fb9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fba0:	f380 8809 	msr	PSP, r0
 800fba4:	f3bf 8f6f 	isb	sy
 800fba8:	4770      	bx	lr
 800fbaa:	bf00      	nop
 800fbac:	f3af 8000 	nop.w

0800fbb0 <pxCurrentTCBConst>:
 800fbb0:	20026e50 	.word	0x20026e50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fbb4:	bf00      	nop
 800fbb6:	bf00      	nop

0800fbb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b082      	sub	sp, #8
 800fbbc:	af00      	add	r7, sp, #0
	__asm volatile
 800fbbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbc2:	f383 8811 	msr	BASEPRI, r3
 800fbc6:	f3bf 8f6f 	isb	sy
 800fbca:	f3bf 8f4f 	dsb	sy
 800fbce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fbd0:	f001 fc46 	bl	8011460 <xTaskIncrementTick>
 800fbd4:	4603      	mov	r3, r0
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d003      	beq.n	800fbe2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fbda:	4b06      	ldr	r3, [pc, #24]	; (800fbf4 <SysTick_Handler+0x3c>)
 800fbdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fbe0:	601a      	str	r2, [r3, #0]
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fbe6:	683b      	ldr	r3, [r7, #0]
 800fbe8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800fbec:	bf00      	nop
 800fbee:	3708      	adds	r7, #8
 800fbf0:	46bd      	mov	sp, r7
 800fbf2:	bd80      	pop	{r7, pc}
 800fbf4:	e000ed04 	.word	0xe000ed04

0800fbf8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fbf8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fc08 <vPortEnableVFP+0x10>
 800fbfc:	6801      	ldr	r1, [r0, #0]
 800fbfe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fc02:	6001      	str	r1, [r0, #0]
 800fc04:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fc06:	bf00      	nop
 800fc08:	e000ed88 	.word	0xe000ed88

0800fc0c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fc0c:	b480      	push	{r7}
 800fc0e:	b085      	sub	sp, #20
 800fc10:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fc12:	f3ef 8305 	mrs	r3, IPSR
 800fc16:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	2b0f      	cmp	r3, #15
 800fc1c:	d913      	bls.n	800fc46 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fc1e:	4a16      	ldr	r2, [pc, #88]	; (800fc78 <vPortValidateInterruptPriority+0x6c>)
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	4413      	add	r3, r2
 800fc24:	781b      	ldrb	r3, [r3, #0]
 800fc26:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fc28:	4b14      	ldr	r3, [pc, #80]	; (800fc7c <vPortValidateInterruptPriority+0x70>)
 800fc2a:	781b      	ldrb	r3, [r3, #0]
 800fc2c:	7afa      	ldrb	r2, [r7, #11]
 800fc2e:	429a      	cmp	r2, r3
 800fc30:	d209      	bcs.n	800fc46 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800fc32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc36:	f383 8811 	msr	BASEPRI, r3
 800fc3a:	f3bf 8f6f 	isb	sy
 800fc3e:	f3bf 8f4f 	dsb	sy
 800fc42:	607b      	str	r3, [r7, #4]
 800fc44:	e7fe      	b.n	800fc44 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fc46:	4b0e      	ldr	r3, [pc, #56]	; (800fc80 <vPortValidateInterruptPriority+0x74>)
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800fc4e:	4b0d      	ldr	r3, [pc, #52]	; (800fc84 <vPortValidateInterruptPriority+0x78>)
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	429a      	cmp	r2, r3
 800fc54:	d909      	bls.n	800fc6a <vPortValidateInterruptPriority+0x5e>
 800fc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc5a:	f383 8811 	msr	BASEPRI, r3
 800fc5e:	f3bf 8f6f 	isb	sy
 800fc62:	f3bf 8f4f 	dsb	sy
 800fc66:	603b      	str	r3, [r7, #0]
 800fc68:	e7fe      	b.n	800fc68 <vPortValidateInterruptPriority+0x5c>
	}
 800fc6a:	bf00      	nop
 800fc6c:	3714      	adds	r7, #20
 800fc6e:	46bd      	mov	sp, r7
 800fc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc74:	4770      	bx	lr
 800fc76:	bf00      	nop
 800fc78:	e000e3f0 	.word	0xe000e3f0
 800fc7c:	20026e48 	.word	0x20026e48
 800fc80:	e000ed0c 	.word	0xe000ed0c
 800fc84:	20026e4c 	.word	0x20026e4c

0800fc88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b084      	sub	sp, #16
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
 800fc90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d109      	bne.n	800fcb0 <xQueueGenericReset+0x28>
 800fc9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fca0:	f383 8811 	msr	BASEPRI, r3
 800fca4:	f3bf 8f6f 	isb	sy
 800fca8:	f3bf 8f4f 	dsb	sy
 800fcac:	60bb      	str	r3, [r7, #8]
 800fcae:	e7fe      	b.n	800fcae <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800fcb0:	f7ff fef4 	bl	800fa9c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	681a      	ldr	r2, [r3, #0]
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fcbc:	68f9      	ldr	r1, [r7, #12]
 800fcbe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fcc0:	fb01 f303 	mul.w	r3, r1, r3
 800fcc4:	441a      	add	r2, r3
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	2200      	movs	r2, #0
 800fcce:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	681a      	ldr	r2, [r3, #0]
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	681a      	ldr	r2, [r3, #0]
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fce0:	3b01      	subs	r3, #1
 800fce2:	68f9      	ldr	r1, [r7, #12]
 800fce4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fce6:	fb01 f303 	mul.w	r3, r1, r3
 800fcea:	441a      	add	r2, r3
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	22ff      	movs	r2, #255	; 0xff
 800fcf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	22ff      	movs	r2, #255	; 0xff
 800fcfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800fd00:	683b      	ldr	r3, [r7, #0]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d114      	bne.n	800fd30 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	691b      	ldr	r3, [r3, #16]
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d01a      	beq.n	800fd44 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	3310      	adds	r3, #16
 800fd12:	4618      	mov	r0, r3
 800fd14:	f001 fd40 	bl	8011798 <xTaskRemoveFromEventList>
 800fd18:	4603      	mov	r3, r0
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d012      	beq.n	800fd44 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fd1e:	4b0d      	ldr	r3, [pc, #52]	; (800fd54 <xQueueGenericReset+0xcc>)
 800fd20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd24:	601a      	str	r2, [r3, #0]
 800fd26:	f3bf 8f4f 	dsb	sy
 800fd2a:	f3bf 8f6f 	isb	sy
 800fd2e:	e009      	b.n	800fd44 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	3310      	adds	r3, #16
 800fd34:	4618      	mov	r0, r3
 800fd36:	f7ff fcd3 	bl	800f6e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	3324      	adds	r3, #36	; 0x24
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f7ff fcce 	bl	800f6e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fd44:	f7ff fed8 	bl	800faf8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fd48:	2301      	movs	r3, #1
}
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	3710      	adds	r7, #16
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	bd80      	pop	{r7, pc}
 800fd52:	bf00      	nop
 800fd54:	e000ed04 	.word	0xe000ed04

0800fd58 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b08e      	sub	sp, #56	; 0x38
 800fd5c:	af02      	add	r7, sp, #8
 800fd5e:	60f8      	str	r0, [r7, #12]
 800fd60:	60b9      	str	r1, [r7, #8]
 800fd62:	607a      	str	r2, [r7, #4]
 800fd64:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d109      	bne.n	800fd80 <xQueueGenericCreateStatic+0x28>
 800fd6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd70:	f383 8811 	msr	BASEPRI, r3
 800fd74:	f3bf 8f6f 	isb	sy
 800fd78:	f3bf 8f4f 	dsb	sy
 800fd7c:	62bb      	str	r3, [r7, #40]	; 0x28
 800fd7e:	e7fe      	b.n	800fd7e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d109      	bne.n	800fd9a <xQueueGenericCreateStatic+0x42>
 800fd86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd8a:	f383 8811 	msr	BASEPRI, r3
 800fd8e:	f3bf 8f6f 	isb	sy
 800fd92:	f3bf 8f4f 	dsb	sy
 800fd96:	627b      	str	r3, [r7, #36]	; 0x24
 800fd98:	e7fe      	b.n	800fd98 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d002      	beq.n	800fda6 <xQueueGenericCreateStatic+0x4e>
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d001      	beq.n	800fdaa <xQueueGenericCreateStatic+0x52>
 800fda6:	2301      	movs	r3, #1
 800fda8:	e000      	b.n	800fdac <xQueueGenericCreateStatic+0x54>
 800fdaa:	2300      	movs	r3, #0
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d109      	bne.n	800fdc4 <xQueueGenericCreateStatic+0x6c>
 800fdb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdb4:	f383 8811 	msr	BASEPRI, r3
 800fdb8:	f3bf 8f6f 	isb	sy
 800fdbc:	f3bf 8f4f 	dsb	sy
 800fdc0:	623b      	str	r3, [r7, #32]
 800fdc2:	e7fe      	b.n	800fdc2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d102      	bne.n	800fdd0 <xQueueGenericCreateStatic+0x78>
 800fdca:	68bb      	ldr	r3, [r7, #8]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d101      	bne.n	800fdd4 <xQueueGenericCreateStatic+0x7c>
 800fdd0:	2301      	movs	r3, #1
 800fdd2:	e000      	b.n	800fdd6 <xQueueGenericCreateStatic+0x7e>
 800fdd4:	2300      	movs	r3, #0
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d109      	bne.n	800fdee <xQueueGenericCreateStatic+0x96>
 800fdda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdde:	f383 8811 	msr	BASEPRI, r3
 800fde2:	f3bf 8f6f 	isb	sy
 800fde6:	f3bf 8f4f 	dsb	sy
 800fdea:	61fb      	str	r3, [r7, #28]
 800fdec:	e7fe      	b.n	800fdec <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fdee:	2350      	movs	r3, #80	; 0x50
 800fdf0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fdf2:	697b      	ldr	r3, [r7, #20]
 800fdf4:	2b50      	cmp	r3, #80	; 0x50
 800fdf6:	d009      	beq.n	800fe0c <xQueueGenericCreateStatic+0xb4>
 800fdf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdfc:	f383 8811 	msr	BASEPRI, r3
 800fe00:	f3bf 8f6f 	isb	sy
 800fe04:	f3bf 8f4f 	dsb	sy
 800fe08:	61bb      	str	r3, [r7, #24]
 800fe0a:	e7fe      	b.n	800fe0a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fe0c:	683b      	ldr	r3, [r7, #0]
 800fe0e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800fe10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d00d      	beq.n	800fe32 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fe16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe18:	2201      	movs	r2, #1
 800fe1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fe1e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800fe22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe24:	9300      	str	r3, [sp, #0]
 800fe26:	4613      	mov	r3, r2
 800fe28:	687a      	ldr	r2, [r7, #4]
 800fe2a:	68b9      	ldr	r1, [r7, #8]
 800fe2c:	68f8      	ldr	r0, [r7, #12]
 800fe2e:	f000 f842 	bl	800feb6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800fe32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800fe34:	4618      	mov	r0, r3
 800fe36:	3730      	adds	r7, #48	; 0x30
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	bd80      	pop	{r7, pc}

0800fe3c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b08a      	sub	sp, #40	; 0x28
 800fe40:	af02      	add	r7, sp, #8
 800fe42:	60f8      	str	r0, [r7, #12]
 800fe44:	60b9      	str	r1, [r7, #8]
 800fe46:	4613      	mov	r3, r2
 800fe48:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d109      	bne.n	800fe64 <xQueueGenericCreate+0x28>
 800fe50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe54:	f383 8811 	msr	BASEPRI, r3
 800fe58:	f3bf 8f6f 	isb	sy
 800fe5c:	f3bf 8f4f 	dsb	sy
 800fe60:	613b      	str	r3, [r7, #16]
 800fe62:	e7fe      	b.n	800fe62 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d102      	bne.n	800fe70 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	61fb      	str	r3, [r7, #28]
 800fe6e:	e004      	b.n	800fe7a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	68ba      	ldr	r2, [r7, #8]
 800fe74:	fb02 f303 	mul.w	r3, r2, r3
 800fe78:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800fe7a:	69fb      	ldr	r3, [r7, #28]
 800fe7c:	3350      	adds	r3, #80	; 0x50
 800fe7e:	4618      	mov	r0, r3
 800fe80:	f7ff fa52 	bl	800f328 <pvPortMalloc>
 800fe84:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fe86:	69bb      	ldr	r3, [r7, #24]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d00f      	beq.n	800feac <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800fe8c:	69bb      	ldr	r3, [r7, #24]
 800fe8e:	3350      	adds	r3, #80	; 0x50
 800fe90:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fe92:	69bb      	ldr	r3, [r7, #24]
 800fe94:	2200      	movs	r2, #0
 800fe96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fe9a:	79fa      	ldrb	r2, [r7, #7]
 800fe9c:	69bb      	ldr	r3, [r7, #24]
 800fe9e:	9300      	str	r3, [sp, #0]
 800fea0:	4613      	mov	r3, r2
 800fea2:	697a      	ldr	r2, [r7, #20]
 800fea4:	68b9      	ldr	r1, [r7, #8]
 800fea6:	68f8      	ldr	r0, [r7, #12]
 800fea8:	f000 f805 	bl	800feb6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800feac:	69bb      	ldr	r3, [r7, #24]
	}
 800feae:	4618      	mov	r0, r3
 800feb0:	3720      	adds	r7, #32
 800feb2:	46bd      	mov	sp, r7
 800feb4:	bd80      	pop	{r7, pc}

0800feb6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800feb6:	b580      	push	{r7, lr}
 800feb8:	b084      	sub	sp, #16
 800feba:	af00      	add	r7, sp, #0
 800febc:	60f8      	str	r0, [r7, #12]
 800febe:	60b9      	str	r1, [r7, #8]
 800fec0:	607a      	str	r2, [r7, #4]
 800fec2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fec4:	68bb      	ldr	r3, [r7, #8]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d103      	bne.n	800fed2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800feca:	69bb      	ldr	r3, [r7, #24]
 800fecc:	69ba      	ldr	r2, [r7, #24]
 800fece:	601a      	str	r2, [r3, #0]
 800fed0:	e002      	b.n	800fed8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fed2:	69bb      	ldr	r3, [r7, #24]
 800fed4:	687a      	ldr	r2, [r7, #4]
 800fed6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fed8:	69bb      	ldr	r3, [r7, #24]
 800feda:	68fa      	ldr	r2, [r7, #12]
 800fedc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fede:	69bb      	ldr	r3, [r7, #24]
 800fee0:	68ba      	ldr	r2, [r7, #8]
 800fee2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fee4:	2101      	movs	r1, #1
 800fee6:	69b8      	ldr	r0, [r7, #24]
 800fee8:	f7ff fece 	bl	800fc88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800feec:	69bb      	ldr	r3, [r7, #24]
 800feee:	78fa      	ldrb	r2, [r7, #3]
 800fef0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fef4:	bf00      	nop
 800fef6:	3710      	adds	r7, #16
 800fef8:	46bd      	mov	sp, r7
 800fefa:	bd80      	pop	{r7, pc}

0800fefc <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b082      	sub	sp, #8
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d00e      	beq.n	800ff28 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	2200      	movs	r2, #0
 800ff0e:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	2200      	movs	r2, #0
 800ff14:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	2200      	movs	r2, #0
 800ff1a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ff1c:	2300      	movs	r3, #0
 800ff1e:	2200      	movs	r2, #0
 800ff20:	2100      	movs	r1, #0
 800ff22:	6878      	ldr	r0, [r7, #4]
 800ff24:	f000 f906 	bl	8010134 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ff28:	bf00      	nop
 800ff2a:	3708      	adds	r7, #8
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	bd80      	pop	{r7, pc}

0800ff30 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b086      	sub	sp, #24
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	4603      	mov	r3, r0
 800ff38:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ff3a:	2301      	movs	r3, #1
 800ff3c:	617b      	str	r3, [r7, #20]
 800ff3e:	2300      	movs	r3, #0
 800ff40:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ff42:	79fb      	ldrb	r3, [r7, #7]
 800ff44:	461a      	mov	r2, r3
 800ff46:	6939      	ldr	r1, [r7, #16]
 800ff48:	6978      	ldr	r0, [r7, #20]
 800ff4a:	f7ff ff77 	bl	800fe3c <xQueueGenericCreate>
 800ff4e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800ff50:	68f8      	ldr	r0, [r7, #12]
 800ff52:	f7ff ffd3 	bl	800fefc <prvInitialiseMutex>

		return pxNewQueue;
 800ff56:	68fb      	ldr	r3, [r7, #12]
	}
 800ff58:	4618      	mov	r0, r3
 800ff5a:	3718      	adds	r7, #24
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}

0800ff60 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b088      	sub	sp, #32
 800ff64:	af02      	add	r7, sp, #8
 800ff66:	4603      	mov	r3, r0
 800ff68:	6039      	str	r1, [r7, #0]
 800ff6a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ff6c:	2301      	movs	r3, #1
 800ff6e:	617b      	str	r3, [r7, #20]
 800ff70:	2300      	movs	r3, #0
 800ff72:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ff74:	79fb      	ldrb	r3, [r7, #7]
 800ff76:	9300      	str	r3, [sp, #0]
 800ff78:	683b      	ldr	r3, [r7, #0]
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	6939      	ldr	r1, [r7, #16]
 800ff7e:	6978      	ldr	r0, [r7, #20]
 800ff80:	f7ff feea 	bl	800fd58 <xQueueGenericCreateStatic>
 800ff84:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800ff86:	68f8      	ldr	r0, [r7, #12]
 800ff88:	f7ff ffb8 	bl	800fefc <prvInitialiseMutex>

		return pxNewQueue;
 800ff8c:	68fb      	ldr	r3, [r7, #12]
	}
 800ff8e:	4618      	mov	r0, r3
 800ff90:	3718      	adds	r7, #24
 800ff92:	46bd      	mov	sp, r7
 800ff94:	bd80      	pop	{r7, pc}

0800ff96 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800ff96:	b590      	push	{r4, r7, lr}
 800ff98:	b087      	sub	sp, #28
 800ff9a:	af00      	add	r7, sp, #0
 800ff9c:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ffa2:	693b      	ldr	r3, [r7, #16]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d109      	bne.n	800ffbc <xQueueGiveMutexRecursive+0x26>
 800ffa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffac:	f383 8811 	msr	BASEPRI, r3
 800ffb0:	f3bf 8f6f 	isb	sy
 800ffb4:	f3bf 8f4f 	dsb	sy
 800ffb8:	60fb      	str	r3, [r7, #12]
 800ffba:	e7fe      	b.n	800ffba <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 800ffbc:	693b      	ldr	r3, [r7, #16]
 800ffbe:	685c      	ldr	r4, [r3, #4]
 800ffc0:	f001 fdfc 	bl	8011bbc <xTaskGetCurrentTaskHandle>
 800ffc4:	4603      	mov	r3, r0
 800ffc6:	429c      	cmp	r4, r3
 800ffc8:	d111      	bne.n	800ffee <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 800ffca:	693b      	ldr	r3, [r7, #16]
 800ffcc:	68db      	ldr	r3, [r3, #12]
 800ffce:	1e5a      	subs	r2, r3, #1
 800ffd0:	693b      	ldr	r3, [r7, #16]
 800ffd2:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800ffd4:	693b      	ldr	r3, [r7, #16]
 800ffd6:	68db      	ldr	r3, [r3, #12]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d105      	bne.n	800ffe8 <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800ffdc:	2300      	movs	r3, #0
 800ffde:	2200      	movs	r2, #0
 800ffe0:	2100      	movs	r1, #0
 800ffe2:	6938      	ldr	r0, [r7, #16]
 800ffe4:	f000 f8a6 	bl	8010134 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800ffe8:	2301      	movs	r3, #1
 800ffea:	617b      	str	r3, [r7, #20]
 800ffec:	e001      	b.n	800fff2 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800ffee:	2300      	movs	r3, #0
 800fff0:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800fff2:	697b      	ldr	r3, [r7, #20]
	}
 800fff4:	4618      	mov	r0, r3
 800fff6:	371c      	adds	r7, #28
 800fff8:	46bd      	mov	sp, r7
 800fffa:	bd90      	pop	{r4, r7, pc}

0800fffc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800fffc:	b590      	push	{r4, r7, lr}
 800fffe:	b087      	sub	sp, #28
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
 8010004:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 801000a:	693b      	ldr	r3, [r7, #16]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d109      	bne.n	8010024 <xQueueTakeMutexRecursive+0x28>
 8010010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010014:	f383 8811 	msr	BASEPRI, r3
 8010018:	f3bf 8f6f 	isb	sy
 801001c:	f3bf 8f4f 	dsb	sy
 8010020:	60fb      	str	r3, [r7, #12]
 8010022:	e7fe      	b.n	8010022 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8010024:	693b      	ldr	r3, [r7, #16]
 8010026:	685c      	ldr	r4, [r3, #4]
 8010028:	f001 fdc8 	bl	8011bbc <xTaskGetCurrentTaskHandle>
 801002c:	4603      	mov	r3, r0
 801002e:	429c      	cmp	r4, r3
 8010030:	d107      	bne.n	8010042 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 8010032:	693b      	ldr	r3, [r7, #16]
 8010034:	68db      	ldr	r3, [r3, #12]
 8010036:	1c5a      	adds	r2, r3, #1
 8010038:	693b      	ldr	r3, [r7, #16]
 801003a:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801003c:	2301      	movs	r3, #1
 801003e:	617b      	str	r3, [r7, #20]
 8010040:	e00c      	b.n	801005c <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8010042:	6839      	ldr	r1, [r7, #0]
 8010044:	6938      	ldr	r0, [r7, #16]
 8010046:	f000 fb69 	bl	801071c <xQueueSemaphoreTake>
 801004a:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801004c:	697b      	ldr	r3, [r7, #20]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d004      	beq.n	801005c <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 8010052:	693b      	ldr	r3, [r7, #16]
 8010054:	68db      	ldr	r3, [r3, #12]
 8010056:	1c5a      	adds	r2, r3, #1
 8010058:	693b      	ldr	r3, [r7, #16]
 801005a:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 801005c:	697b      	ldr	r3, [r7, #20]
	}
 801005e:	4618      	mov	r0, r3
 8010060:	371c      	adds	r7, #28
 8010062:	46bd      	mov	sp, r7
 8010064:	bd90      	pop	{r4, r7, pc}

08010066 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8010066:	b580      	push	{r7, lr}
 8010068:	b08a      	sub	sp, #40	; 0x28
 801006a:	af02      	add	r7, sp, #8
 801006c:	60f8      	str	r0, [r7, #12]
 801006e:	60b9      	str	r1, [r7, #8]
 8010070:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	2b00      	cmp	r3, #0
 8010076:	d109      	bne.n	801008c <xQueueCreateCountingSemaphoreStatic+0x26>
 8010078:	f04f 0350 	mov.w	r3, #80	; 0x50
 801007c:	f383 8811 	msr	BASEPRI, r3
 8010080:	f3bf 8f6f 	isb	sy
 8010084:	f3bf 8f4f 	dsb	sy
 8010088:	61bb      	str	r3, [r7, #24]
 801008a:	e7fe      	b.n	801008a <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 801008c:	68ba      	ldr	r2, [r7, #8]
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	429a      	cmp	r2, r3
 8010092:	d909      	bls.n	80100a8 <xQueueCreateCountingSemaphoreStatic+0x42>
 8010094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010098:	f383 8811 	msr	BASEPRI, r3
 801009c:	f3bf 8f6f 	isb	sy
 80100a0:	f3bf 8f4f 	dsb	sy
 80100a4:	617b      	str	r3, [r7, #20]
 80100a6:	e7fe      	b.n	80100a6 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80100a8:	2302      	movs	r3, #2
 80100aa:	9300      	str	r3, [sp, #0]
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	2200      	movs	r2, #0
 80100b0:	2100      	movs	r1, #0
 80100b2:	68f8      	ldr	r0, [r7, #12]
 80100b4:	f7ff fe50 	bl	800fd58 <xQueueGenericCreateStatic>
 80100b8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80100ba:	69fb      	ldr	r3, [r7, #28]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d002      	beq.n	80100c6 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80100c0:	69fb      	ldr	r3, [r7, #28]
 80100c2:	68ba      	ldr	r2, [r7, #8]
 80100c4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80100c6:	69fb      	ldr	r3, [r7, #28]
	}
 80100c8:	4618      	mov	r0, r3
 80100ca:	3720      	adds	r7, #32
 80100cc:	46bd      	mov	sp, r7
 80100ce:	bd80      	pop	{r7, pc}

080100d0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b086      	sub	sp, #24
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	6078      	str	r0, [r7, #4]
 80100d8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d109      	bne.n	80100f4 <xQueueCreateCountingSemaphore+0x24>
 80100e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100e4:	f383 8811 	msr	BASEPRI, r3
 80100e8:	f3bf 8f6f 	isb	sy
 80100ec:	f3bf 8f4f 	dsb	sy
 80100f0:	613b      	str	r3, [r7, #16]
 80100f2:	e7fe      	b.n	80100f2 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 80100f4:	683a      	ldr	r2, [r7, #0]
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	429a      	cmp	r2, r3
 80100fa:	d909      	bls.n	8010110 <xQueueCreateCountingSemaphore+0x40>
 80100fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010100:	f383 8811 	msr	BASEPRI, r3
 8010104:	f3bf 8f6f 	isb	sy
 8010108:	f3bf 8f4f 	dsb	sy
 801010c:	60fb      	str	r3, [r7, #12]
 801010e:	e7fe      	b.n	801010e <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010110:	2202      	movs	r2, #2
 8010112:	2100      	movs	r1, #0
 8010114:	6878      	ldr	r0, [r7, #4]
 8010116:	f7ff fe91 	bl	800fe3c <xQueueGenericCreate>
 801011a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 801011c:	697b      	ldr	r3, [r7, #20]
 801011e:	2b00      	cmp	r3, #0
 8010120:	d002      	beq.n	8010128 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010122:	697b      	ldr	r3, [r7, #20]
 8010124:	683a      	ldr	r2, [r7, #0]
 8010126:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010128:	697b      	ldr	r3, [r7, #20]
	}
 801012a:	4618      	mov	r0, r3
 801012c:	3718      	adds	r7, #24
 801012e:	46bd      	mov	sp, r7
 8010130:	bd80      	pop	{r7, pc}
	...

08010134 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b08e      	sub	sp, #56	; 0x38
 8010138:	af00      	add	r7, sp, #0
 801013a:	60f8      	str	r0, [r7, #12]
 801013c:	60b9      	str	r1, [r7, #8]
 801013e:	607a      	str	r2, [r7, #4]
 8010140:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010142:	2300      	movs	r3, #0
 8010144:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801014a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801014c:	2b00      	cmp	r3, #0
 801014e:	d109      	bne.n	8010164 <xQueueGenericSend+0x30>
 8010150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010154:	f383 8811 	msr	BASEPRI, r3
 8010158:	f3bf 8f6f 	isb	sy
 801015c:	f3bf 8f4f 	dsb	sy
 8010160:	62bb      	str	r3, [r7, #40]	; 0x28
 8010162:	e7fe      	b.n	8010162 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010164:	68bb      	ldr	r3, [r7, #8]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d103      	bne.n	8010172 <xQueueGenericSend+0x3e>
 801016a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801016c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801016e:	2b00      	cmp	r3, #0
 8010170:	d101      	bne.n	8010176 <xQueueGenericSend+0x42>
 8010172:	2301      	movs	r3, #1
 8010174:	e000      	b.n	8010178 <xQueueGenericSend+0x44>
 8010176:	2300      	movs	r3, #0
 8010178:	2b00      	cmp	r3, #0
 801017a:	d109      	bne.n	8010190 <xQueueGenericSend+0x5c>
 801017c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010180:	f383 8811 	msr	BASEPRI, r3
 8010184:	f3bf 8f6f 	isb	sy
 8010188:	f3bf 8f4f 	dsb	sy
 801018c:	627b      	str	r3, [r7, #36]	; 0x24
 801018e:	e7fe      	b.n	801018e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010190:	683b      	ldr	r3, [r7, #0]
 8010192:	2b02      	cmp	r3, #2
 8010194:	d103      	bne.n	801019e <xQueueGenericSend+0x6a>
 8010196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801019a:	2b01      	cmp	r3, #1
 801019c:	d101      	bne.n	80101a2 <xQueueGenericSend+0x6e>
 801019e:	2301      	movs	r3, #1
 80101a0:	e000      	b.n	80101a4 <xQueueGenericSend+0x70>
 80101a2:	2300      	movs	r3, #0
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d109      	bne.n	80101bc <xQueueGenericSend+0x88>
 80101a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101ac:	f383 8811 	msr	BASEPRI, r3
 80101b0:	f3bf 8f6f 	isb	sy
 80101b4:	f3bf 8f4f 	dsb	sy
 80101b8:	623b      	str	r3, [r7, #32]
 80101ba:	e7fe      	b.n	80101ba <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80101bc:	f001 fd0e 	bl	8011bdc <xTaskGetSchedulerState>
 80101c0:	4603      	mov	r3, r0
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d102      	bne.n	80101cc <xQueueGenericSend+0x98>
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d101      	bne.n	80101d0 <xQueueGenericSend+0x9c>
 80101cc:	2301      	movs	r3, #1
 80101ce:	e000      	b.n	80101d2 <xQueueGenericSend+0x9e>
 80101d0:	2300      	movs	r3, #0
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d109      	bne.n	80101ea <xQueueGenericSend+0xb6>
 80101d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101da:	f383 8811 	msr	BASEPRI, r3
 80101de:	f3bf 8f6f 	isb	sy
 80101e2:	f3bf 8f4f 	dsb	sy
 80101e6:	61fb      	str	r3, [r7, #28]
 80101e8:	e7fe      	b.n	80101e8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80101ea:	f7ff fc57 	bl	800fa9c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80101ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80101f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80101f6:	429a      	cmp	r2, r3
 80101f8:	d302      	bcc.n	8010200 <xQueueGenericSend+0xcc>
 80101fa:	683b      	ldr	r3, [r7, #0]
 80101fc:	2b02      	cmp	r3, #2
 80101fe:	d129      	bne.n	8010254 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010200:	683a      	ldr	r2, [r7, #0]
 8010202:	68b9      	ldr	r1, [r7, #8]
 8010204:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010206:	f000 fc48 	bl	8010a9a <prvCopyDataToQueue>
 801020a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801020c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801020e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010210:	2b00      	cmp	r3, #0
 8010212:	d010      	beq.n	8010236 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010216:	3324      	adds	r3, #36	; 0x24
 8010218:	4618      	mov	r0, r3
 801021a:	f001 fabd 	bl	8011798 <xTaskRemoveFromEventList>
 801021e:	4603      	mov	r3, r0
 8010220:	2b00      	cmp	r3, #0
 8010222:	d013      	beq.n	801024c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010224:	4b3f      	ldr	r3, [pc, #252]	; (8010324 <xQueueGenericSend+0x1f0>)
 8010226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801022a:	601a      	str	r2, [r3, #0]
 801022c:	f3bf 8f4f 	dsb	sy
 8010230:	f3bf 8f6f 	isb	sy
 8010234:	e00a      	b.n	801024c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010238:	2b00      	cmp	r3, #0
 801023a:	d007      	beq.n	801024c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801023c:	4b39      	ldr	r3, [pc, #228]	; (8010324 <xQueueGenericSend+0x1f0>)
 801023e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010242:	601a      	str	r2, [r3, #0]
 8010244:	f3bf 8f4f 	dsb	sy
 8010248:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801024c:	f7ff fc54 	bl	800faf8 <vPortExitCritical>
				return pdPASS;
 8010250:	2301      	movs	r3, #1
 8010252:	e063      	b.n	801031c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d103      	bne.n	8010262 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801025a:	f7ff fc4d 	bl	800faf8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801025e:	2300      	movs	r3, #0
 8010260:	e05c      	b.n	801031c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010264:	2b00      	cmp	r3, #0
 8010266:	d106      	bne.n	8010276 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010268:	f107 0314 	add.w	r3, r7, #20
 801026c:	4618      	mov	r0, r3
 801026e:	f001 faf7 	bl	8011860 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010272:	2301      	movs	r3, #1
 8010274:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010276:	f7ff fc3f 	bl	800faf8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801027a:	f000 ffd9 	bl	8011230 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801027e:	f7ff fc0d 	bl	800fa9c <vPortEnterCritical>
 8010282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010284:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010288:	b25b      	sxtb	r3, r3
 801028a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801028e:	d103      	bne.n	8010298 <xQueueGenericSend+0x164>
 8010290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010292:	2200      	movs	r2, #0
 8010294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801029a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801029e:	b25b      	sxtb	r3, r3
 80102a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102a4:	d103      	bne.n	80102ae <xQueueGenericSend+0x17a>
 80102a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102a8:	2200      	movs	r2, #0
 80102aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80102ae:	f7ff fc23 	bl	800faf8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80102b2:	1d3a      	adds	r2, r7, #4
 80102b4:	f107 0314 	add.w	r3, r7, #20
 80102b8:	4611      	mov	r1, r2
 80102ba:	4618      	mov	r0, r3
 80102bc:	f001 fae6 	bl	801188c <xTaskCheckForTimeOut>
 80102c0:	4603      	mov	r3, r0
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d124      	bne.n	8010310 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80102c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80102c8:	f000 fcdf 	bl	8010c8a <prvIsQueueFull>
 80102cc:	4603      	mov	r3, r0
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d018      	beq.n	8010304 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80102d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102d4:	3310      	adds	r3, #16
 80102d6:	687a      	ldr	r2, [r7, #4]
 80102d8:	4611      	mov	r1, r2
 80102da:	4618      	mov	r0, r3
 80102dc:	f001 fa0e 	bl	80116fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80102e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80102e2:	f000 fc6a 	bl	8010bba <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80102e6:	f000 ffe9 	bl	80112bc <xTaskResumeAll>
 80102ea:	4603      	mov	r3, r0
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	f47f af7c 	bne.w	80101ea <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80102f2:	4b0c      	ldr	r3, [pc, #48]	; (8010324 <xQueueGenericSend+0x1f0>)
 80102f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102f8:	601a      	str	r2, [r3, #0]
 80102fa:	f3bf 8f4f 	dsb	sy
 80102fe:	f3bf 8f6f 	isb	sy
 8010302:	e772      	b.n	80101ea <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010304:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010306:	f000 fc58 	bl	8010bba <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801030a:	f000 ffd7 	bl	80112bc <xTaskResumeAll>
 801030e:	e76c      	b.n	80101ea <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010310:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010312:	f000 fc52 	bl	8010bba <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010316:	f000 ffd1 	bl	80112bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801031a:	2300      	movs	r3, #0
		}
	}
}
 801031c:	4618      	mov	r0, r3
 801031e:	3738      	adds	r7, #56	; 0x38
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}
 8010324:	e000ed04 	.word	0xe000ed04

08010328 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010328:	b580      	push	{r7, lr}
 801032a:	b08e      	sub	sp, #56	; 0x38
 801032c:	af00      	add	r7, sp, #0
 801032e:	60f8      	str	r0, [r7, #12]
 8010330:	60b9      	str	r1, [r7, #8]
 8010332:	607a      	str	r2, [r7, #4]
 8010334:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801033a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801033c:	2b00      	cmp	r3, #0
 801033e:	d109      	bne.n	8010354 <xQueueGenericSendFromISR+0x2c>
 8010340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010344:	f383 8811 	msr	BASEPRI, r3
 8010348:	f3bf 8f6f 	isb	sy
 801034c:	f3bf 8f4f 	dsb	sy
 8010350:	627b      	str	r3, [r7, #36]	; 0x24
 8010352:	e7fe      	b.n	8010352 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010354:	68bb      	ldr	r3, [r7, #8]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d103      	bne.n	8010362 <xQueueGenericSendFromISR+0x3a>
 801035a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801035c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801035e:	2b00      	cmp	r3, #0
 8010360:	d101      	bne.n	8010366 <xQueueGenericSendFromISR+0x3e>
 8010362:	2301      	movs	r3, #1
 8010364:	e000      	b.n	8010368 <xQueueGenericSendFromISR+0x40>
 8010366:	2300      	movs	r3, #0
 8010368:	2b00      	cmp	r3, #0
 801036a:	d109      	bne.n	8010380 <xQueueGenericSendFromISR+0x58>
 801036c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010370:	f383 8811 	msr	BASEPRI, r3
 8010374:	f3bf 8f6f 	isb	sy
 8010378:	f3bf 8f4f 	dsb	sy
 801037c:	623b      	str	r3, [r7, #32]
 801037e:	e7fe      	b.n	801037e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010380:	683b      	ldr	r3, [r7, #0]
 8010382:	2b02      	cmp	r3, #2
 8010384:	d103      	bne.n	801038e <xQueueGenericSendFromISR+0x66>
 8010386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801038a:	2b01      	cmp	r3, #1
 801038c:	d101      	bne.n	8010392 <xQueueGenericSendFromISR+0x6a>
 801038e:	2301      	movs	r3, #1
 8010390:	e000      	b.n	8010394 <xQueueGenericSendFromISR+0x6c>
 8010392:	2300      	movs	r3, #0
 8010394:	2b00      	cmp	r3, #0
 8010396:	d109      	bne.n	80103ac <xQueueGenericSendFromISR+0x84>
 8010398:	f04f 0350 	mov.w	r3, #80	; 0x50
 801039c:	f383 8811 	msr	BASEPRI, r3
 80103a0:	f3bf 8f6f 	isb	sy
 80103a4:	f3bf 8f4f 	dsb	sy
 80103a8:	61fb      	str	r3, [r7, #28]
 80103aa:	e7fe      	b.n	80103aa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80103ac:	f7ff fc2e 	bl	800fc0c <vPortValidateInterruptPriority>
	__asm volatile
 80103b0:	f3ef 8211 	mrs	r2, BASEPRI
 80103b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103b8:	f383 8811 	msr	BASEPRI, r3
 80103bc:	f3bf 8f6f 	isb	sy
 80103c0:	f3bf 8f4f 	dsb	sy
 80103c4:	61ba      	str	r2, [r7, #24]
 80103c6:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80103c8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80103ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80103cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80103d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80103d4:	429a      	cmp	r2, r3
 80103d6:	d302      	bcc.n	80103de <xQueueGenericSendFromISR+0xb6>
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	2b02      	cmp	r3, #2
 80103dc:	d12c      	bne.n	8010438 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80103de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80103e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80103e8:	683a      	ldr	r2, [r7, #0]
 80103ea:	68b9      	ldr	r1, [r7, #8]
 80103ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80103ee:	f000 fb54 	bl	8010a9a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80103f2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80103f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103fa:	d112      	bne.n	8010422 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80103fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010400:	2b00      	cmp	r3, #0
 8010402:	d016      	beq.n	8010432 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010406:	3324      	adds	r3, #36	; 0x24
 8010408:	4618      	mov	r0, r3
 801040a:	f001 f9c5 	bl	8011798 <xTaskRemoveFromEventList>
 801040e:	4603      	mov	r3, r0
 8010410:	2b00      	cmp	r3, #0
 8010412:	d00e      	beq.n	8010432 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d00b      	beq.n	8010432 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	2201      	movs	r2, #1
 801041e:	601a      	str	r2, [r3, #0]
 8010420:	e007      	b.n	8010432 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010422:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010426:	3301      	adds	r3, #1
 8010428:	b2db      	uxtb	r3, r3
 801042a:	b25a      	sxtb	r2, r3
 801042c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801042e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010432:	2301      	movs	r3, #1
 8010434:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8010436:	e001      	b.n	801043c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010438:	2300      	movs	r3, #0
 801043a:	637b      	str	r3, [r7, #52]	; 0x34
 801043c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801043e:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010448:	4618      	mov	r0, r3
 801044a:	3738      	adds	r7, #56	; 0x38
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}

08010450 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010450:	b580      	push	{r7, lr}
 8010452:	b08e      	sub	sp, #56	; 0x38
 8010454:	af00      	add	r7, sp, #0
 8010456:	6078      	str	r0, [r7, #4]
 8010458:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801045e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010460:	2b00      	cmp	r3, #0
 8010462:	d109      	bne.n	8010478 <xQueueGiveFromISR+0x28>
	__asm volatile
 8010464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010468:	f383 8811 	msr	BASEPRI, r3
 801046c:	f3bf 8f6f 	isb	sy
 8010470:	f3bf 8f4f 	dsb	sy
 8010474:	623b      	str	r3, [r7, #32]
 8010476:	e7fe      	b.n	8010476 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801047a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801047c:	2b00      	cmp	r3, #0
 801047e:	d009      	beq.n	8010494 <xQueueGiveFromISR+0x44>
 8010480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010484:	f383 8811 	msr	BASEPRI, r3
 8010488:	f3bf 8f6f 	isb	sy
 801048c:	f3bf 8f4f 	dsb	sy
 8010490:	61fb      	str	r3, [r7, #28]
 8010492:	e7fe      	b.n	8010492 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8010494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	2b00      	cmp	r3, #0
 801049a:	d103      	bne.n	80104a4 <xQueueGiveFromISR+0x54>
 801049c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801049e:	685b      	ldr	r3, [r3, #4]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d101      	bne.n	80104a8 <xQueueGiveFromISR+0x58>
 80104a4:	2301      	movs	r3, #1
 80104a6:	e000      	b.n	80104aa <xQueueGiveFromISR+0x5a>
 80104a8:	2300      	movs	r3, #0
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d109      	bne.n	80104c2 <xQueueGiveFromISR+0x72>
 80104ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104b2:	f383 8811 	msr	BASEPRI, r3
 80104b6:	f3bf 8f6f 	isb	sy
 80104ba:	f3bf 8f4f 	dsb	sy
 80104be:	61bb      	str	r3, [r7, #24]
 80104c0:	e7fe      	b.n	80104c0 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80104c2:	f7ff fba3 	bl	800fc0c <vPortValidateInterruptPriority>
	__asm volatile
 80104c6:	f3ef 8211 	mrs	r2, BASEPRI
 80104ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104ce:	f383 8811 	msr	BASEPRI, r3
 80104d2:	f3bf 8f6f 	isb	sy
 80104d6:	f3bf 8f4f 	dsb	sy
 80104da:	617a      	str	r2, [r7, #20]
 80104dc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80104de:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80104e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80104e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80104e6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80104e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80104ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80104ee:	429a      	cmp	r2, r3
 80104f0:	d22b      	bcs.n	801054a <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80104f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80104f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80104fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104fe:	1c5a      	adds	r2, r3, #1
 8010500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010502:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010504:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010508:	f1b3 3fff 	cmp.w	r3, #4294967295
 801050c:	d112      	bne.n	8010534 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801050e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010512:	2b00      	cmp	r3, #0
 8010514:	d016      	beq.n	8010544 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010518:	3324      	adds	r3, #36	; 0x24
 801051a:	4618      	mov	r0, r3
 801051c:	f001 f93c 	bl	8011798 <xTaskRemoveFromEventList>
 8010520:	4603      	mov	r3, r0
 8010522:	2b00      	cmp	r3, #0
 8010524:	d00e      	beq.n	8010544 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010526:	683b      	ldr	r3, [r7, #0]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d00b      	beq.n	8010544 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	2201      	movs	r2, #1
 8010530:	601a      	str	r2, [r3, #0]
 8010532:	e007      	b.n	8010544 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010534:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010538:	3301      	adds	r3, #1
 801053a:	b2db      	uxtb	r3, r3
 801053c:	b25a      	sxtb	r2, r3
 801053e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010544:	2301      	movs	r3, #1
 8010546:	637b      	str	r3, [r7, #52]	; 0x34
 8010548:	e001      	b.n	801054e <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801054a:	2300      	movs	r3, #0
 801054c:	637b      	str	r3, [r7, #52]	; 0x34
 801054e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010550:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801055a:	4618      	mov	r0, r3
 801055c:	3738      	adds	r7, #56	; 0x38
 801055e:	46bd      	mov	sp, r7
 8010560:	bd80      	pop	{r7, pc}
	...

08010564 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b08c      	sub	sp, #48	; 0x30
 8010568:	af00      	add	r7, sp, #0
 801056a:	60f8      	str	r0, [r7, #12]
 801056c:	60b9      	str	r1, [r7, #8]
 801056e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010570:	2300      	movs	r3, #0
 8010572:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801057a:	2b00      	cmp	r3, #0
 801057c:	d109      	bne.n	8010592 <xQueueReceive+0x2e>
	__asm volatile
 801057e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010582:	f383 8811 	msr	BASEPRI, r3
 8010586:	f3bf 8f6f 	isb	sy
 801058a:	f3bf 8f4f 	dsb	sy
 801058e:	623b      	str	r3, [r7, #32]
 8010590:	e7fe      	b.n	8010590 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010592:	68bb      	ldr	r3, [r7, #8]
 8010594:	2b00      	cmp	r3, #0
 8010596:	d103      	bne.n	80105a0 <xQueueReceive+0x3c>
 8010598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801059a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801059c:	2b00      	cmp	r3, #0
 801059e:	d101      	bne.n	80105a4 <xQueueReceive+0x40>
 80105a0:	2301      	movs	r3, #1
 80105a2:	e000      	b.n	80105a6 <xQueueReceive+0x42>
 80105a4:	2300      	movs	r3, #0
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d109      	bne.n	80105be <xQueueReceive+0x5a>
 80105aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105ae:	f383 8811 	msr	BASEPRI, r3
 80105b2:	f3bf 8f6f 	isb	sy
 80105b6:	f3bf 8f4f 	dsb	sy
 80105ba:	61fb      	str	r3, [r7, #28]
 80105bc:	e7fe      	b.n	80105bc <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80105be:	f001 fb0d 	bl	8011bdc <xTaskGetSchedulerState>
 80105c2:	4603      	mov	r3, r0
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d102      	bne.n	80105ce <xQueueReceive+0x6a>
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d101      	bne.n	80105d2 <xQueueReceive+0x6e>
 80105ce:	2301      	movs	r3, #1
 80105d0:	e000      	b.n	80105d4 <xQueueReceive+0x70>
 80105d2:	2300      	movs	r3, #0
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d109      	bne.n	80105ec <xQueueReceive+0x88>
 80105d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105dc:	f383 8811 	msr	BASEPRI, r3
 80105e0:	f3bf 8f6f 	isb	sy
 80105e4:	f3bf 8f4f 	dsb	sy
 80105e8:	61bb      	str	r3, [r7, #24]
 80105ea:	e7fe      	b.n	80105ea <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80105ec:	f7ff fa56 	bl	800fa9c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80105f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80105f4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80105f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d01f      	beq.n	801063c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80105fc:	68b9      	ldr	r1, [r7, #8]
 80105fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010600:	f000 fab5 	bl	8010b6e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010606:	1e5a      	subs	r2, r3, #1
 8010608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801060a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801060c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801060e:	691b      	ldr	r3, [r3, #16]
 8010610:	2b00      	cmp	r3, #0
 8010612:	d00f      	beq.n	8010634 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010616:	3310      	adds	r3, #16
 8010618:	4618      	mov	r0, r3
 801061a:	f001 f8bd 	bl	8011798 <xTaskRemoveFromEventList>
 801061e:	4603      	mov	r3, r0
 8010620:	2b00      	cmp	r3, #0
 8010622:	d007      	beq.n	8010634 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010624:	4b3c      	ldr	r3, [pc, #240]	; (8010718 <xQueueReceive+0x1b4>)
 8010626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801062a:	601a      	str	r2, [r3, #0]
 801062c:	f3bf 8f4f 	dsb	sy
 8010630:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010634:	f7ff fa60 	bl	800faf8 <vPortExitCritical>
				return pdPASS;
 8010638:	2301      	movs	r3, #1
 801063a:	e069      	b.n	8010710 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d103      	bne.n	801064a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010642:	f7ff fa59 	bl	800faf8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010646:	2300      	movs	r3, #0
 8010648:	e062      	b.n	8010710 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 801064a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801064c:	2b00      	cmp	r3, #0
 801064e:	d106      	bne.n	801065e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010650:	f107 0310 	add.w	r3, r7, #16
 8010654:	4618      	mov	r0, r3
 8010656:	f001 f903 	bl	8011860 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801065a:	2301      	movs	r3, #1
 801065c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801065e:	f7ff fa4b 	bl	800faf8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010662:	f000 fde5 	bl	8011230 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010666:	f7ff fa19 	bl	800fa9c <vPortEnterCritical>
 801066a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801066c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010670:	b25b      	sxtb	r3, r3
 8010672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010676:	d103      	bne.n	8010680 <xQueueReceive+0x11c>
 8010678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801067a:	2200      	movs	r2, #0
 801067c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010682:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010686:	b25b      	sxtb	r3, r3
 8010688:	f1b3 3fff 	cmp.w	r3, #4294967295
 801068c:	d103      	bne.n	8010696 <xQueueReceive+0x132>
 801068e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010690:	2200      	movs	r2, #0
 8010692:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010696:	f7ff fa2f 	bl	800faf8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801069a:	1d3a      	adds	r2, r7, #4
 801069c:	f107 0310 	add.w	r3, r7, #16
 80106a0:	4611      	mov	r1, r2
 80106a2:	4618      	mov	r0, r3
 80106a4:	f001 f8f2 	bl	801188c <xTaskCheckForTimeOut>
 80106a8:	4603      	mov	r3, r0
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d123      	bne.n	80106f6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80106ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106b0:	f000 fad5 	bl	8010c5e <prvIsQueueEmpty>
 80106b4:	4603      	mov	r3, r0
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d017      	beq.n	80106ea <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80106ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106bc:	3324      	adds	r3, #36	; 0x24
 80106be:	687a      	ldr	r2, [r7, #4]
 80106c0:	4611      	mov	r1, r2
 80106c2:	4618      	mov	r0, r3
 80106c4:	f001 f81a 	bl	80116fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80106c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106ca:	f000 fa76 	bl	8010bba <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80106ce:	f000 fdf5 	bl	80112bc <xTaskResumeAll>
 80106d2:	4603      	mov	r3, r0
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d189      	bne.n	80105ec <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80106d8:	4b0f      	ldr	r3, [pc, #60]	; (8010718 <xQueueReceive+0x1b4>)
 80106da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106de:	601a      	str	r2, [r3, #0]
 80106e0:	f3bf 8f4f 	dsb	sy
 80106e4:	f3bf 8f6f 	isb	sy
 80106e8:	e780      	b.n	80105ec <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80106ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106ec:	f000 fa65 	bl	8010bba <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80106f0:	f000 fde4 	bl	80112bc <xTaskResumeAll>
 80106f4:	e77a      	b.n	80105ec <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80106f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106f8:	f000 fa5f 	bl	8010bba <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80106fc:	f000 fdde 	bl	80112bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010700:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010702:	f000 faac 	bl	8010c5e <prvIsQueueEmpty>
 8010706:	4603      	mov	r3, r0
 8010708:	2b00      	cmp	r3, #0
 801070a:	f43f af6f 	beq.w	80105ec <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801070e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8010710:	4618      	mov	r0, r3
 8010712:	3730      	adds	r7, #48	; 0x30
 8010714:	46bd      	mov	sp, r7
 8010716:	bd80      	pop	{r7, pc}
 8010718:	e000ed04 	.word	0xe000ed04

0801071c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801071c:	b580      	push	{r7, lr}
 801071e:	b08e      	sub	sp, #56	; 0x38
 8010720:	af00      	add	r7, sp, #0
 8010722:	6078      	str	r0, [r7, #4]
 8010724:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010726:	2300      	movs	r3, #0
 8010728:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801072e:	2300      	movs	r3, #0
 8010730:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010734:	2b00      	cmp	r3, #0
 8010736:	d109      	bne.n	801074c <xQueueSemaphoreTake+0x30>
 8010738:	f04f 0350 	mov.w	r3, #80	; 0x50
 801073c:	f383 8811 	msr	BASEPRI, r3
 8010740:	f3bf 8f6f 	isb	sy
 8010744:	f3bf 8f4f 	dsb	sy
 8010748:	623b      	str	r3, [r7, #32]
 801074a:	e7fe      	b.n	801074a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801074c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801074e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010750:	2b00      	cmp	r3, #0
 8010752:	d009      	beq.n	8010768 <xQueueSemaphoreTake+0x4c>
 8010754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010758:	f383 8811 	msr	BASEPRI, r3
 801075c:	f3bf 8f6f 	isb	sy
 8010760:	f3bf 8f4f 	dsb	sy
 8010764:	61fb      	str	r3, [r7, #28]
 8010766:	e7fe      	b.n	8010766 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010768:	f001 fa38 	bl	8011bdc <xTaskGetSchedulerState>
 801076c:	4603      	mov	r3, r0
 801076e:	2b00      	cmp	r3, #0
 8010770:	d102      	bne.n	8010778 <xQueueSemaphoreTake+0x5c>
 8010772:	683b      	ldr	r3, [r7, #0]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d101      	bne.n	801077c <xQueueSemaphoreTake+0x60>
 8010778:	2301      	movs	r3, #1
 801077a:	e000      	b.n	801077e <xQueueSemaphoreTake+0x62>
 801077c:	2300      	movs	r3, #0
 801077e:	2b00      	cmp	r3, #0
 8010780:	d109      	bne.n	8010796 <xQueueSemaphoreTake+0x7a>
 8010782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010786:	f383 8811 	msr	BASEPRI, r3
 801078a:	f3bf 8f6f 	isb	sy
 801078e:	f3bf 8f4f 	dsb	sy
 8010792:	61bb      	str	r3, [r7, #24]
 8010794:	e7fe      	b.n	8010794 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8010796:	f7ff f981 	bl	800fa9c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801079a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801079c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801079e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80107a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d024      	beq.n	80107f0 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80107a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107a8:	1e5a      	subs	r2, r3, #1
 80107aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ac:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80107ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d104      	bne.n	80107c0 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80107b6:	f001 fb8d 	bl	8011ed4 <pvTaskIncrementMutexHeldCount>
 80107ba:	4602      	mov	r2, r0
 80107bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107be:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80107c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107c2:	691b      	ldr	r3, [r3, #16]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d00f      	beq.n	80107e8 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80107c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ca:	3310      	adds	r3, #16
 80107cc:	4618      	mov	r0, r3
 80107ce:	f000 ffe3 	bl	8011798 <xTaskRemoveFromEventList>
 80107d2:	4603      	mov	r3, r0
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d007      	beq.n	80107e8 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80107d8:	4b53      	ldr	r3, [pc, #332]	; (8010928 <xQueueSemaphoreTake+0x20c>)
 80107da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80107de:	601a      	str	r2, [r3, #0]
 80107e0:	f3bf 8f4f 	dsb	sy
 80107e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80107e8:	f7ff f986 	bl	800faf8 <vPortExitCritical>
				return pdPASS;
 80107ec:	2301      	movs	r3, #1
 80107ee:	e096      	b.n	801091e <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80107f0:	683b      	ldr	r3, [r7, #0]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d110      	bne.n	8010818 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80107f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d009      	beq.n	8010810 <xQueueSemaphoreTake+0xf4>
 80107fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010800:	f383 8811 	msr	BASEPRI, r3
 8010804:	f3bf 8f6f 	isb	sy
 8010808:	f3bf 8f4f 	dsb	sy
 801080c:	617b      	str	r3, [r7, #20]
 801080e:	e7fe      	b.n	801080e <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010810:	f7ff f972 	bl	800faf8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010814:	2300      	movs	r3, #0
 8010816:	e082      	b.n	801091e <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801081a:	2b00      	cmp	r3, #0
 801081c:	d106      	bne.n	801082c <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801081e:	f107 030c 	add.w	r3, r7, #12
 8010822:	4618      	mov	r0, r3
 8010824:	f001 f81c 	bl	8011860 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010828:	2301      	movs	r3, #1
 801082a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801082c:	f7ff f964 	bl	800faf8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010830:	f000 fcfe 	bl	8011230 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010834:	f7ff f932 	bl	800fa9c <vPortEnterCritical>
 8010838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801083a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801083e:	b25b      	sxtb	r3, r3
 8010840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010844:	d103      	bne.n	801084e <xQueueSemaphoreTake+0x132>
 8010846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010848:	2200      	movs	r2, #0
 801084a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801084e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010850:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010854:	b25b      	sxtb	r3, r3
 8010856:	f1b3 3fff 	cmp.w	r3, #4294967295
 801085a:	d103      	bne.n	8010864 <xQueueSemaphoreTake+0x148>
 801085c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801085e:	2200      	movs	r2, #0
 8010860:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010864:	f7ff f948 	bl	800faf8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010868:	463a      	mov	r2, r7
 801086a:	f107 030c 	add.w	r3, r7, #12
 801086e:	4611      	mov	r1, r2
 8010870:	4618      	mov	r0, r3
 8010872:	f001 f80b 	bl	801188c <xTaskCheckForTimeOut>
 8010876:	4603      	mov	r3, r0
 8010878:	2b00      	cmp	r3, #0
 801087a:	d132      	bne.n	80108e2 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801087c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801087e:	f000 f9ee 	bl	8010c5e <prvIsQueueEmpty>
 8010882:	4603      	mov	r3, r0
 8010884:	2b00      	cmp	r3, #0
 8010886:	d026      	beq.n	80108d6 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d109      	bne.n	80108a4 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8010890:	f7ff f904 	bl	800fa9c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8010894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010896:	685b      	ldr	r3, [r3, #4]
 8010898:	4618      	mov	r0, r3
 801089a:	f001 f9bd 	bl	8011c18 <xTaskPriorityInherit>
 801089e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80108a0:	f7ff f92a 	bl	800faf8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80108a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108a6:	3324      	adds	r3, #36	; 0x24
 80108a8:	683a      	ldr	r2, [r7, #0]
 80108aa:	4611      	mov	r1, r2
 80108ac:	4618      	mov	r0, r3
 80108ae:	f000 ff25 	bl	80116fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80108b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80108b4:	f000 f981 	bl	8010bba <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80108b8:	f000 fd00 	bl	80112bc <xTaskResumeAll>
 80108bc:	4603      	mov	r3, r0
 80108be:	2b00      	cmp	r3, #0
 80108c0:	f47f af69 	bne.w	8010796 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80108c4:	4b18      	ldr	r3, [pc, #96]	; (8010928 <xQueueSemaphoreTake+0x20c>)
 80108c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80108ca:	601a      	str	r2, [r3, #0]
 80108cc:	f3bf 8f4f 	dsb	sy
 80108d0:	f3bf 8f6f 	isb	sy
 80108d4:	e75f      	b.n	8010796 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80108d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80108d8:	f000 f96f 	bl	8010bba <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80108dc:	f000 fcee 	bl	80112bc <xTaskResumeAll>
 80108e0:	e759      	b.n	8010796 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80108e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80108e4:	f000 f969 	bl	8010bba <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80108e8:	f000 fce8 	bl	80112bc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80108ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80108ee:	f000 f9b6 	bl	8010c5e <prvIsQueueEmpty>
 80108f2:	4603      	mov	r3, r0
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	f43f af4e 	beq.w	8010796 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80108fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d00d      	beq.n	801091c <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8010900:	f7ff f8cc 	bl	800fa9c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010904:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010906:	f000 f8b0 	bl	8010a6a <prvGetDisinheritPriorityAfterTimeout>
 801090a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 801090c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801090e:	685b      	ldr	r3, [r3, #4]
 8010910:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010912:	4618      	mov	r0, r3
 8010914:	f001 fa5a 	bl	8011dcc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010918:	f7ff f8ee 	bl	800faf8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801091c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 801091e:	4618      	mov	r0, r3
 8010920:	3738      	adds	r7, #56	; 0x38
 8010922:	46bd      	mov	sp, r7
 8010924:	bd80      	pop	{r7, pc}
 8010926:	bf00      	nop
 8010928:	e000ed04 	.word	0xe000ed04

0801092c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b08e      	sub	sp, #56	; 0x38
 8010930:	af00      	add	r7, sp, #0
 8010932:	60f8      	str	r0, [r7, #12]
 8010934:	60b9      	str	r1, [r7, #8]
 8010936:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801093c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801093e:	2b00      	cmp	r3, #0
 8010940:	d109      	bne.n	8010956 <xQueueReceiveFromISR+0x2a>
 8010942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010946:	f383 8811 	msr	BASEPRI, r3
 801094a:	f3bf 8f6f 	isb	sy
 801094e:	f3bf 8f4f 	dsb	sy
 8010952:	623b      	str	r3, [r7, #32]
 8010954:	e7fe      	b.n	8010954 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010956:	68bb      	ldr	r3, [r7, #8]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d103      	bne.n	8010964 <xQueueReceiveFromISR+0x38>
 801095c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801095e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010960:	2b00      	cmp	r3, #0
 8010962:	d101      	bne.n	8010968 <xQueueReceiveFromISR+0x3c>
 8010964:	2301      	movs	r3, #1
 8010966:	e000      	b.n	801096a <xQueueReceiveFromISR+0x3e>
 8010968:	2300      	movs	r3, #0
 801096a:	2b00      	cmp	r3, #0
 801096c:	d109      	bne.n	8010982 <xQueueReceiveFromISR+0x56>
 801096e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010972:	f383 8811 	msr	BASEPRI, r3
 8010976:	f3bf 8f6f 	isb	sy
 801097a:	f3bf 8f4f 	dsb	sy
 801097e:	61fb      	str	r3, [r7, #28]
 8010980:	e7fe      	b.n	8010980 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010982:	f7ff f943 	bl	800fc0c <vPortValidateInterruptPriority>
	__asm volatile
 8010986:	f3ef 8211 	mrs	r2, BASEPRI
 801098a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801098e:	f383 8811 	msr	BASEPRI, r3
 8010992:	f3bf 8f6f 	isb	sy
 8010996:	f3bf 8f4f 	dsb	sy
 801099a:	61ba      	str	r2, [r7, #24]
 801099c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801099e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80109a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80109a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109a6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80109a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d02f      	beq.n	8010a0e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80109ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80109b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80109b8:	68b9      	ldr	r1, [r7, #8]
 80109ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80109bc:	f000 f8d7 	bl	8010b6e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80109c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109c2:	1e5a      	subs	r2, r3, #1
 80109c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109c6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80109c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80109cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109d0:	d112      	bne.n	80109f8 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109d4:	691b      	ldr	r3, [r3, #16]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d016      	beq.n	8010a08 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109dc:	3310      	adds	r3, #16
 80109de:	4618      	mov	r0, r3
 80109e0:	f000 feda 	bl	8011798 <xTaskRemoveFromEventList>
 80109e4:	4603      	mov	r3, r0
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d00e      	beq.n	8010a08 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d00b      	beq.n	8010a08 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	2201      	movs	r2, #1
 80109f4:	601a      	str	r2, [r3, #0]
 80109f6:	e007      	b.n	8010a08 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80109f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80109fc:	3301      	adds	r3, #1
 80109fe:	b2db      	uxtb	r3, r3
 8010a00:	b25a      	sxtb	r2, r3
 8010a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8010a08:	2301      	movs	r3, #1
 8010a0a:	637b      	str	r3, [r7, #52]	; 0x34
 8010a0c:	e001      	b.n	8010a12 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8010a0e:	2300      	movs	r3, #0
 8010a10:	637b      	str	r3, [r7, #52]	; 0x34
 8010a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a14:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010a16:	693b      	ldr	r3, [r7, #16]
 8010a18:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010a1e:	4618      	mov	r0, r3
 8010a20:	3738      	adds	r7, #56	; 0x38
 8010a22:	46bd      	mov	sp, r7
 8010a24:	bd80      	pop	{r7, pc}

08010a26 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010a26:	b580      	push	{r7, lr}
 8010a28:	b084      	sub	sp, #16
 8010a2a:	af00      	add	r7, sp, #0
 8010a2c:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d109      	bne.n	8010a4c <vQueueDelete+0x26>
	__asm volatile
 8010a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a3c:	f383 8811 	msr	BASEPRI, r3
 8010a40:	f3bf 8f6f 	isb	sy
 8010a44:	f3bf 8f4f 	dsb	sy
 8010a48:	60bb      	str	r3, [r7, #8]
 8010a4a:	e7fe      	b.n	8010a4a <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010a4c:	68f8      	ldr	r0, [r7, #12]
 8010a4e:	f000 f95d 	bl	8010d0c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d102      	bne.n	8010a62 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 8010a5c:	68f8      	ldr	r0, [r7, #12]
 8010a5e:	f7fe fd29 	bl	800f4b4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010a62:	bf00      	nop
 8010a64:	3710      	adds	r7, #16
 8010a66:	46bd      	mov	sp, r7
 8010a68:	bd80      	pop	{r7, pc}

08010a6a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010a6a:	b480      	push	{r7}
 8010a6c:	b085      	sub	sp, #20
 8010a6e:	af00      	add	r7, sp, #0
 8010a70:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d006      	beq.n	8010a88 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8010a84:	60fb      	str	r3, [r7, #12]
 8010a86:	e001      	b.n	8010a8c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010a88:	2300      	movs	r3, #0
 8010a8a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010a8c:	68fb      	ldr	r3, [r7, #12]
	}
 8010a8e:	4618      	mov	r0, r3
 8010a90:	3714      	adds	r7, #20
 8010a92:	46bd      	mov	sp, r7
 8010a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a98:	4770      	bx	lr

08010a9a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010a9a:	b580      	push	{r7, lr}
 8010a9c:	b086      	sub	sp, #24
 8010a9e:	af00      	add	r7, sp, #0
 8010aa0:	60f8      	str	r0, [r7, #12]
 8010aa2:	60b9      	str	r1, [r7, #8]
 8010aa4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010aae:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d10d      	bne.n	8010ad4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d14d      	bne.n	8010b5c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	685b      	ldr	r3, [r3, #4]
 8010ac4:	4618      	mov	r0, r3
 8010ac6:	f001 f915 	bl	8011cf4 <xTaskPriorityDisinherit>
 8010aca:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	2200      	movs	r2, #0
 8010ad0:	605a      	str	r2, [r3, #4]
 8010ad2:	e043      	b.n	8010b5c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d119      	bne.n	8010b0e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8010ada:	68fb      	ldr	r3, [r7, #12]
 8010adc:	6898      	ldr	r0, [r3, #8]
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ae2:	461a      	mov	r2, r3
 8010ae4:	68b9      	ldr	r1, [r7, #8]
 8010ae6:	f006 f89d 	bl	8016c24 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	689a      	ldr	r2, [r3, #8]
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010af2:	441a      	add	r2, r3
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	689a      	ldr	r2, [r3, #8]
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	685b      	ldr	r3, [r3, #4]
 8010b00:	429a      	cmp	r2, r3
 8010b02:	d32b      	bcc.n	8010b5c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	681a      	ldr	r2, [r3, #0]
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	609a      	str	r2, [r3, #8]
 8010b0c:	e026      	b.n	8010b5c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	68d8      	ldr	r0, [r3, #12]
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b16:	461a      	mov	r2, r3
 8010b18:	68b9      	ldr	r1, [r7, #8]
 8010b1a:	f006 f883 	bl	8016c24 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	68da      	ldr	r2, [r3, #12]
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b26:	425b      	negs	r3, r3
 8010b28:	441a      	add	r2, r3
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	68da      	ldr	r2, [r3, #12]
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	429a      	cmp	r2, r3
 8010b38:	d207      	bcs.n	8010b4a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	685a      	ldr	r2, [r3, #4]
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b42:	425b      	negs	r3, r3
 8010b44:	441a      	add	r2, r3
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	2b02      	cmp	r3, #2
 8010b4e:	d105      	bne.n	8010b5c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010b50:	693b      	ldr	r3, [r7, #16]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d002      	beq.n	8010b5c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010b56:	693b      	ldr	r3, [r7, #16]
 8010b58:	3b01      	subs	r3, #1
 8010b5a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010b5c:	693b      	ldr	r3, [r7, #16]
 8010b5e:	1c5a      	adds	r2, r3, #1
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010b64:	697b      	ldr	r3, [r7, #20]
}
 8010b66:	4618      	mov	r0, r3
 8010b68:	3718      	adds	r7, #24
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bd80      	pop	{r7, pc}

08010b6e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010b6e:	b580      	push	{r7, lr}
 8010b70:	b082      	sub	sp, #8
 8010b72:	af00      	add	r7, sp, #0
 8010b74:	6078      	str	r0, [r7, #4]
 8010b76:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d018      	beq.n	8010bb2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	68da      	ldr	r2, [r3, #12]
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b88:	441a      	add	r2, r3
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	68da      	ldr	r2, [r3, #12]
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	685b      	ldr	r3, [r3, #4]
 8010b96:	429a      	cmp	r2, r3
 8010b98:	d303      	bcc.n	8010ba2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	681a      	ldr	r2, [r3, #0]
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	68d9      	ldr	r1, [r3, #12]
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010baa:	461a      	mov	r2, r3
 8010bac:	6838      	ldr	r0, [r7, #0]
 8010bae:	f006 f839 	bl	8016c24 <memcpy>
	}
}
 8010bb2:	bf00      	nop
 8010bb4:	3708      	adds	r7, #8
 8010bb6:	46bd      	mov	sp, r7
 8010bb8:	bd80      	pop	{r7, pc}

08010bba <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010bba:	b580      	push	{r7, lr}
 8010bbc:	b084      	sub	sp, #16
 8010bbe:	af00      	add	r7, sp, #0
 8010bc0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010bc2:	f7fe ff6b 	bl	800fa9c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010bcc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010bce:	e011      	b.n	8010bf4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d012      	beq.n	8010bfe <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	3324      	adds	r3, #36	; 0x24
 8010bdc:	4618      	mov	r0, r3
 8010bde:	f000 fddb 	bl	8011798 <xTaskRemoveFromEventList>
 8010be2:	4603      	mov	r3, r0
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d001      	beq.n	8010bec <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010be8:	f000 feb0 	bl	801194c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010bec:	7bfb      	ldrb	r3, [r7, #15]
 8010bee:	3b01      	subs	r3, #1
 8010bf0:	b2db      	uxtb	r3, r3
 8010bf2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	dce9      	bgt.n	8010bd0 <prvUnlockQueue+0x16>
 8010bfc:	e000      	b.n	8010c00 <prvUnlockQueue+0x46>
					break;
 8010bfe:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	22ff      	movs	r2, #255	; 0xff
 8010c04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010c08:	f7fe ff76 	bl	800faf8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010c0c:	f7fe ff46 	bl	800fa9c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010c16:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010c18:	e011      	b.n	8010c3e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	691b      	ldr	r3, [r3, #16]
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d012      	beq.n	8010c48 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	3310      	adds	r3, #16
 8010c26:	4618      	mov	r0, r3
 8010c28:	f000 fdb6 	bl	8011798 <xTaskRemoveFromEventList>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d001      	beq.n	8010c36 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010c32:	f000 fe8b 	bl	801194c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010c36:	7bbb      	ldrb	r3, [r7, #14]
 8010c38:	3b01      	subs	r3, #1
 8010c3a:	b2db      	uxtb	r3, r3
 8010c3c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010c3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	dce9      	bgt.n	8010c1a <prvUnlockQueue+0x60>
 8010c46:	e000      	b.n	8010c4a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010c48:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	22ff      	movs	r2, #255	; 0xff
 8010c4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010c52:	f7fe ff51 	bl	800faf8 <vPortExitCritical>
}
 8010c56:	bf00      	nop
 8010c58:	3710      	adds	r7, #16
 8010c5a:	46bd      	mov	sp, r7
 8010c5c:	bd80      	pop	{r7, pc}

08010c5e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010c5e:	b580      	push	{r7, lr}
 8010c60:	b084      	sub	sp, #16
 8010c62:	af00      	add	r7, sp, #0
 8010c64:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010c66:	f7fe ff19 	bl	800fa9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d102      	bne.n	8010c78 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010c72:	2301      	movs	r3, #1
 8010c74:	60fb      	str	r3, [r7, #12]
 8010c76:	e001      	b.n	8010c7c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010c78:	2300      	movs	r3, #0
 8010c7a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010c7c:	f7fe ff3c 	bl	800faf8 <vPortExitCritical>

	return xReturn;
 8010c80:	68fb      	ldr	r3, [r7, #12]
}
 8010c82:	4618      	mov	r0, r3
 8010c84:	3710      	adds	r7, #16
 8010c86:	46bd      	mov	sp, r7
 8010c88:	bd80      	pop	{r7, pc}

08010c8a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010c8a:	b580      	push	{r7, lr}
 8010c8c:	b084      	sub	sp, #16
 8010c8e:	af00      	add	r7, sp, #0
 8010c90:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010c92:	f7fe ff03 	bl	800fa9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c9e:	429a      	cmp	r2, r3
 8010ca0:	d102      	bne.n	8010ca8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010ca2:	2301      	movs	r3, #1
 8010ca4:	60fb      	str	r3, [r7, #12]
 8010ca6:	e001      	b.n	8010cac <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010ca8:	2300      	movs	r3, #0
 8010caa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010cac:	f7fe ff24 	bl	800faf8 <vPortExitCritical>

	return xReturn;
 8010cb0:	68fb      	ldr	r3, [r7, #12]
}
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	3710      	adds	r7, #16
 8010cb6:	46bd      	mov	sp, r7
 8010cb8:	bd80      	pop	{r7, pc}
	...

08010cbc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010cbc:	b480      	push	{r7}
 8010cbe:	b085      	sub	sp, #20
 8010cc0:	af00      	add	r7, sp, #0
 8010cc2:	6078      	str	r0, [r7, #4]
 8010cc4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	60fb      	str	r3, [r7, #12]
 8010cca:	e014      	b.n	8010cf6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010ccc:	4a0e      	ldr	r2, [pc, #56]	; (8010d08 <vQueueAddToRegistry+0x4c>)
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d10b      	bne.n	8010cf0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010cd8:	490b      	ldr	r1, [pc, #44]	; (8010d08 <vQueueAddToRegistry+0x4c>)
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	683a      	ldr	r2, [r7, #0]
 8010cde:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010ce2:	4a09      	ldr	r2, [pc, #36]	; (8010d08 <vQueueAddToRegistry+0x4c>)
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	00db      	lsls	r3, r3, #3
 8010ce8:	4413      	add	r3, r2
 8010cea:	687a      	ldr	r2, [r7, #4]
 8010cec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010cee:	e005      	b.n	8010cfc <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	3301      	adds	r3, #1
 8010cf4:	60fb      	str	r3, [r7, #12]
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	2b0b      	cmp	r3, #11
 8010cfa:	d9e7      	bls.n	8010ccc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010cfc:	bf00      	nop
 8010cfe:	3714      	adds	r7, #20
 8010d00:	46bd      	mov	sp, r7
 8010d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d06:	4770      	bx	lr
 8010d08:	20028880 	.word	0x20028880

08010d0c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010d0c:	b480      	push	{r7}
 8010d0e:	b085      	sub	sp, #20
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010d14:	2300      	movs	r3, #0
 8010d16:	60fb      	str	r3, [r7, #12]
 8010d18:	e016      	b.n	8010d48 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010d1a:	4a10      	ldr	r2, [pc, #64]	; (8010d5c <vQueueUnregisterQueue+0x50>)
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	00db      	lsls	r3, r3, #3
 8010d20:	4413      	add	r3, r2
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	687a      	ldr	r2, [r7, #4]
 8010d26:	429a      	cmp	r2, r3
 8010d28:	d10b      	bne.n	8010d42 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010d2a:	4a0c      	ldr	r2, [pc, #48]	; (8010d5c <vQueueUnregisterQueue+0x50>)
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	2100      	movs	r1, #0
 8010d30:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010d34:	4a09      	ldr	r2, [pc, #36]	; (8010d5c <vQueueUnregisterQueue+0x50>)
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	00db      	lsls	r3, r3, #3
 8010d3a:	4413      	add	r3, r2
 8010d3c:	2200      	movs	r2, #0
 8010d3e:	605a      	str	r2, [r3, #4]
				break;
 8010d40:	e005      	b.n	8010d4e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	3301      	adds	r3, #1
 8010d46:	60fb      	str	r3, [r7, #12]
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	2b0b      	cmp	r3, #11
 8010d4c:	d9e5      	bls.n	8010d1a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010d4e:	bf00      	nop
 8010d50:	3714      	adds	r7, #20
 8010d52:	46bd      	mov	sp, r7
 8010d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d58:	4770      	bx	lr
 8010d5a:	bf00      	nop
 8010d5c:	20028880 	.word	0x20028880

08010d60 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b086      	sub	sp, #24
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	60f8      	str	r0, [r7, #12]
 8010d68:	60b9      	str	r1, [r7, #8]
 8010d6a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010d6c:	68fb      	ldr	r3, [r7, #12]
 8010d6e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010d70:	f7fe fe94 	bl	800fa9c <vPortEnterCritical>
 8010d74:	697b      	ldr	r3, [r7, #20]
 8010d76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010d7a:	b25b      	sxtb	r3, r3
 8010d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d80:	d103      	bne.n	8010d8a <vQueueWaitForMessageRestricted+0x2a>
 8010d82:	697b      	ldr	r3, [r7, #20]
 8010d84:	2200      	movs	r2, #0
 8010d86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010d8a:	697b      	ldr	r3, [r7, #20]
 8010d8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010d90:	b25b      	sxtb	r3, r3
 8010d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d96:	d103      	bne.n	8010da0 <vQueueWaitForMessageRestricted+0x40>
 8010d98:	697b      	ldr	r3, [r7, #20]
 8010d9a:	2200      	movs	r2, #0
 8010d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010da0:	f7fe feaa 	bl	800faf8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010da4:	697b      	ldr	r3, [r7, #20]
 8010da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d106      	bne.n	8010dba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010dac:	697b      	ldr	r3, [r7, #20]
 8010dae:	3324      	adds	r3, #36	; 0x24
 8010db0:	687a      	ldr	r2, [r7, #4]
 8010db2:	68b9      	ldr	r1, [r7, #8]
 8010db4:	4618      	mov	r0, r3
 8010db6:	f000 fcc5 	bl	8011744 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010dba:	6978      	ldr	r0, [r7, #20]
 8010dbc:	f7ff fefd 	bl	8010bba <prvUnlockQueue>
	}
 8010dc0:	bf00      	nop
 8010dc2:	3718      	adds	r7, #24
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	bd80      	pop	{r7, pc}

08010dc8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010dc8:	b580      	push	{r7, lr}
 8010dca:	b08e      	sub	sp, #56	; 0x38
 8010dcc:	af04      	add	r7, sp, #16
 8010dce:	60f8      	str	r0, [r7, #12]
 8010dd0:	60b9      	str	r1, [r7, #8]
 8010dd2:	607a      	str	r2, [r7, #4]
 8010dd4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d109      	bne.n	8010df0 <xTaskCreateStatic+0x28>
 8010ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010de0:	f383 8811 	msr	BASEPRI, r3
 8010de4:	f3bf 8f6f 	isb	sy
 8010de8:	f3bf 8f4f 	dsb	sy
 8010dec:	623b      	str	r3, [r7, #32]
 8010dee:	e7fe      	b.n	8010dee <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8010df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d109      	bne.n	8010e0a <xTaskCreateStatic+0x42>
 8010df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dfa:	f383 8811 	msr	BASEPRI, r3
 8010dfe:	f3bf 8f6f 	isb	sy
 8010e02:	f3bf 8f4f 	dsb	sy
 8010e06:	61fb      	str	r3, [r7, #28]
 8010e08:	e7fe      	b.n	8010e08 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010e0a:	2364      	movs	r3, #100	; 0x64
 8010e0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010e0e:	693b      	ldr	r3, [r7, #16]
 8010e10:	2b64      	cmp	r3, #100	; 0x64
 8010e12:	d009      	beq.n	8010e28 <xTaskCreateStatic+0x60>
 8010e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e18:	f383 8811 	msr	BASEPRI, r3
 8010e1c:	f3bf 8f6f 	isb	sy
 8010e20:	f3bf 8f4f 	dsb	sy
 8010e24:	61bb      	str	r3, [r7, #24]
 8010e26:	e7fe      	b.n	8010e26 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d01e      	beq.n	8010e6c <xTaskCreateStatic+0xa4>
 8010e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d01b      	beq.n	8010e6c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e36:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010e3c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e40:	2202      	movs	r2, #2
 8010e42:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010e46:	2300      	movs	r3, #0
 8010e48:	9303      	str	r3, [sp, #12]
 8010e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e4c:	9302      	str	r3, [sp, #8]
 8010e4e:	f107 0314 	add.w	r3, r7, #20
 8010e52:	9301      	str	r3, [sp, #4]
 8010e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e56:	9300      	str	r3, [sp, #0]
 8010e58:	683b      	ldr	r3, [r7, #0]
 8010e5a:	687a      	ldr	r2, [r7, #4]
 8010e5c:	68b9      	ldr	r1, [r7, #8]
 8010e5e:	68f8      	ldr	r0, [r7, #12]
 8010e60:	f000 f850 	bl	8010f04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010e64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010e66:	f000 f8d9 	bl	801101c <prvAddNewTaskToReadyList>
 8010e6a:	e001      	b.n	8010e70 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010e70:	697b      	ldr	r3, [r7, #20]
	}
 8010e72:	4618      	mov	r0, r3
 8010e74:	3728      	adds	r7, #40	; 0x28
 8010e76:	46bd      	mov	sp, r7
 8010e78:	bd80      	pop	{r7, pc}

08010e7a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010e7a:	b580      	push	{r7, lr}
 8010e7c:	b08c      	sub	sp, #48	; 0x30
 8010e7e:	af04      	add	r7, sp, #16
 8010e80:	60f8      	str	r0, [r7, #12]
 8010e82:	60b9      	str	r1, [r7, #8]
 8010e84:	603b      	str	r3, [r7, #0]
 8010e86:	4613      	mov	r3, r2
 8010e88:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e8a:	88fb      	ldrh	r3, [r7, #6]
 8010e8c:	009b      	lsls	r3, r3, #2
 8010e8e:	4618      	mov	r0, r3
 8010e90:	f7fe fa4a 	bl	800f328 <pvPortMalloc>
 8010e94:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010e96:	697b      	ldr	r3, [r7, #20]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d00e      	beq.n	8010eba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8010e9c:	2064      	movs	r0, #100	; 0x64
 8010e9e:	f7fe fa43 	bl	800f328 <pvPortMalloc>
 8010ea2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010ea4:	69fb      	ldr	r3, [r7, #28]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d003      	beq.n	8010eb2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010eaa:	69fb      	ldr	r3, [r7, #28]
 8010eac:	697a      	ldr	r2, [r7, #20]
 8010eae:	631a      	str	r2, [r3, #48]	; 0x30
 8010eb0:	e005      	b.n	8010ebe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010eb2:	6978      	ldr	r0, [r7, #20]
 8010eb4:	f7fe fafe 	bl	800f4b4 <vPortFree>
 8010eb8:	e001      	b.n	8010ebe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010eba:	2300      	movs	r3, #0
 8010ebc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010ebe:	69fb      	ldr	r3, [r7, #28]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d017      	beq.n	8010ef4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010ec4:	69fb      	ldr	r3, [r7, #28]
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010ecc:	88fa      	ldrh	r2, [r7, #6]
 8010ece:	2300      	movs	r3, #0
 8010ed0:	9303      	str	r3, [sp, #12]
 8010ed2:	69fb      	ldr	r3, [r7, #28]
 8010ed4:	9302      	str	r3, [sp, #8]
 8010ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ed8:	9301      	str	r3, [sp, #4]
 8010eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010edc:	9300      	str	r3, [sp, #0]
 8010ede:	683b      	ldr	r3, [r7, #0]
 8010ee0:	68b9      	ldr	r1, [r7, #8]
 8010ee2:	68f8      	ldr	r0, [r7, #12]
 8010ee4:	f000 f80e 	bl	8010f04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010ee8:	69f8      	ldr	r0, [r7, #28]
 8010eea:	f000 f897 	bl	801101c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010eee:	2301      	movs	r3, #1
 8010ef0:	61bb      	str	r3, [r7, #24]
 8010ef2:	e002      	b.n	8010efa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8010ef8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010efa:	69bb      	ldr	r3, [r7, #24]
	}
 8010efc:	4618      	mov	r0, r3
 8010efe:	3720      	adds	r7, #32
 8010f00:	46bd      	mov	sp, r7
 8010f02:	bd80      	pop	{r7, pc}

08010f04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010f04:	b580      	push	{r7, lr}
 8010f06:	b088      	sub	sp, #32
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	60f8      	str	r0, [r7, #12]
 8010f0c:	60b9      	str	r1, [r7, #8]
 8010f0e:	607a      	str	r2, [r7, #4]
 8010f10:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f14:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	009b      	lsls	r3, r3, #2
 8010f1a:	461a      	mov	r2, r3
 8010f1c:	21a5      	movs	r1, #165	; 0xa5
 8010f1e:	f005 fe8c 	bl	8016c3a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8010f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010f2c:	3b01      	subs	r3, #1
 8010f2e:	009b      	lsls	r3, r3, #2
 8010f30:	4413      	add	r3, r2
 8010f32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8010f34:	69bb      	ldr	r3, [r7, #24]
 8010f36:	f023 0307 	bic.w	r3, r3, #7
 8010f3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010f3c:	69bb      	ldr	r3, [r7, #24]
 8010f3e:	f003 0307 	and.w	r3, r3, #7
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d009      	beq.n	8010f5a <prvInitialiseNewTask+0x56>
 8010f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f4a:	f383 8811 	msr	BASEPRI, r3
 8010f4e:	f3bf 8f6f 	isb	sy
 8010f52:	f3bf 8f4f 	dsb	sy
 8010f56:	617b      	str	r3, [r7, #20]
 8010f58:	e7fe      	b.n	8010f58 <prvInitialiseNewTask+0x54>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 8010f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f5c:	69ba      	ldr	r2, [r7, #24]
 8010f5e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010f60:	2300      	movs	r3, #0
 8010f62:	61fb      	str	r3, [r7, #28]
 8010f64:	e012      	b.n	8010f8c <prvInitialiseNewTask+0x88>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010f66:	68ba      	ldr	r2, [r7, #8]
 8010f68:	69fb      	ldr	r3, [r7, #28]
 8010f6a:	4413      	add	r3, r2
 8010f6c:	7819      	ldrb	r1, [r3, #0]
 8010f6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f70:	69fb      	ldr	r3, [r7, #28]
 8010f72:	4413      	add	r3, r2
 8010f74:	3334      	adds	r3, #52	; 0x34
 8010f76:	460a      	mov	r2, r1
 8010f78:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8010f7a:	68ba      	ldr	r2, [r7, #8]
 8010f7c:	69fb      	ldr	r3, [r7, #28]
 8010f7e:	4413      	add	r3, r2
 8010f80:	781b      	ldrb	r3, [r3, #0]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d006      	beq.n	8010f94 <prvInitialiseNewTask+0x90>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010f86:	69fb      	ldr	r3, [r7, #28]
 8010f88:	3301      	adds	r3, #1
 8010f8a:	61fb      	str	r3, [r7, #28]
 8010f8c:	69fb      	ldr	r3, [r7, #28]
 8010f8e:	2b0f      	cmp	r3, #15
 8010f90:	d9e9      	bls.n	8010f66 <prvInitialiseNewTask+0x62>
 8010f92:	e000      	b.n	8010f96 <prvInitialiseNewTask+0x92>
		{
			break;
 8010f94:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f98:	2200      	movs	r2, #0
 8010f9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fa0:	2b37      	cmp	r3, #55	; 0x37
 8010fa2:	d901      	bls.n	8010fa8 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010fa4:	2337      	movs	r3, #55	; 0x37
 8010fa6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010faa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010fac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010fb2:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8010fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fb6:	2200      	movs	r2, #0
 8010fb8:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fbc:	3304      	adds	r3, #4
 8010fbe:	4618      	mov	r0, r3
 8010fc0:	f7fe fbae 	bl	800f720 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fc6:	3318      	adds	r3, #24
 8010fc8:	4618      	mov	r0, r3
 8010fca:	f7fe fba9 	bl	800f720 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010fd2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fd6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fdc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fe0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010fe2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8010fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fe6:	2200      	movs	r2, #0
 8010fe8:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fec:	2200      	movs	r2, #0
 8010fee:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010ff8:	683a      	ldr	r2, [r7, #0]
 8010ffa:	68f9      	ldr	r1, [r7, #12]
 8010ffc:	69b8      	ldr	r0, [r7, #24]
 8010ffe:	f7fe fc23 	bl	800f848 <pxPortInitialiseStack>
 8011002:	4602      	mov	r2, r0
 8011004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011006:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8011008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801100a:	2b00      	cmp	r3, #0
 801100c:	d002      	beq.n	8011014 <prvInitialiseNewTask+0x110>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801100e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011010:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011012:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011014:	bf00      	nop
 8011016:	3720      	adds	r7, #32
 8011018:	46bd      	mov	sp, r7
 801101a:	bd80      	pop	{r7, pc}

0801101c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b082      	sub	sp, #8
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011024:	f7fe fd3a 	bl	800fa9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011028:	4b2d      	ldr	r3, [pc, #180]	; (80110e0 <prvAddNewTaskToReadyList+0xc4>)
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	3301      	adds	r3, #1
 801102e:	4a2c      	ldr	r2, [pc, #176]	; (80110e0 <prvAddNewTaskToReadyList+0xc4>)
 8011030:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011032:	4b2c      	ldr	r3, [pc, #176]	; (80110e4 <prvAddNewTaskToReadyList+0xc8>)
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	2b00      	cmp	r3, #0
 8011038:	d109      	bne.n	801104e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801103a:	4a2a      	ldr	r2, [pc, #168]	; (80110e4 <prvAddNewTaskToReadyList+0xc8>)
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011040:	4b27      	ldr	r3, [pc, #156]	; (80110e0 <prvAddNewTaskToReadyList+0xc4>)
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	2b01      	cmp	r3, #1
 8011046:	d110      	bne.n	801106a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011048:	f000 fcf8 	bl	8011a3c <prvInitialiseTaskLists>
 801104c:	e00d      	b.n	801106a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801104e:	4b26      	ldr	r3, [pc, #152]	; (80110e8 <prvAddNewTaskToReadyList+0xcc>)
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d109      	bne.n	801106a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011056:	4b23      	ldr	r3, [pc, #140]	; (80110e4 <prvAddNewTaskToReadyList+0xc8>)
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011060:	429a      	cmp	r2, r3
 8011062:	d802      	bhi.n	801106a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011064:	4a1f      	ldr	r2, [pc, #124]	; (80110e4 <prvAddNewTaskToReadyList+0xc8>)
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801106a:	4b20      	ldr	r3, [pc, #128]	; (80110ec <prvAddNewTaskToReadyList+0xd0>)
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	3301      	adds	r3, #1
 8011070:	4a1e      	ldr	r2, [pc, #120]	; (80110ec <prvAddNewTaskToReadyList+0xd0>)
 8011072:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011074:	4b1d      	ldr	r3, [pc, #116]	; (80110ec <prvAddNewTaskToReadyList+0xd0>)
 8011076:	681a      	ldr	r2, [r3, #0]
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011080:	4b1b      	ldr	r3, [pc, #108]	; (80110f0 <prvAddNewTaskToReadyList+0xd4>)
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	429a      	cmp	r2, r3
 8011086:	d903      	bls.n	8011090 <prvAddNewTaskToReadyList+0x74>
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801108c:	4a18      	ldr	r2, [pc, #96]	; (80110f0 <prvAddNewTaskToReadyList+0xd4>)
 801108e:	6013      	str	r3, [r2, #0]
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011094:	4613      	mov	r3, r2
 8011096:	009b      	lsls	r3, r3, #2
 8011098:	4413      	add	r3, r2
 801109a:	009b      	lsls	r3, r3, #2
 801109c:	4a15      	ldr	r2, [pc, #84]	; (80110f4 <prvAddNewTaskToReadyList+0xd8>)
 801109e:	441a      	add	r2, r3
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	3304      	adds	r3, #4
 80110a4:	4619      	mov	r1, r3
 80110a6:	4610      	mov	r0, r2
 80110a8:	f7fe fb47 	bl	800f73a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80110ac:	f7fe fd24 	bl	800faf8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80110b0:	4b0d      	ldr	r3, [pc, #52]	; (80110e8 <prvAddNewTaskToReadyList+0xcc>)
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d00e      	beq.n	80110d6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80110b8:	4b0a      	ldr	r3, [pc, #40]	; (80110e4 <prvAddNewTaskToReadyList+0xc8>)
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110c2:	429a      	cmp	r2, r3
 80110c4:	d207      	bcs.n	80110d6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80110c6:	4b0c      	ldr	r3, [pc, #48]	; (80110f8 <prvAddNewTaskToReadyList+0xdc>)
 80110c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110cc:	601a      	str	r2, [r3, #0]
 80110ce:	f3bf 8f4f 	dsb	sy
 80110d2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80110d6:	bf00      	nop
 80110d8:	3708      	adds	r7, #8
 80110da:	46bd      	mov	sp, r7
 80110dc:	bd80      	pop	{r7, pc}
 80110de:	bf00      	nop
 80110e0:	20027324 	.word	0x20027324
 80110e4:	20026e50 	.word	0x20026e50
 80110e8:	20027330 	.word	0x20027330
 80110ec:	20027340 	.word	0x20027340
 80110f0:	2002732c 	.word	0x2002732c
 80110f4:	20026e54 	.word	0x20026e54
 80110f8:	e000ed04 	.word	0xe000ed04

080110fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80110fc:	b580      	push	{r7, lr}
 80110fe:	b084      	sub	sp, #16
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011104:	2300      	movs	r3, #0
 8011106:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d016      	beq.n	801113c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801110e:	4b13      	ldr	r3, [pc, #76]	; (801115c <vTaskDelay+0x60>)
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	2b00      	cmp	r3, #0
 8011114:	d009      	beq.n	801112a <vTaskDelay+0x2e>
 8011116:	f04f 0350 	mov.w	r3, #80	; 0x50
 801111a:	f383 8811 	msr	BASEPRI, r3
 801111e:	f3bf 8f6f 	isb	sy
 8011122:	f3bf 8f4f 	dsb	sy
 8011126:	60bb      	str	r3, [r7, #8]
 8011128:	e7fe      	b.n	8011128 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 801112a:	f000 f881 	bl	8011230 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801112e:	2100      	movs	r1, #0
 8011130:	6878      	ldr	r0, [r7, #4]
 8011132:	f001 f8a9 	bl	8012288 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011136:	f000 f8c1 	bl	80112bc <xTaskResumeAll>
 801113a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d107      	bne.n	8011152 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8011142:	4b07      	ldr	r3, [pc, #28]	; (8011160 <vTaskDelay+0x64>)
 8011144:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011148:	601a      	str	r2, [r3, #0]
 801114a:	f3bf 8f4f 	dsb	sy
 801114e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011152:	bf00      	nop
 8011154:	3710      	adds	r7, #16
 8011156:	46bd      	mov	sp, r7
 8011158:	bd80      	pop	{r7, pc}
 801115a:	bf00      	nop
 801115c:	2002734c 	.word	0x2002734c
 8011160:	e000ed04 	.word	0xe000ed04

08011164 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b08a      	sub	sp, #40	; 0x28
 8011168:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801116a:	2300      	movs	r3, #0
 801116c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801116e:	2300      	movs	r3, #0
 8011170:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011172:	463a      	mov	r2, r7
 8011174:	1d39      	adds	r1, r7, #4
 8011176:	f107 0308 	add.w	r3, r7, #8
 801117a:	4618      	mov	r0, r3
 801117c:	f7fe f8a0 	bl	800f2c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011180:	6839      	ldr	r1, [r7, #0]
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	68ba      	ldr	r2, [r7, #8]
 8011186:	9202      	str	r2, [sp, #8]
 8011188:	9301      	str	r3, [sp, #4]
 801118a:	2300      	movs	r3, #0
 801118c:	9300      	str	r3, [sp, #0]
 801118e:	2300      	movs	r3, #0
 8011190:	460a      	mov	r2, r1
 8011192:	4921      	ldr	r1, [pc, #132]	; (8011218 <vTaskStartScheduler+0xb4>)
 8011194:	4821      	ldr	r0, [pc, #132]	; (801121c <vTaskStartScheduler+0xb8>)
 8011196:	f7ff fe17 	bl	8010dc8 <xTaskCreateStatic>
 801119a:	4602      	mov	r2, r0
 801119c:	4b20      	ldr	r3, [pc, #128]	; (8011220 <vTaskStartScheduler+0xbc>)
 801119e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80111a0:	4b1f      	ldr	r3, [pc, #124]	; (8011220 <vTaskStartScheduler+0xbc>)
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d002      	beq.n	80111ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80111a8:	2301      	movs	r3, #1
 80111aa:	617b      	str	r3, [r7, #20]
 80111ac:	e001      	b.n	80111b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80111ae:	2300      	movs	r3, #0
 80111b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	2b01      	cmp	r3, #1
 80111b6:	d102      	bne.n	80111be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80111b8:	f001 f8ba 	bl	8012330 <xTimerCreateTimerTask>
 80111bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80111be:	697b      	ldr	r3, [r7, #20]
 80111c0:	2b01      	cmp	r3, #1
 80111c2:	d117      	bne.n	80111f4 <vTaskStartScheduler+0x90>
 80111c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111c8:	f383 8811 	msr	BASEPRI, r3
 80111cc:	f3bf 8f6f 	isb	sy
 80111d0:	f3bf 8f4f 	dsb	sy
 80111d4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80111d6:	4b13      	ldr	r3, [pc, #76]	; (8011224 <vTaskStartScheduler+0xc0>)
 80111d8:	f04f 32ff 	mov.w	r2, #4294967295
 80111dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80111de:	4b12      	ldr	r3, [pc, #72]	; (8011228 <vTaskStartScheduler+0xc4>)
 80111e0:	2201      	movs	r2, #1
 80111e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80111e4:	4b11      	ldr	r3, [pc, #68]	; (801122c <vTaskStartScheduler+0xc8>)
 80111e6:	2200      	movs	r2, #0
 80111e8:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80111ea:	f7f0 f820 	bl	800122e <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80111ee:	f7fe fbb7 	bl	800f960 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80111f2:	e00d      	b.n	8011210 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80111f4:	697b      	ldr	r3, [r7, #20]
 80111f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111fa:	d109      	bne.n	8011210 <vTaskStartScheduler+0xac>
 80111fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011200:	f383 8811 	msr	BASEPRI, r3
 8011204:	f3bf 8f6f 	isb	sy
 8011208:	f3bf 8f4f 	dsb	sy
 801120c:	60fb      	str	r3, [r7, #12]
 801120e:	e7fe      	b.n	801120e <vTaskStartScheduler+0xaa>
}
 8011210:	bf00      	nop
 8011212:	3718      	adds	r7, #24
 8011214:	46bd      	mov	sp, r7
 8011216:	bd80      	pop	{r7, pc}
 8011218:	0801801c 	.word	0x0801801c
 801121c:	08011965 	.word	0x08011965
 8011220:	20027348 	.word	0x20027348
 8011224:	20027344 	.word	0x20027344
 8011228:	20027330 	.word	0x20027330
 801122c:	20027328 	.word	0x20027328

08011230 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011230:	b480      	push	{r7}
 8011232:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8011234:	4b04      	ldr	r3, [pc, #16]	; (8011248 <vTaskSuspendAll+0x18>)
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	3301      	adds	r3, #1
 801123a:	4a03      	ldr	r2, [pc, #12]	; (8011248 <vTaskSuspendAll+0x18>)
 801123c:	6013      	str	r3, [r2, #0]
}
 801123e:	bf00      	nop
 8011240:	46bd      	mov	sp, r7
 8011242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011246:	4770      	bx	lr
 8011248:	2002734c 	.word	0x2002734c

0801124c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 801124c:	b480      	push	{r7}
 801124e:	b083      	sub	sp, #12
 8011250:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8011252:	2300      	movs	r3, #0
 8011254:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8011256:	4b14      	ldr	r3, [pc, #80]	; (80112a8 <prvGetExpectedIdleTime+0x5c>)
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d001      	beq.n	8011262 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 801125e:	2301      	movs	r3, #1
 8011260:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8011262:	4b12      	ldr	r3, [pc, #72]	; (80112ac <prvGetExpectedIdleTime+0x60>)
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011268:	2b00      	cmp	r3, #0
 801126a:	d002      	beq.n	8011272 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 801126c:	2300      	movs	r3, #0
 801126e:	607b      	str	r3, [r7, #4]
 8011270:	e012      	b.n	8011298 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8011272:	4b0f      	ldr	r3, [pc, #60]	; (80112b0 <prvGetExpectedIdleTime+0x64>)
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	2b01      	cmp	r3, #1
 8011278:	d902      	bls.n	8011280 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 801127a:	2300      	movs	r3, #0
 801127c:	607b      	str	r3, [r7, #4]
 801127e:	e00b      	b.n	8011298 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8011280:	683b      	ldr	r3, [r7, #0]
 8011282:	2b00      	cmp	r3, #0
 8011284:	d002      	beq.n	801128c <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8011286:	2300      	movs	r3, #0
 8011288:	607b      	str	r3, [r7, #4]
 801128a:	e005      	b.n	8011298 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{

			xReturn = xNextTaskUnblockTime - xTickCount;
 801128c:	4b09      	ldr	r3, [pc, #36]	; (80112b4 <prvGetExpectedIdleTime+0x68>)
 801128e:	681a      	ldr	r2, [r3, #0]
 8011290:	4b09      	ldr	r3, [pc, #36]	; (80112b8 <prvGetExpectedIdleTime+0x6c>)
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	1ad3      	subs	r3, r2, r3
 8011296:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8011298:	687b      	ldr	r3, [r7, #4]
	}
 801129a:	4618      	mov	r0, r3
 801129c:	370c      	adds	r7, #12
 801129e:	46bd      	mov	sp, r7
 80112a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a4:	4770      	bx	lr
 80112a6:	bf00      	nop
 80112a8:	2002732c 	.word	0x2002732c
 80112ac:	20026e50 	.word	0x20026e50
 80112b0:	20026e54 	.word	0x20026e54
 80112b4:	20027344 	.word	0x20027344
 80112b8:	20027328 	.word	0x20027328

080112bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80112bc:	b580      	push	{r7, lr}
 80112be:	b084      	sub	sp, #16
 80112c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80112c2:	2300      	movs	r3, #0
 80112c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80112c6:	2300      	movs	r3, #0
 80112c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80112ca:	4b41      	ldr	r3, [pc, #260]	; (80113d0 <xTaskResumeAll+0x114>)
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d109      	bne.n	80112e6 <xTaskResumeAll+0x2a>
 80112d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112d6:	f383 8811 	msr	BASEPRI, r3
 80112da:	f3bf 8f6f 	isb	sy
 80112de:	f3bf 8f4f 	dsb	sy
 80112e2:	603b      	str	r3, [r7, #0]
 80112e4:	e7fe      	b.n	80112e4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80112e6:	f7fe fbd9 	bl	800fa9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80112ea:	4b39      	ldr	r3, [pc, #228]	; (80113d0 <xTaskResumeAll+0x114>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	3b01      	subs	r3, #1
 80112f0:	4a37      	ldr	r2, [pc, #220]	; (80113d0 <xTaskResumeAll+0x114>)
 80112f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80112f4:	4b36      	ldr	r3, [pc, #216]	; (80113d0 <xTaskResumeAll+0x114>)
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d162      	bne.n	80113c2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80112fc:	4b35      	ldr	r3, [pc, #212]	; (80113d4 <xTaskResumeAll+0x118>)
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	2b00      	cmp	r3, #0
 8011302:	d05e      	beq.n	80113c2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011304:	e02f      	b.n	8011366 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8011306:	4b34      	ldr	r3, [pc, #208]	; (80113d8 <xTaskResumeAll+0x11c>)
 8011308:	68db      	ldr	r3, [r3, #12]
 801130a:	68db      	ldr	r3, [r3, #12]
 801130c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	3318      	adds	r3, #24
 8011312:	4618      	mov	r0, r3
 8011314:	f7fe fa6e 	bl	800f7f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	3304      	adds	r3, #4
 801131c:	4618      	mov	r0, r3
 801131e:	f7fe fa69 	bl	800f7f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011326:	4b2d      	ldr	r3, [pc, #180]	; (80113dc <xTaskResumeAll+0x120>)
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	429a      	cmp	r2, r3
 801132c:	d903      	bls.n	8011336 <xTaskResumeAll+0x7a>
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011332:	4a2a      	ldr	r2, [pc, #168]	; (80113dc <xTaskResumeAll+0x120>)
 8011334:	6013      	str	r3, [r2, #0]
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801133a:	4613      	mov	r3, r2
 801133c:	009b      	lsls	r3, r3, #2
 801133e:	4413      	add	r3, r2
 8011340:	009b      	lsls	r3, r3, #2
 8011342:	4a27      	ldr	r2, [pc, #156]	; (80113e0 <xTaskResumeAll+0x124>)
 8011344:	441a      	add	r2, r3
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	3304      	adds	r3, #4
 801134a:	4619      	mov	r1, r3
 801134c:	4610      	mov	r0, r2
 801134e:	f7fe f9f4 	bl	800f73a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011356:	4b23      	ldr	r3, [pc, #140]	; (80113e4 <xTaskResumeAll+0x128>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801135c:	429a      	cmp	r2, r3
 801135e:	d302      	bcc.n	8011366 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8011360:	4b21      	ldr	r3, [pc, #132]	; (80113e8 <xTaskResumeAll+0x12c>)
 8011362:	2201      	movs	r2, #1
 8011364:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011366:	4b1c      	ldr	r3, [pc, #112]	; (80113d8 <xTaskResumeAll+0x11c>)
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	2b00      	cmp	r3, #0
 801136c:	d1cb      	bne.n	8011306 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	2b00      	cmp	r3, #0
 8011372:	d001      	beq.n	8011378 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011374:	f000 fbfc 	bl	8011b70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8011378:	4b1c      	ldr	r3, [pc, #112]	; (80113ec <xTaskResumeAll+0x130>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	2b00      	cmp	r3, #0
 8011382:	d010      	beq.n	80113a6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011384:	f000 f86c 	bl	8011460 <xTaskIncrementTick>
 8011388:	4603      	mov	r3, r0
 801138a:	2b00      	cmp	r3, #0
 801138c:	d002      	beq.n	8011394 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 801138e:	4b16      	ldr	r3, [pc, #88]	; (80113e8 <xTaskResumeAll+0x12c>)
 8011390:	2201      	movs	r2, #1
 8011392:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	3b01      	subs	r3, #1
 8011398:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d1f1      	bne.n	8011384 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80113a0:	4b12      	ldr	r3, [pc, #72]	; (80113ec <xTaskResumeAll+0x130>)
 80113a2:	2200      	movs	r2, #0
 80113a4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80113a6:	4b10      	ldr	r3, [pc, #64]	; (80113e8 <xTaskResumeAll+0x12c>)
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d009      	beq.n	80113c2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80113ae:	2301      	movs	r3, #1
 80113b0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80113b2:	4b0f      	ldr	r3, [pc, #60]	; (80113f0 <xTaskResumeAll+0x134>)
 80113b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80113b8:	601a      	str	r2, [r3, #0]
 80113ba:	f3bf 8f4f 	dsb	sy
 80113be:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80113c2:	f7fe fb99 	bl	800faf8 <vPortExitCritical>

	return xAlreadyYielded;
 80113c6:	68bb      	ldr	r3, [r7, #8]
}
 80113c8:	4618      	mov	r0, r3
 80113ca:	3710      	adds	r7, #16
 80113cc:	46bd      	mov	sp, r7
 80113ce:	bd80      	pop	{r7, pc}
 80113d0:	2002734c 	.word	0x2002734c
 80113d4:	20027324 	.word	0x20027324
 80113d8:	200272e4 	.word	0x200272e4
 80113dc:	2002732c 	.word	0x2002732c
 80113e0:	20026e54 	.word	0x20026e54
 80113e4:	20026e50 	.word	0x20026e50
 80113e8:	20027338 	.word	0x20027338
 80113ec:	20027334 	.word	0x20027334
 80113f0:	e000ed04 	.word	0xe000ed04

080113f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80113f4:	b480      	push	{r7}
 80113f6:	b083      	sub	sp, #12
 80113f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80113fa:	4b05      	ldr	r3, [pc, #20]	; (8011410 <xTaskGetTickCount+0x1c>)
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011400:	687b      	ldr	r3, [r7, #4]
}
 8011402:	4618      	mov	r0, r3
 8011404:	370c      	adds	r7, #12
 8011406:	46bd      	mov	sp, r7
 8011408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801140c:	4770      	bx	lr
 801140e:	bf00      	nop
 8011410:	20027328 	.word	0x20027328

08011414 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8011414:	b480      	push	{r7}
 8011416:	b085      	sub	sp, #20
 8011418:	af00      	add	r7, sp, #0
 801141a:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 801141c:	4b0e      	ldr	r3, [pc, #56]	; (8011458 <vTaskStepTick+0x44>)
 801141e:	681a      	ldr	r2, [r3, #0]
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	441a      	add	r2, r3
 8011424:	4b0d      	ldr	r3, [pc, #52]	; (801145c <vTaskStepTick+0x48>)
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	429a      	cmp	r2, r3
 801142a:	d909      	bls.n	8011440 <vTaskStepTick+0x2c>
 801142c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011430:	f383 8811 	msr	BASEPRI, r3
 8011434:	f3bf 8f6f 	isb	sy
 8011438:	f3bf 8f4f 	dsb	sy
 801143c:	60fb      	str	r3, [r7, #12]
 801143e:	e7fe      	b.n	801143e <vTaskStepTick+0x2a>
		xTickCount += xTicksToJump;
 8011440:	4b05      	ldr	r3, [pc, #20]	; (8011458 <vTaskStepTick+0x44>)
 8011442:	681a      	ldr	r2, [r3, #0]
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	4413      	add	r3, r2
 8011448:	4a03      	ldr	r2, [pc, #12]	; (8011458 <vTaskStepTick+0x44>)
 801144a:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 801144c:	bf00      	nop
 801144e:	3714      	adds	r7, #20
 8011450:	46bd      	mov	sp, r7
 8011452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011456:	4770      	bx	lr
 8011458:	20027328 	.word	0x20027328
 801145c:	20027344 	.word	0x20027344

08011460 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011460:	b580      	push	{r7, lr}
 8011462:	b086      	sub	sp, #24
 8011464:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011466:	2300      	movs	r3, #0
 8011468:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801146a:	4b55      	ldr	r3, [pc, #340]	; (80115c0 <xTaskIncrementTick+0x160>)
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	2b00      	cmp	r3, #0
 8011470:	f040 8093 	bne.w	801159a <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011474:	4b53      	ldr	r3, [pc, #332]	; (80115c4 <xTaskIncrementTick+0x164>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	3301      	adds	r3, #1
 801147a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801147c:	4a51      	ldr	r2, [pc, #324]	; (80115c4 <xTaskIncrementTick+0x164>)
 801147e:	693b      	ldr	r3, [r7, #16]
 8011480:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011482:	693b      	ldr	r3, [r7, #16]
 8011484:	2b00      	cmp	r3, #0
 8011486:	d11f      	bne.n	80114c8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8011488:	4b4f      	ldr	r3, [pc, #316]	; (80115c8 <xTaskIncrementTick+0x168>)
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d009      	beq.n	80114a6 <xTaskIncrementTick+0x46>
 8011492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011496:	f383 8811 	msr	BASEPRI, r3
 801149a:	f3bf 8f6f 	isb	sy
 801149e:	f3bf 8f4f 	dsb	sy
 80114a2:	603b      	str	r3, [r7, #0]
 80114a4:	e7fe      	b.n	80114a4 <xTaskIncrementTick+0x44>
 80114a6:	4b48      	ldr	r3, [pc, #288]	; (80115c8 <xTaskIncrementTick+0x168>)
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	60fb      	str	r3, [r7, #12]
 80114ac:	4b47      	ldr	r3, [pc, #284]	; (80115cc <xTaskIncrementTick+0x16c>)
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	4a45      	ldr	r2, [pc, #276]	; (80115c8 <xTaskIncrementTick+0x168>)
 80114b2:	6013      	str	r3, [r2, #0]
 80114b4:	4a45      	ldr	r2, [pc, #276]	; (80115cc <xTaskIncrementTick+0x16c>)
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	6013      	str	r3, [r2, #0]
 80114ba:	4b45      	ldr	r3, [pc, #276]	; (80115d0 <xTaskIncrementTick+0x170>)
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	3301      	adds	r3, #1
 80114c0:	4a43      	ldr	r2, [pc, #268]	; (80115d0 <xTaskIncrementTick+0x170>)
 80114c2:	6013      	str	r3, [r2, #0]
 80114c4:	f000 fb54 	bl	8011b70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80114c8:	4b42      	ldr	r3, [pc, #264]	; (80115d4 <xTaskIncrementTick+0x174>)
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	693a      	ldr	r2, [r7, #16]
 80114ce:	429a      	cmp	r2, r3
 80114d0:	d34e      	bcc.n	8011570 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80114d2:	4b3d      	ldr	r3, [pc, #244]	; (80115c8 <xTaskIncrementTick+0x168>)
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d101      	bne.n	80114e0 <xTaskIncrementTick+0x80>
 80114dc:	2301      	movs	r3, #1
 80114de:	e000      	b.n	80114e2 <xTaskIncrementTick+0x82>
 80114e0:	2300      	movs	r3, #0
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d004      	beq.n	80114f0 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114e6:	4b3b      	ldr	r3, [pc, #236]	; (80115d4 <xTaskIncrementTick+0x174>)
 80114e8:	f04f 32ff 	mov.w	r2, #4294967295
 80114ec:	601a      	str	r2, [r3, #0]
					break;
 80114ee:	e03f      	b.n	8011570 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80114f0:	4b35      	ldr	r3, [pc, #212]	; (80115c8 <xTaskIncrementTick+0x168>)
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	68db      	ldr	r3, [r3, #12]
 80114f6:	68db      	ldr	r3, [r3, #12]
 80114f8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80114fa:	68bb      	ldr	r3, [r7, #8]
 80114fc:	685b      	ldr	r3, [r3, #4]
 80114fe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011500:	693a      	ldr	r2, [r7, #16]
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	429a      	cmp	r2, r3
 8011506:	d203      	bcs.n	8011510 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011508:	4a32      	ldr	r2, [pc, #200]	; (80115d4 <xTaskIncrementTick+0x174>)
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	6013      	str	r3, [r2, #0]
						break;
 801150e:	e02f      	b.n	8011570 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011510:	68bb      	ldr	r3, [r7, #8]
 8011512:	3304      	adds	r3, #4
 8011514:	4618      	mov	r0, r3
 8011516:	f7fe f96d 	bl	800f7f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801151a:	68bb      	ldr	r3, [r7, #8]
 801151c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801151e:	2b00      	cmp	r3, #0
 8011520:	d004      	beq.n	801152c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011522:	68bb      	ldr	r3, [r7, #8]
 8011524:	3318      	adds	r3, #24
 8011526:	4618      	mov	r0, r3
 8011528:	f7fe f964 	bl	800f7f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801152c:	68bb      	ldr	r3, [r7, #8]
 801152e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011530:	4b29      	ldr	r3, [pc, #164]	; (80115d8 <xTaskIncrementTick+0x178>)
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	429a      	cmp	r2, r3
 8011536:	d903      	bls.n	8011540 <xTaskIncrementTick+0xe0>
 8011538:	68bb      	ldr	r3, [r7, #8]
 801153a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801153c:	4a26      	ldr	r2, [pc, #152]	; (80115d8 <xTaskIncrementTick+0x178>)
 801153e:	6013      	str	r3, [r2, #0]
 8011540:	68bb      	ldr	r3, [r7, #8]
 8011542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011544:	4613      	mov	r3, r2
 8011546:	009b      	lsls	r3, r3, #2
 8011548:	4413      	add	r3, r2
 801154a:	009b      	lsls	r3, r3, #2
 801154c:	4a23      	ldr	r2, [pc, #140]	; (80115dc <xTaskIncrementTick+0x17c>)
 801154e:	441a      	add	r2, r3
 8011550:	68bb      	ldr	r3, [r7, #8]
 8011552:	3304      	adds	r3, #4
 8011554:	4619      	mov	r1, r3
 8011556:	4610      	mov	r0, r2
 8011558:	f7fe f8ef 	bl	800f73a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801155c:	68bb      	ldr	r3, [r7, #8]
 801155e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011560:	4b1f      	ldr	r3, [pc, #124]	; (80115e0 <xTaskIncrementTick+0x180>)
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011566:	429a      	cmp	r2, r3
 8011568:	d3b3      	bcc.n	80114d2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 801156a:	2301      	movs	r3, #1
 801156c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801156e:	e7b0      	b.n	80114d2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011570:	4b1b      	ldr	r3, [pc, #108]	; (80115e0 <xTaskIncrementTick+0x180>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011576:	4919      	ldr	r1, [pc, #100]	; (80115dc <xTaskIncrementTick+0x17c>)
 8011578:	4613      	mov	r3, r2
 801157a:	009b      	lsls	r3, r3, #2
 801157c:	4413      	add	r3, r2
 801157e:	009b      	lsls	r3, r3, #2
 8011580:	440b      	add	r3, r1
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	2b01      	cmp	r3, #1
 8011586:	d901      	bls.n	801158c <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8011588:	2301      	movs	r3, #1
 801158a:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 801158c:	4b15      	ldr	r3, [pc, #84]	; (80115e4 <xTaskIncrementTick+0x184>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	2b00      	cmp	r3, #0
 8011592:	d109      	bne.n	80115a8 <xTaskIncrementTick+0x148>
			{
				vApplicationTickHook();
 8011594:	f7ef fe59 	bl	800124a <vApplicationTickHook>
 8011598:	e006      	b.n	80115a8 <xTaskIncrementTick+0x148>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801159a:	4b12      	ldr	r3, [pc, #72]	; (80115e4 <xTaskIncrementTick+0x184>)
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	3301      	adds	r3, #1
 80115a0:	4a10      	ldr	r2, [pc, #64]	; (80115e4 <xTaskIncrementTick+0x184>)
 80115a2:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 80115a4:	f7ef fe51 	bl	800124a <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80115a8:	4b0f      	ldr	r3, [pc, #60]	; (80115e8 <xTaskIncrementTick+0x188>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d001      	beq.n	80115b4 <xTaskIncrementTick+0x154>
		{
			xSwitchRequired = pdTRUE;
 80115b0:	2301      	movs	r3, #1
 80115b2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80115b4:	697b      	ldr	r3, [r7, #20]
}
 80115b6:	4618      	mov	r0, r3
 80115b8:	3718      	adds	r7, #24
 80115ba:	46bd      	mov	sp, r7
 80115bc:	bd80      	pop	{r7, pc}
 80115be:	bf00      	nop
 80115c0:	2002734c 	.word	0x2002734c
 80115c4:	20027328 	.word	0x20027328
 80115c8:	200272dc 	.word	0x200272dc
 80115cc:	200272e0 	.word	0x200272e0
 80115d0:	2002733c 	.word	0x2002733c
 80115d4:	20027344 	.word	0x20027344
 80115d8:	2002732c 	.word	0x2002732c
 80115dc:	20026e54 	.word	0x20026e54
 80115e0:	20026e50 	.word	0x20026e50
 80115e4:	20027334 	.word	0x20027334
 80115e8:	20027338 	.word	0x20027338

080115ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80115ec:	b580      	push	{r7, lr}
 80115ee:	b084      	sub	sp, #16
 80115f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80115f2:	4b3b      	ldr	r3, [pc, #236]	; (80116e0 <vTaskSwitchContext+0xf4>)
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d003      	beq.n	8011602 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80115fa:	4b3a      	ldr	r3, [pc, #232]	; (80116e4 <vTaskSwitchContext+0xf8>)
 80115fc:	2201      	movs	r2, #1
 80115fe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011600:	e06a      	b.n	80116d8 <vTaskSwitchContext+0xec>
		xYieldPending = pdFALSE;
 8011602:	4b38      	ldr	r3, [pc, #224]	; (80116e4 <vTaskSwitchContext+0xf8>)
 8011604:	2200      	movs	r2, #0
 8011606:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8011608:	f7ef fe18 	bl	800123c <getRunTimeCounterValue>
 801160c:	4602      	mov	r2, r0
 801160e:	4b36      	ldr	r3, [pc, #216]	; (80116e8 <vTaskSwitchContext+0xfc>)
 8011610:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8011612:	4b35      	ldr	r3, [pc, #212]	; (80116e8 <vTaskSwitchContext+0xfc>)
 8011614:	681a      	ldr	r2, [r3, #0]
 8011616:	4b35      	ldr	r3, [pc, #212]	; (80116ec <vTaskSwitchContext+0x100>)
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	429a      	cmp	r2, r3
 801161c:	d909      	bls.n	8011632 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 801161e:	4b34      	ldr	r3, [pc, #208]	; (80116f0 <vTaskSwitchContext+0x104>)
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8011624:	4a30      	ldr	r2, [pc, #192]	; (80116e8 <vTaskSwitchContext+0xfc>)
 8011626:	6810      	ldr	r0, [r2, #0]
 8011628:	4a30      	ldr	r2, [pc, #192]	; (80116ec <vTaskSwitchContext+0x100>)
 801162a:	6812      	ldr	r2, [r2, #0]
 801162c:	1a82      	subs	r2, r0, r2
 801162e:	440a      	add	r2, r1
 8011630:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 8011632:	4b2d      	ldr	r3, [pc, #180]	; (80116e8 <vTaskSwitchContext+0xfc>)
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	4a2d      	ldr	r2, [pc, #180]	; (80116ec <vTaskSwitchContext+0x100>)
 8011638:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801163a:	4b2d      	ldr	r3, [pc, #180]	; (80116f0 <vTaskSwitchContext+0x104>)
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	681a      	ldr	r2, [r3, #0]
 8011640:	4b2b      	ldr	r3, [pc, #172]	; (80116f0 <vTaskSwitchContext+0x104>)
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011646:	429a      	cmp	r2, r3
 8011648:	d808      	bhi.n	801165c <vTaskSwitchContext+0x70>
 801164a:	4b29      	ldr	r3, [pc, #164]	; (80116f0 <vTaskSwitchContext+0x104>)
 801164c:	681a      	ldr	r2, [r3, #0]
 801164e:	4b28      	ldr	r3, [pc, #160]	; (80116f0 <vTaskSwitchContext+0x104>)
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	3334      	adds	r3, #52	; 0x34
 8011654:	4619      	mov	r1, r3
 8011656:	4610      	mov	r0, r2
 8011658:	f7ef fdfe 	bl	8001258 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 801165c:	4b25      	ldr	r3, [pc, #148]	; (80116f4 <vTaskSwitchContext+0x108>)
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	60fb      	str	r3, [r7, #12]
 8011662:	e00f      	b.n	8011684 <vTaskSwitchContext+0x98>
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d109      	bne.n	801167e <vTaskSwitchContext+0x92>
 801166a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801166e:	f383 8811 	msr	BASEPRI, r3
 8011672:	f3bf 8f6f 	isb	sy
 8011676:	f3bf 8f4f 	dsb	sy
 801167a:	607b      	str	r3, [r7, #4]
 801167c:	e7fe      	b.n	801167c <vTaskSwitchContext+0x90>
 801167e:	68fb      	ldr	r3, [r7, #12]
 8011680:	3b01      	subs	r3, #1
 8011682:	60fb      	str	r3, [r7, #12]
 8011684:	491c      	ldr	r1, [pc, #112]	; (80116f8 <vTaskSwitchContext+0x10c>)
 8011686:	68fa      	ldr	r2, [r7, #12]
 8011688:	4613      	mov	r3, r2
 801168a:	009b      	lsls	r3, r3, #2
 801168c:	4413      	add	r3, r2
 801168e:	009b      	lsls	r3, r3, #2
 8011690:	440b      	add	r3, r1
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d0e5      	beq.n	8011664 <vTaskSwitchContext+0x78>
 8011698:	68fa      	ldr	r2, [r7, #12]
 801169a:	4613      	mov	r3, r2
 801169c:	009b      	lsls	r3, r3, #2
 801169e:	4413      	add	r3, r2
 80116a0:	009b      	lsls	r3, r3, #2
 80116a2:	4a15      	ldr	r2, [pc, #84]	; (80116f8 <vTaskSwitchContext+0x10c>)
 80116a4:	4413      	add	r3, r2
 80116a6:	60bb      	str	r3, [r7, #8]
 80116a8:	68bb      	ldr	r3, [r7, #8]
 80116aa:	685b      	ldr	r3, [r3, #4]
 80116ac:	685a      	ldr	r2, [r3, #4]
 80116ae:	68bb      	ldr	r3, [r7, #8]
 80116b0:	605a      	str	r2, [r3, #4]
 80116b2:	68bb      	ldr	r3, [r7, #8]
 80116b4:	685a      	ldr	r2, [r3, #4]
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	3308      	adds	r3, #8
 80116ba:	429a      	cmp	r2, r3
 80116bc:	d104      	bne.n	80116c8 <vTaskSwitchContext+0xdc>
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	685b      	ldr	r3, [r3, #4]
 80116c2:	685a      	ldr	r2, [r3, #4]
 80116c4:	68bb      	ldr	r3, [r7, #8]
 80116c6:	605a      	str	r2, [r3, #4]
 80116c8:	68bb      	ldr	r3, [r7, #8]
 80116ca:	685b      	ldr	r3, [r3, #4]
 80116cc:	68db      	ldr	r3, [r3, #12]
 80116ce:	4a08      	ldr	r2, [pc, #32]	; (80116f0 <vTaskSwitchContext+0x104>)
 80116d0:	6013      	str	r3, [r2, #0]
 80116d2:	4a08      	ldr	r2, [pc, #32]	; (80116f4 <vTaskSwitchContext+0x108>)
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	6013      	str	r3, [r2, #0]
}
 80116d8:	bf00      	nop
 80116da:	3710      	adds	r7, #16
 80116dc:	46bd      	mov	sp, r7
 80116de:	bd80      	pop	{r7, pc}
 80116e0:	2002734c 	.word	0x2002734c
 80116e4:	20027338 	.word	0x20027338
 80116e8:	20027354 	.word	0x20027354
 80116ec:	20027350 	.word	0x20027350
 80116f0:	20026e50 	.word	0x20026e50
 80116f4:	2002732c 	.word	0x2002732c
 80116f8:	20026e54 	.word	0x20026e54

080116fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	b084      	sub	sp, #16
 8011700:	af00      	add	r7, sp, #0
 8011702:	6078      	str	r0, [r7, #4]
 8011704:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d109      	bne.n	8011720 <vTaskPlaceOnEventList+0x24>
 801170c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011710:	f383 8811 	msr	BASEPRI, r3
 8011714:	f3bf 8f6f 	isb	sy
 8011718:	f3bf 8f4f 	dsb	sy
 801171c:	60fb      	str	r3, [r7, #12]
 801171e:	e7fe      	b.n	801171e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011720:	4b07      	ldr	r3, [pc, #28]	; (8011740 <vTaskPlaceOnEventList+0x44>)
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	3318      	adds	r3, #24
 8011726:	4619      	mov	r1, r3
 8011728:	6878      	ldr	r0, [r7, #4]
 801172a:	f7fe f82a 	bl	800f782 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801172e:	2101      	movs	r1, #1
 8011730:	6838      	ldr	r0, [r7, #0]
 8011732:	f000 fda9 	bl	8012288 <prvAddCurrentTaskToDelayedList>
}
 8011736:	bf00      	nop
 8011738:	3710      	adds	r7, #16
 801173a:	46bd      	mov	sp, r7
 801173c:	bd80      	pop	{r7, pc}
 801173e:	bf00      	nop
 8011740:	20026e50 	.word	0x20026e50

08011744 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011744:	b580      	push	{r7, lr}
 8011746:	b086      	sub	sp, #24
 8011748:	af00      	add	r7, sp, #0
 801174a:	60f8      	str	r0, [r7, #12]
 801174c:	60b9      	str	r1, [r7, #8]
 801174e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	2b00      	cmp	r3, #0
 8011754:	d109      	bne.n	801176a <vTaskPlaceOnEventListRestricted+0x26>
 8011756:	f04f 0350 	mov.w	r3, #80	; 0x50
 801175a:	f383 8811 	msr	BASEPRI, r3
 801175e:	f3bf 8f6f 	isb	sy
 8011762:	f3bf 8f4f 	dsb	sy
 8011766:	617b      	str	r3, [r7, #20]
 8011768:	e7fe      	b.n	8011768 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801176a:	4b0a      	ldr	r3, [pc, #40]	; (8011794 <vTaskPlaceOnEventListRestricted+0x50>)
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	3318      	adds	r3, #24
 8011770:	4619      	mov	r1, r3
 8011772:	68f8      	ldr	r0, [r7, #12]
 8011774:	f7fd ffe1 	bl	800f73a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d002      	beq.n	8011784 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 801177e:	f04f 33ff 	mov.w	r3, #4294967295
 8011782:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011784:	6879      	ldr	r1, [r7, #4]
 8011786:	68b8      	ldr	r0, [r7, #8]
 8011788:	f000 fd7e 	bl	8012288 <prvAddCurrentTaskToDelayedList>
	}
 801178c:	bf00      	nop
 801178e:	3718      	adds	r7, #24
 8011790:	46bd      	mov	sp, r7
 8011792:	bd80      	pop	{r7, pc}
 8011794:	20026e50 	.word	0x20026e50

08011798 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b086      	sub	sp, #24
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	68db      	ldr	r3, [r3, #12]
 80117a4:	68db      	ldr	r3, [r3, #12]
 80117a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80117a8:	693b      	ldr	r3, [r7, #16]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d109      	bne.n	80117c2 <xTaskRemoveFromEventList+0x2a>
 80117ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117b2:	f383 8811 	msr	BASEPRI, r3
 80117b6:	f3bf 8f6f 	isb	sy
 80117ba:	f3bf 8f4f 	dsb	sy
 80117be:	60fb      	str	r3, [r7, #12]
 80117c0:	e7fe      	b.n	80117c0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80117c2:	693b      	ldr	r3, [r7, #16]
 80117c4:	3318      	adds	r3, #24
 80117c6:	4618      	mov	r0, r3
 80117c8:	f7fe f814 	bl	800f7f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80117cc:	4b1e      	ldr	r3, [pc, #120]	; (8011848 <xTaskRemoveFromEventList+0xb0>)
 80117ce:	681b      	ldr	r3, [r3, #0]
 80117d0:	2b00      	cmp	r3, #0
 80117d2:	d11d      	bne.n	8011810 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80117d4:	693b      	ldr	r3, [r7, #16]
 80117d6:	3304      	adds	r3, #4
 80117d8:	4618      	mov	r0, r3
 80117da:	f7fe f80b 	bl	800f7f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80117de:	693b      	ldr	r3, [r7, #16]
 80117e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117e2:	4b1a      	ldr	r3, [pc, #104]	; (801184c <xTaskRemoveFromEventList+0xb4>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	429a      	cmp	r2, r3
 80117e8:	d903      	bls.n	80117f2 <xTaskRemoveFromEventList+0x5a>
 80117ea:	693b      	ldr	r3, [r7, #16]
 80117ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117ee:	4a17      	ldr	r2, [pc, #92]	; (801184c <xTaskRemoveFromEventList+0xb4>)
 80117f0:	6013      	str	r3, [r2, #0]
 80117f2:	693b      	ldr	r3, [r7, #16]
 80117f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117f6:	4613      	mov	r3, r2
 80117f8:	009b      	lsls	r3, r3, #2
 80117fa:	4413      	add	r3, r2
 80117fc:	009b      	lsls	r3, r3, #2
 80117fe:	4a14      	ldr	r2, [pc, #80]	; (8011850 <xTaskRemoveFromEventList+0xb8>)
 8011800:	441a      	add	r2, r3
 8011802:	693b      	ldr	r3, [r7, #16]
 8011804:	3304      	adds	r3, #4
 8011806:	4619      	mov	r1, r3
 8011808:	4610      	mov	r0, r2
 801180a:	f7fd ff96 	bl	800f73a <vListInsertEnd>
 801180e:	e005      	b.n	801181c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011810:	693b      	ldr	r3, [r7, #16]
 8011812:	3318      	adds	r3, #24
 8011814:	4619      	mov	r1, r3
 8011816:	480f      	ldr	r0, [pc, #60]	; (8011854 <xTaskRemoveFromEventList+0xbc>)
 8011818:	f7fd ff8f 	bl	800f73a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801181c:	693b      	ldr	r3, [r7, #16]
 801181e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011820:	4b0d      	ldr	r3, [pc, #52]	; (8011858 <xTaskRemoveFromEventList+0xc0>)
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011826:	429a      	cmp	r2, r3
 8011828:	d905      	bls.n	8011836 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801182a:	2301      	movs	r3, #1
 801182c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801182e:	4b0b      	ldr	r3, [pc, #44]	; (801185c <xTaskRemoveFromEventList+0xc4>)
 8011830:	2201      	movs	r2, #1
 8011832:	601a      	str	r2, [r3, #0]
 8011834:	e001      	b.n	801183a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8011836:	2300      	movs	r3, #0
 8011838:	617b      	str	r3, [r7, #20]
		normally left unchanged, because it is automatically reset to a new
		value when the tick count equals xNextTaskUnblockTime.  However if
		tickless idling is used it might be more important to enter sleep mode
		at the earliest possible time - so reset xNextTaskUnblockTime here to
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
 801183a:	f000 f999 	bl	8011b70 <prvResetNextTaskUnblockTime>
	}
	#endif

	return xReturn;
 801183e:	697b      	ldr	r3, [r7, #20]
}
 8011840:	4618      	mov	r0, r3
 8011842:	3718      	adds	r7, #24
 8011844:	46bd      	mov	sp, r7
 8011846:	bd80      	pop	{r7, pc}
 8011848:	2002734c 	.word	0x2002734c
 801184c:	2002732c 	.word	0x2002732c
 8011850:	20026e54 	.word	0x20026e54
 8011854:	200272e4 	.word	0x200272e4
 8011858:	20026e50 	.word	0x20026e50
 801185c:	20027338 	.word	0x20027338

08011860 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011860:	b480      	push	{r7}
 8011862:	b083      	sub	sp, #12
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011868:	4b06      	ldr	r3, [pc, #24]	; (8011884 <vTaskInternalSetTimeOutState+0x24>)
 801186a:	681a      	ldr	r2, [r3, #0]
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011870:	4b05      	ldr	r3, [pc, #20]	; (8011888 <vTaskInternalSetTimeOutState+0x28>)
 8011872:	681a      	ldr	r2, [r3, #0]
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	605a      	str	r2, [r3, #4]
}
 8011878:	bf00      	nop
 801187a:	370c      	adds	r7, #12
 801187c:	46bd      	mov	sp, r7
 801187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011882:	4770      	bx	lr
 8011884:	2002733c 	.word	0x2002733c
 8011888:	20027328 	.word	0x20027328

0801188c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801188c:	b580      	push	{r7, lr}
 801188e:	b088      	sub	sp, #32
 8011890:	af00      	add	r7, sp, #0
 8011892:	6078      	str	r0, [r7, #4]
 8011894:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	2b00      	cmp	r3, #0
 801189a:	d109      	bne.n	80118b0 <xTaskCheckForTimeOut+0x24>
 801189c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118a0:	f383 8811 	msr	BASEPRI, r3
 80118a4:	f3bf 8f6f 	isb	sy
 80118a8:	f3bf 8f4f 	dsb	sy
 80118ac:	613b      	str	r3, [r7, #16]
 80118ae:	e7fe      	b.n	80118ae <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d109      	bne.n	80118ca <xTaskCheckForTimeOut+0x3e>
 80118b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118ba:	f383 8811 	msr	BASEPRI, r3
 80118be:	f3bf 8f6f 	isb	sy
 80118c2:	f3bf 8f4f 	dsb	sy
 80118c6:	60fb      	str	r3, [r7, #12]
 80118c8:	e7fe      	b.n	80118c8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80118ca:	f7fe f8e7 	bl	800fa9c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80118ce:	4b1d      	ldr	r3, [pc, #116]	; (8011944 <xTaskCheckForTimeOut+0xb8>)
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	685b      	ldr	r3, [r3, #4]
 80118d8:	69ba      	ldr	r2, [r7, #24]
 80118da:	1ad3      	subs	r3, r2, r3
 80118dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80118de:	683b      	ldr	r3, [r7, #0]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118e6:	d102      	bne.n	80118ee <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80118e8:	2300      	movs	r3, #0
 80118ea:	61fb      	str	r3, [r7, #28]
 80118ec:	e023      	b.n	8011936 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	681a      	ldr	r2, [r3, #0]
 80118f2:	4b15      	ldr	r3, [pc, #84]	; (8011948 <xTaskCheckForTimeOut+0xbc>)
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	429a      	cmp	r2, r3
 80118f8:	d007      	beq.n	801190a <xTaskCheckForTimeOut+0x7e>
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	685b      	ldr	r3, [r3, #4]
 80118fe:	69ba      	ldr	r2, [r7, #24]
 8011900:	429a      	cmp	r2, r3
 8011902:	d302      	bcc.n	801190a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011904:	2301      	movs	r3, #1
 8011906:	61fb      	str	r3, [r7, #28]
 8011908:	e015      	b.n	8011936 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	697a      	ldr	r2, [r7, #20]
 8011910:	429a      	cmp	r2, r3
 8011912:	d20b      	bcs.n	801192c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	681a      	ldr	r2, [r3, #0]
 8011918:	697b      	ldr	r3, [r7, #20]
 801191a:	1ad2      	subs	r2, r2, r3
 801191c:	683b      	ldr	r3, [r7, #0]
 801191e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011920:	6878      	ldr	r0, [r7, #4]
 8011922:	f7ff ff9d 	bl	8011860 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011926:	2300      	movs	r3, #0
 8011928:	61fb      	str	r3, [r7, #28]
 801192a:	e004      	b.n	8011936 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	2200      	movs	r2, #0
 8011930:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011932:	2301      	movs	r3, #1
 8011934:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011936:	f7fe f8df 	bl	800faf8 <vPortExitCritical>

	return xReturn;
 801193a:	69fb      	ldr	r3, [r7, #28]
}
 801193c:	4618      	mov	r0, r3
 801193e:	3720      	adds	r7, #32
 8011940:	46bd      	mov	sp, r7
 8011942:	bd80      	pop	{r7, pc}
 8011944:	20027328 	.word	0x20027328
 8011948:	2002733c 	.word	0x2002733c

0801194c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801194c:	b480      	push	{r7}
 801194e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011950:	4b03      	ldr	r3, [pc, #12]	; (8011960 <vTaskMissedYield+0x14>)
 8011952:	2201      	movs	r2, #1
 8011954:	601a      	str	r2, [r3, #0]
}
 8011956:	bf00      	nop
 8011958:	46bd      	mov	sp, r7
 801195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801195e:	4770      	bx	lr
 8011960:	20027338 	.word	0x20027338

08011964 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011964:	b580      	push	{r7, lr}
 8011966:	b084      	sub	sp, #16
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801196c:	f000 f8a6 	bl	8011abc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011970:	4b17      	ldr	r3, [pc, #92]	; (80119d0 <prvIdleTask+0x6c>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	2b01      	cmp	r3, #1
 8011976:	d907      	bls.n	8011988 <prvIdleTask+0x24>
			{
				taskYIELD();
 8011978:	4b16      	ldr	r3, [pc, #88]	; (80119d4 <prvIdleTask+0x70>)
 801197a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801197e:	601a      	str	r2, [r3, #0]
 8011980:	f3bf 8f4f 	dsb	sy
 8011984:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8011988:	f7ff fc60 	bl	801124c <prvGetExpectedIdleTime>
 801198c:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	2b01      	cmp	r3, #1
 8011992:	d9eb      	bls.n	801196c <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 8011994:	f7ff fc4c 	bl	8011230 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8011998:	4b0f      	ldr	r3, [pc, #60]	; (80119d8 <prvIdleTask+0x74>)
 801199a:	681a      	ldr	r2, [r3, #0]
 801199c:	4b0f      	ldr	r3, [pc, #60]	; (80119dc <prvIdleTask+0x78>)
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	429a      	cmp	r2, r3
 80119a2:	d209      	bcs.n	80119b8 <prvIdleTask+0x54>
 80119a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119a8:	f383 8811 	msr	BASEPRI, r3
 80119ac:	f3bf 8f6f 	isb	sy
 80119b0:	f3bf 8f4f 	dsb	sy
 80119b4:	60bb      	str	r3, [r7, #8]
 80119b6:	e7fe      	b.n	80119b6 <prvIdleTask+0x52>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 80119b8:	f7ff fc48 	bl	801124c <prvGetExpectedIdleTime>
 80119bc:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	2b01      	cmp	r3, #1
 80119c2:	d902      	bls.n	80119ca <prvIdleTask+0x66>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 80119c4:	68f8      	ldr	r0, [r7, #12]
 80119c6:	f7f0 fc3b 	bl	8002240 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 80119ca:	f7ff fc77 	bl	80112bc <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 80119ce:	e7cd      	b.n	801196c <prvIdleTask+0x8>
 80119d0:	20026e54 	.word	0x20026e54
 80119d4:	e000ed04 	.word	0xe000ed04
 80119d8:	20027344 	.word	0x20027344
 80119dc:	20027328 	.word	0x20027328

080119e0 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 80119e0:	b480      	push	{r7}
 80119e2:	b083      	sub	sp, #12
 80119e4:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 80119e6:	2301      	movs	r3, #1
 80119e8:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 80119ea:	2301      	movs	r3, #1
 80119ec:	71fb      	strb	r3, [r7, #7]

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 80119ee:	4b0f      	ldr	r3, [pc, #60]	; (8011a2c <eTaskConfirmSleepModeStatus+0x4c>)
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d002      	beq.n	80119fc <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 80119f6:	2300      	movs	r3, #0
 80119f8:	71fb      	strb	r3, [r7, #7]
 80119fa:	e010      	b.n	8011a1e <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 80119fc:	4b0c      	ldr	r3, [pc, #48]	; (8011a30 <eTaskConfirmSleepModeStatus+0x50>)
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d002      	beq.n	8011a0a <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8011a04:	2300      	movs	r3, #0
 8011a06:	71fb      	strb	r3, [r7, #7]
 8011a08:	e009      	b.n	8011a1e <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8011a0a:	4b0a      	ldr	r3, [pc, #40]	; (8011a34 <eTaskConfirmSleepModeStatus+0x54>)
 8011a0c:	681a      	ldr	r2, [r3, #0]
 8011a0e:	4b0a      	ldr	r3, [pc, #40]	; (8011a38 <eTaskConfirmSleepModeStatus+0x58>)
 8011a10:	6819      	ldr	r1, [r3, #0]
 8011a12:	683b      	ldr	r3, [r7, #0]
 8011a14:	1acb      	subs	r3, r1, r3
 8011a16:	429a      	cmp	r2, r3
 8011a18:	d101      	bne.n	8011a1e <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 8011a1a:	2302      	movs	r3, #2
 8011a1c:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 8011a1e:	79fb      	ldrb	r3, [r7, #7]
	}
 8011a20:	4618      	mov	r0, r3
 8011a22:	370c      	adds	r7, #12
 8011a24:	46bd      	mov	sp, r7
 8011a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a2a:	4770      	bx	lr
 8011a2c:	200272e4 	.word	0x200272e4
 8011a30:	20027338 	.word	0x20027338
 8011a34:	20027310 	.word	0x20027310
 8011a38:	20027324 	.word	0x20027324

08011a3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	b082      	sub	sp, #8
 8011a40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011a42:	2300      	movs	r3, #0
 8011a44:	607b      	str	r3, [r7, #4]
 8011a46:	e00c      	b.n	8011a62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011a48:	687a      	ldr	r2, [r7, #4]
 8011a4a:	4613      	mov	r3, r2
 8011a4c:	009b      	lsls	r3, r3, #2
 8011a4e:	4413      	add	r3, r2
 8011a50:	009b      	lsls	r3, r3, #2
 8011a52:	4a12      	ldr	r2, [pc, #72]	; (8011a9c <prvInitialiseTaskLists+0x60>)
 8011a54:	4413      	add	r3, r2
 8011a56:	4618      	mov	r0, r3
 8011a58:	f7fd fe42 	bl	800f6e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	3301      	adds	r3, #1
 8011a60:	607b      	str	r3, [r7, #4]
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	2b37      	cmp	r3, #55	; 0x37
 8011a66:	d9ef      	bls.n	8011a48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011a68:	480d      	ldr	r0, [pc, #52]	; (8011aa0 <prvInitialiseTaskLists+0x64>)
 8011a6a:	f7fd fe39 	bl	800f6e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011a6e:	480d      	ldr	r0, [pc, #52]	; (8011aa4 <prvInitialiseTaskLists+0x68>)
 8011a70:	f7fd fe36 	bl	800f6e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011a74:	480c      	ldr	r0, [pc, #48]	; (8011aa8 <prvInitialiseTaskLists+0x6c>)
 8011a76:	f7fd fe33 	bl	800f6e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011a7a:	480c      	ldr	r0, [pc, #48]	; (8011aac <prvInitialiseTaskLists+0x70>)
 8011a7c:	f7fd fe30 	bl	800f6e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011a80:	480b      	ldr	r0, [pc, #44]	; (8011ab0 <prvInitialiseTaskLists+0x74>)
 8011a82:	f7fd fe2d 	bl	800f6e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011a86:	4b0b      	ldr	r3, [pc, #44]	; (8011ab4 <prvInitialiseTaskLists+0x78>)
 8011a88:	4a05      	ldr	r2, [pc, #20]	; (8011aa0 <prvInitialiseTaskLists+0x64>)
 8011a8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011a8c:	4b0a      	ldr	r3, [pc, #40]	; (8011ab8 <prvInitialiseTaskLists+0x7c>)
 8011a8e:	4a05      	ldr	r2, [pc, #20]	; (8011aa4 <prvInitialiseTaskLists+0x68>)
 8011a90:	601a      	str	r2, [r3, #0]
}
 8011a92:	bf00      	nop
 8011a94:	3708      	adds	r7, #8
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
 8011a9a:	bf00      	nop
 8011a9c:	20026e54 	.word	0x20026e54
 8011aa0:	200272b4 	.word	0x200272b4
 8011aa4:	200272c8 	.word	0x200272c8
 8011aa8:	200272e4 	.word	0x200272e4
 8011aac:	200272f8 	.word	0x200272f8
 8011ab0:	20027310 	.word	0x20027310
 8011ab4:	200272dc 	.word	0x200272dc
 8011ab8:	200272e0 	.word	0x200272e0

08011abc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011abc:	b580      	push	{r7, lr}
 8011abe:	b082      	sub	sp, #8
 8011ac0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011ac2:	e019      	b.n	8011af8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011ac4:	f7fd ffea 	bl	800fa9c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8011ac8:	4b0f      	ldr	r3, [pc, #60]	; (8011b08 <prvCheckTasksWaitingTermination+0x4c>)
 8011aca:	68db      	ldr	r3, [r3, #12]
 8011acc:	68db      	ldr	r3, [r3, #12]
 8011ace:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	3304      	adds	r3, #4
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	f7fd fe8d 	bl	800f7f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011ada:	4b0c      	ldr	r3, [pc, #48]	; (8011b0c <prvCheckTasksWaitingTermination+0x50>)
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	3b01      	subs	r3, #1
 8011ae0:	4a0a      	ldr	r2, [pc, #40]	; (8011b0c <prvCheckTasksWaitingTermination+0x50>)
 8011ae2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011ae4:	4b0a      	ldr	r3, [pc, #40]	; (8011b10 <prvCheckTasksWaitingTermination+0x54>)
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	3b01      	subs	r3, #1
 8011aea:	4a09      	ldr	r2, [pc, #36]	; (8011b10 <prvCheckTasksWaitingTermination+0x54>)
 8011aec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011aee:	f7fe f803 	bl	800faf8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011af2:	6878      	ldr	r0, [r7, #4]
 8011af4:	f000 f80e 	bl	8011b14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011af8:	4b05      	ldr	r3, [pc, #20]	; (8011b10 <prvCheckTasksWaitingTermination+0x54>)
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d1e1      	bne.n	8011ac4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011b00:	bf00      	nop
 8011b02:	3708      	adds	r7, #8
 8011b04:	46bd      	mov	sp, r7
 8011b06:	bd80      	pop	{r7, pc}
 8011b08:	200272f8 	.word	0x200272f8
 8011b0c:	20027324 	.word	0x20027324
 8011b10:	2002730c 	.word	0x2002730c

08011b14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011b14:	b580      	push	{r7, lr}
 8011b16:	b084      	sub	sp, #16
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d108      	bne.n	8011b38 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b2a:	4618      	mov	r0, r3
 8011b2c:	f7fd fcc2 	bl	800f4b4 <vPortFree>
				vPortFree( pxTCB );
 8011b30:	6878      	ldr	r0, [r7, #4]
 8011b32:	f7fd fcbf 	bl	800f4b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011b36:	e017      	b.n	8011b68 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8011b3e:	2b01      	cmp	r3, #1
 8011b40:	d103      	bne.n	8011b4a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8011b42:	6878      	ldr	r0, [r7, #4]
 8011b44:	f7fd fcb6 	bl	800f4b4 <vPortFree>
	}
 8011b48:	e00e      	b.n	8011b68 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8011b50:	2b02      	cmp	r3, #2
 8011b52:	d009      	beq.n	8011b68 <prvDeleteTCB+0x54>
 8011b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b58:	f383 8811 	msr	BASEPRI, r3
 8011b5c:	f3bf 8f6f 	isb	sy
 8011b60:	f3bf 8f4f 	dsb	sy
 8011b64:	60fb      	str	r3, [r7, #12]
 8011b66:	e7fe      	b.n	8011b66 <prvDeleteTCB+0x52>
	}
 8011b68:	bf00      	nop
 8011b6a:	3710      	adds	r7, #16
 8011b6c:	46bd      	mov	sp, r7
 8011b6e:	bd80      	pop	{r7, pc}

08011b70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011b70:	b480      	push	{r7}
 8011b72:	b083      	sub	sp, #12
 8011b74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011b76:	4b0f      	ldr	r3, [pc, #60]	; (8011bb4 <prvResetNextTaskUnblockTime+0x44>)
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d101      	bne.n	8011b84 <prvResetNextTaskUnblockTime+0x14>
 8011b80:	2301      	movs	r3, #1
 8011b82:	e000      	b.n	8011b86 <prvResetNextTaskUnblockTime+0x16>
 8011b84:	2300      	movs	r3, #0
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d004      	beq.n	8011b94 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011b8a:	4b0b      	ldr	r3, [pc, #44]	; (8011bb8 <prvResetNextTaskUnblockTime+0x48>)
 8011b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8011b90:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011b92:	e008      	b.n	8011ba6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8011b94:	4b07      	ldr	r3, [pc, #28]	; (8011bb4 <prvResetNextTaskUnblockTime+0x44>)
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	68db      	ldr	r3, [r3, #12]
 8011b9a:	68db      	ldr	r3, [r3, #12]
 8011b9c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	685b      	ldr	r3, [r3, #4]
 8011ba2:	4a05      	ldr	r2, [pc, #20]	; (8011bb8 <prvResetNextTaskUnblockTime+0x48>)
 8011ba4:	6013      	str	r3, [r2, #0]
}
 8011ba6:	bf00      	nop
 8011ba8:	370c      	adds	r7, #12
 8011baa:	46bd      	mov	sp, r7
 8011bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb0:	4770      	bx	lr
 8011bb2:	bf00      	nop
 8011bb4:	200272dc 	.word	0x200272dc
 8011bb8:	20027344 	.word	0x20027344

08011bbc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8011bbc:	b480      	push	{r7}
 8011bbe:	b083      	sub	sp, #12
 8011bc0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8011bc2:	4b05      	ldr	r3, [pc, #20]	; (8011bd8 <xTaskGetCurrentTaskHandle+0x1c>)
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8011bc8:	687b      	ldr	r3, [r7, #4]
	}
 8011bca:	4618      	mov	r0, r3
 8011bcc:	370c      	adds	r7, #12
 8011bce:	46bd      	mov	sp, r7
 8011bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd4:	4770      	bx	lr
 8011bd6:	bf00      	nop
 8011bd8:	20026e50 	.word	0x20026e50

08011bdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011bdc:	b480      	push	{r7}
 8011bde:	b083      	sub	sp, #12
 8011be0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011be2:	4b0b      	ldr	r3, [pc, #44]	; (8011c10 <xTaskGetSchedulerState+0x34>)
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d102      	bne.n	8011bf0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011bea:	2301      	movs	r3, #1
 8011bec:	607b      	str	r3, [r7, #4]
 8011bee:	e008      	b.n	8011c02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011bf0:	4b08      	ldr	r3, [pc, #32]	; (8011c14 <xTaskGetSchedulerState+0x38>)
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d102      	bne.n	8011bfe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011bf8:	2302      	movs	r3, #2
 8011bfa:	607b      	str	r3, [r7, #4]
 8011bfc:	e001      	b.n	8011c02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011bfe:	2300      	movs	r3, #0
 8011c00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011c02:	687b      	ldr	r3, [r7, #4]
	}
 8011c04:	4618      	mov	r0, r3
 8011c06:	370c      	adds	r7, #12
 8011c08:	46bd      	mov	sp, r7
 8011c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0e:	4770      	bx	lr
 8011c10:	20027330 	.word	0x20027330
 8011c14:	2002734c 	.word	0x2002734c

08011c18 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	b084      	sub	sp, #16
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011c24:	2300      	movs	r3, #0
 8011c26:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d056      	beq.n	8011cdc <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011c2e:	68bb      	ldr	r3, [r7, #8]
 8011c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c32:	4b2d      	ldr	r3, [pc, #180]	; (8011ce8 <xTaskPriorityInherit+0xd0>)
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c38:	429a      	cmp	r2, r3
 8011c3a:	d246      	bcs.n	8011cca <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011c3c:	68bb      	ldr	r3, [r7, #8]
 8011c3e:	699b      	ldr	r3, [r3, #24]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	db06      	blt.n	8011c52 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011c44:	4b28      	ldr	r3, [pc, #160]	; (8011ce8 <xTaskPriorityInherit+0xd0>)
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c4a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011c4e:	68bb      	ldr	r3, [r7, #8]
 8011c50:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011c52:	68bb      	ldr	r3, [r7, #8]
 8011c54:	6959      	ldr	r1, [r3, #20]
 8011c56:	68bb      	ldr	r3, [r7, #8]
 8011c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c5a:	4613      	mov	r3, r2
 8011c5c:	009b      	lsls	r3, r3, #2
 8011c5e:	4413      	add	r3, r2
 8011c60:	009b      	lsls	r3, r3, #2
 8011c62:	4a22      	ldr	r2, [pc, #136]	; (8011cec <xTaskPriorityInherit+0xd4>)
 8011c64:	4413      	add	r3, r2
 8011c66:	4299      	cmp	r1, r3
 8011c68:	d101      	bne.n	8011c6e <xTaskPriorityInherit+0x56>
 8011c6a:	2301      	movs	r3, #1
 8011c6c:	e000      	b.n	8011c70 <xTaskPriorityInherit+0x58>
 8011c6e:	2300      	movs	r3, #0
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d022      	beq.n	8011cba <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011c74:	68bb      	ldr	r3, [r7, #8]
 8011c76:	3304      	adds	r3, #4
 8011c78:	4618      	mov	r0, r3
 8011c7a:	f7fd fdbb 	bl	800f7f4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011c7e:	4b1a      	ldr	r3, [pc, #104]	; (8011ce8 <xTaskPriorityInherit+0xd0>)
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c84:	68bb      	ldr	r3, [r7, #8]
 8011c86:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011c88:	68bb      	ldr	r3, [r7, #8]
 8011c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c8c:	4b18      	ldr	r3, [pc, #96]	; (8011cf0 <xTaskPriorityInherit+0xd8>)
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	429a      	cmp	r2, r3
 8011c92:	d903      	bls.n	8011c9c <xTaskPriorityInherit+0x84>
 8011c94:	68bb      	ldr	r3, [r7, #8]
 8011c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c98:	4a15      	ldr	r2, [pc, #84]	; (8011cf0 <xTaskPriorityInherit+0xd8>)
 8011c9a:	6013      	str	r3, [r2, #0]
 8011c9c:	68bb      	ldr	r3, [r7, #8]
 8011c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ca0:	4613      	mov	r3, r2
 8011ca2:	009b      	lsls	r3, r3, #2
 8011ca4:	4413      	add	r3, r2
 8011ca6:	009b      	lsls	r3, r3, #2
 8011ca8:	4a10      	ldr	r2, [pc, #64]	; (8011cec <xTaskPriorityInherit+0xd4>)
 8011caa:	441a      	add	r2, r3
 8011cac:	68bb      	ldr	r3, [r7, #8]
 8011cae:	3304      	adds	r3, #4
 8011cb0:	4619      	mov	r1, r3
 8011cb2:	4610      	mov	r0, r2
 8011cb4:	f7fd fd41 	bl	800f73a <vListInsertEnd>
 8011cb8:	e004      	b.n	8011cc4 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011cba:	4b0b      	ldr	r3, [pc, #44]	; (8011ce8 <xTaskPriorityInherit+0xd0>)
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cc0:	68bb      	ldr	r3, [r7, #8]
 8011cc2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011cc4:	2301      	movs	r3, #1
 8011cc6:	60fb      	str	r3, [r7, #12]
 8011cc8:	e008      	b.n	8011cdc <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011cca:	68bb      	ldr	r3, [r7, #8]
 8011ccc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011cce:	4b06      	ldr	r3, [pc, #24]	; (8011ce8 <xTaskPriorityInherit+0xd0>)
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cd4:	429a      	cmp	r2, r3
 8011cd6:	d201      	bcs.n	8011cdc <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011cd8:	2301      	movs	r3, #1
 8011cda:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011cdc:	68fb      	ldr	r3, [r7, #12]
	}
 8011cde:	4618      	mov	r0, r3
 8011ce0:	3710      	adds	r7, #16
 8011ce2:	46bd      	mov	sp, r7
 8011ce4:	bd80      	pop	{r7, pc}
 8011ce6:	bf00      	nop
 8011ce8:	20026e50 	.word	0x20026e50
 8011cec:	20026e54 	.word	0x20026e54
 8011cf0:	2002732c 	.word	0x2002732c

08011cf4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011cf4:	b580      	push	{r7, lr}
 8011cf6:	b086      	sub	sp, #24
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011d00:	2300      	movs	r3, #0
 8011d02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d054      	beq.n	8011db4 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011d0a:	4b2d      	ldr	r3, [pc, #180]	; (8011dc0 <xTaskPriorityDisinherit+0xcc>)
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	693a      	ldr	r2, [r7, #16]
 8011d10:	429a      	cmp	r2, r3
 8011d12:	d009      	beq.n	8011d28 <xTaskPriorityDisinherit+0x34>
 8011d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d18:	f383 8811 	msr	BASEPRI, r3
 8011d1c:	f3bf 8f6f 	isb	sy
 8011d20:	f3bf 8f4f 	dsb	sy
 8011d24:	60fb      	str	r3, [r7, #12]
 8011d26:	e7fe      	b.n	8011d26 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8011d28:	693b      	ldr	r3, [r7, #16]
 8011d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d109      	bne.n	8011d44 <xTaskPriorityDisinherit+0x50>
 8011d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d34:	f383 8811 	msr	BASEPRI, r3
 8011d38:	f3bf 8f6f 	isb	sy
 8011d3c:	f3bf 8f4f 	dsb	sy
 8011d40:	60bb      	str	r3, [r7, #8]
 8011d42:	e7fe      	b.n	8011d42 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8011d44:	693b      	ldr	r3, [r7, #16]
 8011d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d48:	1e5a      	subs	r2, r3, #1
 8011d4a:	693b      	ldr	r3, [r7, #16]
 8011d4c:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011d4e:	693b      	ldr	r3, [r7, #16]
 8011d50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d52:	693b      	ldr	r3, [r7, #16]
 8011d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011d56:	429a      	cmp	r2, r3
 8011d58:	d02c      	beq.n	8011db4 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011d5a:	693b      	ldr	r3, [r7, #16]
 8011d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d128      	bne.n	8011db4 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011d62:	693b      	ldr	r3, [r7, #16]
 8011d64:	3304      	adds	r3, #4
 8011d66:	4618      	mov	r0, r3
 8011d68:	f7fd fd44 	bl	800f7f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011d6c:	693b      	ldr	r3, [r7, #16]
 8011d6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011d70:	693b      	ldr	r3, [r7, #16]
 8011d72:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d74:	693b      	ldr	r3, [r7, #16]
 8011d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d78:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011d7c:	693b      	ldr	r3, [r7, #16]
 8011d7e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011d80:	693b      	ldr	r3, [r7, #16]
 8011d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d84:	4b0f      	ldr	r3, [pc, #60]	; (8011dc4 <xTaskPriorityDisinherit+0xd0>)
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	429a      	cmp	r2, r3
 8011d8a:	d903      	bls.n	8011d94 <xTaskPriorityDisinherit+0xa0>
 8011d8c:	693b      	ldr	r3, [r7, #16]
 8011d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d90:	4a0c      	ldr	r2, [pc, #48]	; (8011dc4 <xTaskPriorityDisinherit+0xd0>)
 8011d92:	6013      	str	r3, [r2, #0]
 8011d94:	693b      	ldr	r3, [r7, #16]
 8011d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d98:	4613      	mov	r3, r2
 8011d9a:	009b      	lsls	r3, r3, #2
 8011d9c:	4413      	add	r3, r2
 8011d9e:	009b      	lsls	r3, r3, #2
 8011da0:	4a09      	ldr	r2, [pc, #36]	; (8011dc8 <xTaskPriorityDisinherit+0xd4>)
 8011da2:	441a      	add	r2, r3
 8011da4:	693b      	ldr	r3, [r7, #16]
 8011da6:	3304      	adds	r3, #4
 8011da8:	4619      	mov	r1, r3
 8011daa:	4610      	mov	r0, r2
 8011dac:	f7fd fcc5 	bl	800f73a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011db0:	2301      	movs	r3, #1
 8011db2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011db4:	697b      	ldr	r3, [r7, #20]
	}
 8011db6:	4618      	mov	r0, r3
 8011db8:	3718      	adds	r7, #24
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	bd80      	pop	{r7, pc}
 8011dbe:	bf00      	nop
 8011dc0:	20026e50 	.word	0x20026e50
 8011dc4:	2002732c 	.word	0x2002732c
 8011dc8:	20026e54 	.word	0x20026e54

08011dcc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011dcc:	b580      	push	{r7, lr}
 8011dce:	b088      	sub	sp, #32
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	6078      	str	r0, [r7, #4]
 8011dd4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011dda:	2301      	movs	r3, #1
 8011ddc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d06d      	beq.n	8011ec0 <vTaskPriorityDisinheritAfterTimeout+0xf4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011de4:	69bb      	ldr	r3, [r7, #24]
 8011de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d109      	bne.n	8011e00 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8011dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011df0:	f383 8811 	msr	BASEPRI, r3
 8011df4:	f3bf 8f6f 	isb	sy
 8011df8:	f3bf 8f4f 	dsb	sy
 8011dfc:	60fb      	str	r3, [r7, #12]
 8011dfe:	e7fe      	b.n	8011dfe <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011e00:	69bb      	ldr	r3, [r7, #24]
 8011e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011e04:	683a      	ldr	r2, [r7, #0]
 8011e06:	429a      	cmp	r2, r3
 8011e08:	d902      	bls.n	8011e10 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011e0a:	683b      	ldr	r3, [r7, #0]
 8011e0c:	61fb      	str	r3, [r7, #28]
 8011e0e:	e002      	b.n	8011e16 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011e10:	69bb      	ldr	r3, [r7, #24]
 8011e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011e14:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011e16:	69bb      	ldr	r3, [r7, #24]
 8011e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e1a:	69fa      	ldr	r2, [r7, #28]
 8011e1c:	429a      	cmp	r2, r3
 8011e1e:	d04f      	beq.n	8011ec0 <vTaskPriorityDisinheritAfterTimeout+0xf4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011e20:	69bb      	ldr	r3, [r7, #24]
 8011e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011e24:	697a      	ldr	r2, [r7, #20]
 8011e26:	429a      	cmp	r2, r3
 8011e28:	d14a      	bne.n	8011ec0 <vTaskPriorityDisinheritAfterTimeout+0xf4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011e2a:	4b27      	ldr	r3, [pc, #156]	; (8011ec8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	69ba      	ldr	r2, [r7, #24]
 8011e30:	429a      	cmp	r2, r3
 8011e32:	d109      	bne.n	8011e48 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8011e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e38:	f383 8811 	msr	BASEPRI, r3
 8011e3c:	f3bf 8f6f 	isb	sy
 8011e40:	f3bf 8f4f 	dsb	sy
 8011e44:	60bb      	str	r3, [r7, #8]
 8011e46:	e7fe      	b.n	8011e46 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011e48:	69bb      	ldr	r3, [r7, #24]
 8011e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e4c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011e4e:	69bb      	ldr	r3, [r7, #24]
 8011e50:	69fa      	ldr	r2, [r7, #28]
 8011e52:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011e54:	69bb      	ldr	r3, [r7, #24]
 8011e56:	699b      	ldr	r3, [r3, #24]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	db04      	blt.n	8011e66 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011e5c:	69fb      	ldr	r3, [r7, #28]
 8011e5e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011e62:	69bb      	ldr	r3, [r7, #24]
 8011e64:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011e66:	69bb      	ldr	r3, [r7, #24]
 8011e68:	6959      	ldr	r1, [r3, #20]
 8011e6a:	693a      	ldr	r2, [r7, #16]
 8011e6c:	4613      	mov	r3, r2
 8011e6e:	009b      	lsls	r3, r3, #2
 8011e70:	4413      	add	r3, r2
 8011e72:	009b      	lsls	r3, r3, #2
 8011e74:	4a15      	ldr	r2, [pc, #84]	; (8011ecc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011e76:	4413      	add	r3, r2
 8011e78:	4299      	cmp	r1, r3
 8011e7a:	d101      	bne.n	8011e80 <vTaskPriorityDisinheritAfterTimeout+0xb4>
 8011e7c:	2301      	movs	r3, #1
 8011e7e:	e000      	b.n	8011e82 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8011e80:	2300      	movs	r3, #0
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d01c      	beq.n	8011ec0 <vTaskPriorityDisinheritAfterTimeout+0xf4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011e86:	69bb      	ldr	r3, [r7, #24]
 8011e88:	3304      	adds	r3, #4
 8011e8a:	4618      	mov	r0, r3
 8011e8c:	f7fd fcb2 	bl	800f7f4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011e90:	69bb      	ldr	r3, [r7, #24]
 8011e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e94:	4b0e      	ldr	r3, [pc, #56]	; (8011ed0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	d903      	bls.n	8011ea4 <vTaskPriorityDisinheritAfterTimeout+0xd8>
 8011e9c:	69bb      	ldr	r3, [r7, #24]
 8011e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ea0:	4a0b      	ldr	r2, [pc, #44]	; (8011ed0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8011ea2:	6013      	str	r3, [r2, #0]
 8011ea4:	69bb      	ldr	r3, [r7, #24]
 8011ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ea8:	4613      	mov	r3, r2
 8011eaa:	009b      	lsls	r3, r3, #2
 8011eac:	4413      	add	r3, r2
 8011eae:	009b      	lsls	r3, r3, #2
 8011eb0:	4a06      	ldr	r2, [pc, #24]	; (8011ecc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011eb2:	441a      	add	r2, r3
 8011eb4:	69bb      	ldr	r3, [r7, #24]
 8011eb6:	3304      	adds	r3, #4
 8011eb8:	4619      	mov	r1, r3
 8011eba:	4610      	mov	r0, r2
 8011ebc:	f7fd fc3d 	bl	800f73a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011ec0:	bf00      	nop
 8011ec2:	3720      	adds	r7, #32
 8011ec4:	46bd      	mov	sp, r7
 8011ec6:	bd80      	pop	{r7, pc}
 8011ec8:	20026e50 	.word	0x20026e50
 8011ecc:	20026e54 	.word	0x20026e54
 8011ed0:	2002732c 	.word	0x2002732c

08011ed4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8011ed4:	b480      	push	{r7}
 8011ed6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011ed8:	4b07      	ldr	r3, [pc, #28]	; (8011ef8 <pvTaskIncrementMutexHeldCount+0x24>)
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d004      	beq.n	8011eea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011ee0:	4b05      	ldr	r3, [pc, #20]	; (8011ef8 <pvTaskIncrementMutexHeldCount+0x24>)
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011ee6:	3201      	adds	r2, #1
 8011ee8:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 8011eea:	4b03      	ldr	r3, [pc, #12]	; (8011ef8 <pvTaskIncrementMutexHeldCount+0x24>)
 8011eec:	681b      	ldr	r3, [r3, #0]
	}
 8011eee:	4618      	mov	r0, r3
 8011ef0:	46bd      	mov	sp, r7
 8011ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ef6:	4770      	bx	lr
 8011ef8:	20026e50 	.word	0x20026e50

08011efc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8011efc:	b580      	push	{r7, lr}
 8011efe:	b086      	sub	sp, #24
 8011f00:	af00      	add	r7, sp, #0
 8011f02:	60f8      	str	r0, [r7, #12]
 8011f04:	60b9      	str	r1, [r7, #8]
 8011f06:	607a      	str	r2, [r7, #4]
 8011f08:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8011f0a:	f7fd fdc7 	bl	800fa9c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8011f0e:	4b26      	ldr	r3, [pc, #152]	; (8011fa8 <xTaskNotifyWait+0xac>)
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8011f16:	b2db      	uxtb	r3, r3
 8011f18:	2b02      	cmp	r3, #2
 8011f1a:	d01a      	beq.n	8011f52 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8011f1c:	4b22      	ldr	r3, [pc, #136]	; (8011fa8 <xTaskNotifyWait+0xac>)
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8011f22:	68fa      	ldr	r2, [r7, #12]
 8011f24:	43d2      	mvns	r2, r2
 8011f26:	400a      	ands	r2, r1
 8011f28:	65da      	str	r2, [r3, #92]	; 0x5c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8011f2a:	4b1f      	ldr	r3, [pc, #124]	; (8011fa8 <xTaskNotifyWait+0xac>)
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	2201      	movs	r2, #1
 8011f30:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

				if( xTicksToWait > ( TickType_t ) 0 )
 8011f34:	683b      	ldr	r3, [r7, #0]
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d00b      	beq.n	8011f52 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011f3a:	2101      	movs	r1, #1
 8011f3c:	6838      	ldr	r0, [r7, #0]
 8011f3e:	f000 f9a3 	bl	8012288 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8011f42:	4b1a      	ldr	r3, [pc, #104]	; (8011fac <xTaskNotifyWait+0xb0>)
 8011f44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f48:	601a      	str	r2, [r3, #0]
 8011f4a:	f3bf 8f4f 	dsb	sy
 8011f4e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011f52:	f7fd fdd1 	bl	800faf8 <vPortExitCritical>

		taskENTER_CRITICAL();
 8011f56:	f7fd fda1 	bl	800fa9c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d004      	beq.n	8011f6a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8011f60:	4b11      	ldr	r3, [pc, #68]	; (8011fa8 <xTaskNotifyWait+0xac>)
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8011f6a:	4b0f      	ldr	r3, [pc, #60]	; (8011fa8 <xTaskNotifyWait+0xac>)
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8011f72:	b2db      	uxtb	r3, r3
 8011f74:	2b02      	cmp	r3, #2
 8011f76:	d002      	beq.n	8011f7e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8011f78:	2300      	movs	r3, #0
 8011f7a:	617b      	str	r3, [r7, #20]
 8011f7c:	e008      	b.n	8011f90 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8011f7e:	4b0a      	ldr	r3, [pc, #40]	; (8011fa8 <xTaskNotifyWait+0xac>)
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8011f84:	68ba      	ldr	r2, [r7, #8]
 8011f86:	43d2      	mvns	r2, r2
 8011f88:	400a      	ands	r2, r1
 8011f8a:	65da      	str	r2, [r3, #92]	; 0x5c
				xReturn = pdTRUE;
 8011f8c:	2301      	movs	r3, #1
 8011f8e:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011f90:	4b05      	ldr	r3, [pc, #20]	; (8011fa8 <xTaskNotifyWait+0xac>)
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	2200      	movs	r2, #0
 8011f96:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		}
		taskEXIT_CRITICAL();
 8011f9a:	f7fd fdad 	bl	800faf8 <vPortExitCritical>

		return xReturn;
 8011f9e:	697b      	ldr	r3, [r7, #20]
	}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	3718      	adds	r7, #24
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd80      	pop	{r7, pc}
 8011fa8:	20026e50 	.word	0x20026e50
 8011fac:	e000ed04 	.word	0xe000ed04

08011fb0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b08a      	sub	sp, #40	; 0x28
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	60f8      	str	r0, [r7, #12]
 8011fb8:	60b9      	str	r1, [r7, #8]
 8011fba:	603b      	str	r3, [r7, #0]
 8011fbc:	4613      	mov	r3, r2
 8011fbe:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8011fc0:	2301      	movs	r3, #1
 8011fc2:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d109      	bne.n	8011fde <xTaskGenericNotify+0x2e>
 8011fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fce:	f383 8811 	msr	BASEPRI, r3
 8011fd2:	f3bf 8f6f 	isb	sy
 8011fd6:	f3bf 8f4f 	dsb	sy
 8011fda:	61bb      	str	r3, [r7, #24]
 8011fdc:	e7fe      	b.n	8011fdc <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8011fe2:	f7fd fd5b 	bl	800fa9c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8011fe6:	683b      	ldr	r3, [r7, #0]
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d003      	beq.n	8011ff4 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011fec:	6a3b      	ldr	r3, [r7, #32]
 8011fee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011ff0:	683b      	ldr	r3, [r7, #0]
 8011ff2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011ff4:	6a3b      	ldr	r3, [r7, #32]
 8011ff6:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8011ffa:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011ffc:	6a3b      	ldr	r3, [r7, #32]
 8011ffe:	2202      	movs	r2, #2
 8012000:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

			switch( eAction )
 8012004:	79fb      	ldrb	r3, [r7, #7]
 8012006:	2b04      	cmp	r3, #4
 8012008:	d827      	bhi.n	801205a <xTaskGenericNotify+0xaa>
 801200a:	a201      	add	r2, pc, #4	; (adr r2, 8012010 <xTaskGenericNotify+0x60>)
 801200c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012010:	0801205b 	.word	0x0801205b
 8012014:	08012025 	.word	0x08012025
 8012018:	08012033 	.word	0x08012033
 801201c:	0801203f 	.word	0x0801203f
 8012020:	08012047 	.word	0x08012047
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8012024:	6a3b      	ldr	r3, [r7, #32]
 8012026:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012028:	68bb      	ldr	r3, [r7, #8]
 801202a:	431a      	orrs	r2, r3
 801202c:	6a3b      	ldr	r3, [r7, #32]
 801202e:	65da      	str	r2, [r3, #92]	; 0x5c
					break;
 8012030:	e013      	b.n	801205a <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8012032:	6a3b      	ldr	r3, [r7, #32]
 8012034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012036:	1c5a      	adds	r2, r3, #1
 8012038:	6a3b      	ldr	r3, [r7, #32]
 801203a:	65da      	str	r2, [r3, #92]	; 0x5c
					break;
 801203c:	e00d      	b.n	801205a <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801203e:	6a3b      	ldr	r3, [r7, #32]
 8012040:	68ba      	ldr	r2, [r7, #8]
 8012042:	65da      	str	r2, [r3, #92]	; 0x5c
					break;
 8012044:	e009      	b.n	801205a <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8012046:	7ffb      	ldrb	r3, [r7, #31]
 8012048:	2b02      	cmp	r3, #2
 801204a:	d003      	beq.n	8012054 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801204c:	6a3b      	ldr	r3, [r7, #32]
 801204e:	68ba      	ldr	r2, [r7, #8]
 8012050:	65da      	str	r2, [r3, #92]	; 0x5c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8012052:	e001      	b.n	8012058 <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 8012054:	2300      	movs	r3, #0
 8012056:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8012058:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801205a:	7ffb      	ldrb	r3, [r7, #31]
 801205c:	2b01      	cmp	r3, #1
 801205e:	d13b      	bne.n	80120d8 <xTaskGenericNotify+0x128>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012060:	6a3b      	ldr	r3, [r7, #32]
 8012062:	3304      	adds	r3, #4
 8012064:	4618      	mov	r0, r3
 8012066:	f7fd fbc5 	bl	800f7f4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 801206a:	6a3b      	ldr	r3, [r7, #32]
 801206c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801206e:	4b1e      	ldr	r3, [pc, #120]	; (80120e8 <xTaskGenericNotify+0x138>)
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	429a      	cmp	r2, r3
 8012074:	d903      	bls.n	801207e <xTaskGenericNotify+0xce>
 8012076:	6a3b      	ldr	r3, [r7, #32]
 8012078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801207a:	4a1b      	ldr	r2, [pc, #108]	; (80120e8 <xTaskGenericNotify+0x138>)
 801207c:	6013      	str	r3, [r2, #0]
 801207e:	6a3b      	ldr	r3, [r7, #32]
 8012080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012082:	4613      	mov	r3, r2
 8012084:	009b      	lsls	r3, r3, #2
 8012086:	4413      	add	r3, r2
 8012088:	009b      	lsls	r3, r3, #2
 801208a:	4a18      	ldr	r2, [pc, #96]	; (80120ec <xTaskGenericNotify+0x13c>)
 801208c:	441a      	add	r2, r3
 801208e:	6a3b      	ldr	r3, [r7, #32]
 8012090:	3304      	adds	r3, #4
 8012092:	4619      	mov	r1, r3
 8012094:	4610      	mov	r0, r2
 8012096:	f7fd fb50 	bl	800f73a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801209a:	6a3b      	ldr	r3, [r7, #32]
 801209c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d009      	beq.n	80120b6 <xTaskGenericNotify+0x106>
 80120a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120a6:	f383 8811 	msr	BASEPRI, r3
 80120aa:	f3bf 8f6f 	isb	sy
 80120ae:	f3bf 8f4f 	dsb	sy
 80120b2:	617b      	str	r3, [r7, #20]
 80120b4:	e7fe      	b.n	80120b4 <xTaskGenericNotify+0x104>
					the tick count equals xNextTaskUnblockTime.  However if
					tickless idling is used it might be more important to enter
					sleep mode at the earliest possible time - so reset
					xNextTaskUnblockTime here to ensure it is updated at the
					earliest possible time. */
					prvResetNextTaskUnblockTime();
 80120b6:	f7ff fd5b 	bl	8011b70 <prvResetNextTaskUnblockTime>
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80120ba:	6a3b      	ldr	r3, [r7, #32]
 80120bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120be:	4b0c      	ldr	r3, [pc, #48]	; (80120f0 <xTaskGenericNotify+0x140>)
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120c4:	429a      	cmp	r2, r3
 80120c6:	d907      	bls.n	80120d8 <xTaskGenericNotify+0x128>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80120c8:	4b0a      	ldr	r3, [pc, #40]	; (80120f4 <xTaskGenericNotify+0x144>)
 80120ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80120ce:	601a      	str	r2, [r3, #0]
 80120d0:	f3bf 8f4f 	dsb	sy
 80120d4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80120d8:	f7fd fd0e 	bl	800faf8 <vPortExitCritical>

		return xReturn;
 80120dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80120de:	4618      	mov	r0, r3
 80120e0:	3728      	adds	r7, #40	; 0x28
 80120e2:	46bd      	mov	sp, r7
 80120e4:	bd80      	pop	{r7, pc}
 80120e6:	bf00      	nop
 80120e8:	2002732c 	.word	0x2002732c
 80120ec:	20026e54 	.word	0x20026e54
 80120f0:	20026e50 	.word	0x20026e50
 80120f4:	e000ed04 	.word	0xe000ed04

080120f8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b08e      	sub	sp, #56	; 0x38
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	60f8      	str	r0, [r7, #12]
 8012100:	60b9      	str	r1, [r7, #8]
 8012102:	603b      	str	r3, [r7, #0]
 8012104:	4613      	mov	r3, r2
 8012106:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8012108:	2301      	movs	r3, #1
 801210a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d109      	bne.n	8012126 <xTaskGenericNotifyFromISR+0x2e>
 8012112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012116:	f383 8811 	msr	BASEPRI, r3
 801211a:	f3bf 8f6f 	isb	sy
 801211e:	f3bf 8f4f 	dsb	sy
 8012122:	627b      	str	r3, [r7, #36]	; 0x24
 8012124:	e7fe      	b.n	8012124 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012126:	f7fd fd71 	bl	800fc0c <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 801212e:	f3ef 8211 	mrs	r2, BASEPRI
 8012132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012136:	f383 8811 	msr	BASEPRI, r3
 801213a:	f3bf 8f6f 	isb	sy
 801213e:	f3bf 8f4f 	dsb	sy
 8012142:	623a      	str	r2, [r7, #32]
 8012144:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8012146:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012148:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 801214a:	683b      	ldr	r3, [r7, #0]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d003      	beq.n	8012158 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8012150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012152:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801215a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 801215e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012164:	2202      	movs	r2, #2
 8012166:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

			switch( eAction )
 801216a:	79fb      	ldrb	r3, [r7, #7]
 801216c:	2b04      	cmp	r3, #4
 801216e:	d829      	bhi.n	80121c4 <xTaskGenericNotifyFromISR+0xcc>
 8012170:	a201      	add	r2, pc, #4	; (adr r2, 8012178 <xTaskGenericNotifyFromISR+0x80>)
 8012172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012176:	bf00      	nop
 8012178:	080121c5 	.word	0x080121c5
 801217c:	0801218d 	.word	0x0801218d
 8012180:	0801219b 	.word	0x0801219b
 8012184:	080121a7 	.word	0x080121a7
 8012188:	080121af 	.word	0x080121af
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801218c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801218e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012190:	68bb      	ldr	r3, [r7, #8]
 8012192:	431a      	orrs	r2, r3
 8012194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012196:	65da      	str	r2, [r3, #92]	; 0x5c
					break;
 8012198:	e014      	b.n	80121c4 <xTaskGenericNotifyFromISR+0xcc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801219a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801219c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801219e:	1c5a      	adds	r2, r3, #1
 80121a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121a2:	65da      	str	r2, [r3, #92]	; 0x5c
					break;
 80121a4:	e00e      	b.n	80121c4 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80121a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121a8:	68ba      	ldr	r2, [r7, #8]
 80121aa:	65da      	str	r2, [r3, #92]	; 0x5c
					break;
 80121ac:	e00a      	b.n	80121c4 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80121ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80121b2:	2b02      	cmp	r3, #2
 80121b4:	d003      	beq.n	80121be <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80121b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121b8:	68ba      	ldr	r2, [r7, #8]
 80121ba:	65da      	str	r2, [r3, #92]	; 0x5c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80121bc:	e001      	b.n	80121c2 <xTaskGenericNotifyFromISR+0xca>
						xReturn = pdFAIL;
 80121be:	2300      	movs	r3, #0
 80121c0:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80121c2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80121c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80121c8:	2b01      	cmp	r3, #1
 80121ca:	d146      	bne.n	801225a <xTaskGenericNotifyFromISR+0x162>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80121cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d009      	beq.n	80121e8 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 80121d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121d8:	f383 8811 	msr	BASEPRI, r3
 80121dc:	f3bf 8f6f 	isb	sy
 80121e0:	f3bf 8f4f 	dsb	sy
 80121e4:	61bb      	str	r3, [r7, #24]
 80121e6:	e7fe      	b.n	80121e6 <xTaskGenericNotifyFromISR+0xee>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80121e8:	4b21      	ldr	r3, [pc, #132]	; (8012270 <xTaskGenericNotifyFromISR+0x178>)
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d11d      	bne.n	801222c <xTaskGenericNotifyFromISR+0x134>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80121f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121f2:	3304      	adds	r3, #4
 80121f4:	4618      	mov	r0, r3
 80121f6:	f7fd fafd 	bl	800f7f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80121fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80121fe:	4b1d      	ldr	r3, [pc, #116]	; (8012274 <xTaskGenericNotifyFromISR+0x17c>)
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	429a      	cmp	r2, r3
 8012204:	d903      	bls.n	801220e <xTaskGenericNotifyFromISR+0x116>
 8012206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801220a:	4a1a      	ldr	r2, [pc, #104]	; (8012274 <xTaskGenericNotifyFromISR+0x17c>)
 801220c:	6013      	str	r3, [r2, #0]
 801220e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012212:	4613      	mov	r3, r2
 8012214:	009b      	lsls	r3, r3, #2
 8012216:	4413      	add	r3, r2
 8012218:	009b      	lsls	r3, r3, #2
 801221a:	4a17      	ldr	r2, [pc, #92]	; (8012278 <xTaskGenericNotifyFromISR+0x180>)
 801221c:	441a      	add	r2, r3
 801221e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012220:	3304      	adds	r3, #4
 8012222:	4619      	mov	r1, r3
 8012224:	4610      	mov	r0, r2
 8012226:	f7fd fa88 	bl	800f73a <vListInsertEnd>
 801222a:	e005      	b.n	8012238 <xTaskGenericNotifyFromISR+0x140>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801222c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801222e:	3318      	adds	r3, #24
 8012230:	4619      	mov	r1, r3
 8012232:	4812      	ldr	r0, [pc, #72]	; (801227c <xTaskGenericNotifyFromISR+0x184>)
 8012234:	f7fd fa81 	bl	800f73a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801223a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801223c:	4b10      	ldr	r3, [pc, #64]	; (8012280 <xTaskGenericNotifyFromISR+0x188>)
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012242:	429a      	cmp	r2, r3
 8012244:	d909      	bls.n	801225a <xTaskGenericNotifyFromISR+0x162>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8012246:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012248:	2b00      	cmp	r3, #0
 801224a:	d003      	beq.n	8012254 <xTaskGenericNotifyFromISR+0x15c>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801224c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801224e:	2201      	movs	r2, #1
 8012250:	601a      	str	r2, [r3, #0]
 8012252:	e002      	b.n	801225a <xTaskGenericNotifyFromISR+0x162>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 8012254:	4b0b      	ldr	r3, [pc, #44]	; (8012284 <xTaskGenericNotifyFromISR+0x18c>)
 8012256:	2201      	movs	r2, #1
 8012258:	601a      	str	r2, [r3, #0]
 801225a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801225c:	617b      	str	r3, [r7, #20]
	__asm volatile
 801225e:	697b      	ldr	r3, [r7, #20]
 8012260:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8012264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8012266:	4618      	mov	r0, r3
 8012268:	3738      	adds	r7, #56	; 0x38
 801226a:	46bd      	mov	sp, r7
 801226c:	bd80      	pop	{r7, pc}
 801226e:	bf00      	nop
 8012270:	2002734c 	.word	0x2002734c
 8012274:	2002732c 	.word	0x2002732c
 8012278:	20026e54 	.word	0x20026e54
 801227c:	200272e4 	.word	0x200272e4
 8012280:	20026e50 	.word	0x20026e50
 8012284:	20027338 	.word	0x20027338

08012288 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012288:	b580      	push	{r7, lr}
 801228a:	b084      	sub	sp, #16
 801228c:	af00      	add	r7, sp, #0
 801228e:	6078      	str	r0, [r7, #4]
 8012290:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012292:	4b21      	ldr	r3, [pc, #132]	; (8012318 <prvAddCurrentTaskToDelayedList+0x90>)
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012298:	4b20      	ldr	r3, [pc, #128]	; (801231c <prvAddCurrentTaskToDelayedList+0x94>)
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	3304      	adds	r3, #4
 801229e:	4618      	mov	r0, r3
 80122a0:	f7fd faa8 	bl	800f7f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122aa:	d10a      	bne.n	80122c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80122ac:	683b      	ldr	r3, [r7, #0]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d007      	beq.n	80122c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80122b2:	4b1a      	ldr	r3, [pc, #104]	; (801231c <prvAddCurrentTaskToDelayedList+0x94>)
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	3304      	adds	r3, #4
 80122b8:	4619      	mov	r1, r3
 80122ba:	4819      	ldr	r0, [pc, #100]	; (8012320 <prvAddCurrentTaskToDelayedList+0x98>)
 80122bc:	f7fd fa3d 	bl	800f73a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80122c0:	e026      	b.n	8012310 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80122c2:	68fa      	ldr	r2, [r7, #12]
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	4413      	add	r3, r2
 80122c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80122ca:	4b14      	ldr	r3, [pc, #80]	; (801231c <prvAddCurrentTaskToDelayedList+0x94>)
 80122cc:	681b      	ldr	r3, [r3, #0]
 80122ce:	68ba      	ldr	r2, [r7, #8]
 80122d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80122d2:	68ba      	ldr	r2, [r7, #8]
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	429a      	cmp	r2, r3
 80122d8:	d209      	bcs.n	80122ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80122da:	4b12      	ldr	r3, [pc, #72]	; (8012324 <prvAddCurrentTaskToDelayedList+0x9c>)
 80122dc:	681a      	ldr	r2, [r3, #0]
 80122de:	4b0f      	ldr	r3, [pc, #60]	; (801231c <prvAddCurrentTaskToDelayedList+0x94>)
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	3304      	adds	r3, #4
 80122e4:	4619      	mov	r1, r3
 80122e6:	4610      	mov	r0, r2
 80122e8:	f7fd fa4b 	bl	800f782 <vListInsert>
}
 80122ec:	e010      	b.n	8012310 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80122ee:	4b0e      	ldr	r3, [pc, #56]	; (8012328 <prvAddCurrentTaskToDelayedList+0xa0>)
 80122f0:	681a      	ldr	r2, [r3, #0]
 80122f2:	4b0a      	ldr	r3, [pc, #40]	; (801231c <prvAddCurrentTaskToDelayedList+0x94>)
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	3304      	adds	r3, #4
 80122f8:	4619      	mov	r1, r3
 80122fa:	4610      	mov	r0, r2
 80122fc:	f7fd fa41 	bl	800f782 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012300:	4b0a      	ldr	r3, [pc, #40]	; (801232c <prvAddCurrentTaskToDelayedList+0xa4>)
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	68ba      	ldr	r2, [r7, #8]
 8012306:	429a      	cmp	r2, r3
 8012308:	d202      	bcs.n	8012310 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801230a:	4a08      	ldr	r2, [pc, #32]	; (801232c <prvAddCurrentTaskToDelayedList+0xa4>)
 801230c:	68bb      	ldr	r3, [r7, #8]
 801230e:	6013      	str	r3, [r2, #0]
}
 8012310:	bf00      	nop
 8012312:	3710      	adds	r7, #16
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}
 8012318:	20027328 	.word	0x20027328
 801231c:	20026e50 	.word	0x20026e50
 8012320:	20027310 	.word	0x20027310
 8012324:	200272e0 	.word	0x200272e0
 8012328:	200272dc 	.word	0x200272dc
 801232c:	20027344 	.word	0x20027344

08012330 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012330:	b580      	push	{r7, lr}
 8012332:	b08a      	sub	sp, #40	; 0x28
 8012334:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012336:	2300      	movs	r3, #0
 8012338:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801233a:	f000 fb51 	bl	80129e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801233e:	4b1c      	ldr	r3, [pc, #112]	; (80123b0 <xTimerCreateTimerTask+0x80>)
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	2b00      	cmp	r3, #0
 8012344:	d021      	beq.n	801238a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012346:	2300      	movs	r3, #0
 8012348:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801234a:	2300      	movs	r3, #0
 801234c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801234e:	1d3a      	adds	r2, r7, #4
 8012350:	f107 0108 	add.w	r1, r7, #8
 8012354:	f107 030c 	add.w	r3, r7, #12
 8012358:	4618      	mov	r0, r3
 801235a:	f7fc ffcb 	bl	800f2f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801235e:	6879      	ldr	r1, [r7, #4]
 8012360:	68bb      	ldr	r3, [r7, #8]
 8012362:	68fa      	ldr	r2, [r7, #12]
 8012364:	9202      	str	r2, [sp, #8]
 8012366:	9301      	str	r3, [sp, #4]
 8012368:	2302      	movs	r3, #2
 801236a:	9300      	str	r3, [sp, #0]
 801236c:	2300      	movs	r3, #0
 801236e:	460a      	mov	r2, r1
 8012370:	4910      	ldr	r1, [pc, #64]	; (80123b4 <xTimerCreateTimerTask+0x84>)
 8012372:	4811      	ldr	r0, [pc, #68]	; (80123b8 <xTimerCreateTimerTask+0x88>)
 8012374:	f7fe fd28 	bl	8010dc8 <xTaskCreateStatic>
 8012378:	4602      	mov	r2, r0
 801237a:	4b10      	ldr	r3, [pc, #64]	; (80123bc <xTimerCreateTimerTask+0x8c>)
 801237c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801237e:	4b0f      	ldr	r3, [pc, #60]	; (80123bc <xTimerCreateTimerTask+0x8c>)
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d001      	beq.n	801238a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012386:	2301      	movs	r3, #1
 8012388:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801238a:	697b      	ldr	r3, [r7, #20]
 801238c:	2b00      	cmp	r3, #0
 801238e:	d109      	bne.n	80123a4 <xTimerCreateTimerTask+0x74>
	__asm volatile
 8012390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012394:	f383 8811 	msr	BASEPRI, r3
 8012398:	f3bf 8f6f 	isb	sy
 801239c:	f3bf 8f4f 	dsb	sy
 80123a0:	613b      	str	r3, [r7, #16]
 80123a2:	e7fe      	b.n	80123a2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80123a4:	697b      	ldr	r3, [r7, #20]
}
 80123a6:	4618      	mov	r0, r3
 80123a8:	3718      	adds	r7, #24
 80123aa:	46bd      	mov	sp, r7
 80123ac:	bd80      	pop	{r7, pc}
 80123ae:	bf00      	nop
 80123b0:	20027388 	.word	0x20027388
 80123b4:	08018024 	.word	0x08018024
 80123b8:	080125f5 	.word	0x080125f5
 80123bc:	2002738c 	.word	0x2002738c

080123c0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b088      	sub	sp, #32
 80123c4:	af02      	add	r7, sp, #8
 80123c6:	60f8      	str	r0, [r7, #12]
 80123c8:	60b9      	str	r1, [r7, #8]
 80123ca:	607a      	str	r2, [r7, #4]
 80123cc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80123ce:	2030      	movs	r0, #48	; 0x30
 80123d0:	f7fc ffaa 	bl	800f328 <pvPortMalloc>
 80123d4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80123d6:	697b      	ldr	r3, [r7, #20]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d00d      	beq.n	80123f8 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80123dc:	697b      	ldr	r3, [r7, #20]
 80123de:	9301      	str	r3, [sp, #4]
 80123e0:	6a3b      	ldr	r3, [r7, #32]
 80123e2:	9300      	str	r3, [sp, #0]
 80123e4:	683b      	ldr	r3, [r7, #0]
 80123e6:	687a      	ldr	r2, [r7, #4]
 80123e8:	68b9      	ldr	r1, [r7, #8]
 80123ea:	68f8      	ldr	r0, [r7, #12]
 80123ec:	f000 f844 	bl	8012478 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 80123f0:	697b      	ldr	r3, [r7, #20]
 80123f2:	2200      	movs	r2, #0
 80123f4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 80123f8:	697b      	ldr	r3, [r7, #20]
	}
 80123fa:	4618      	mov	r0, r3
 80123fc:	3718      	adds	r7, #24
 80123fe:	46bd      	mov	sp, r7
 8012400:	bd80      	pop	{r7, pc}

08012402 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8012402:	b580      	push	{r7, lr}
 8012404:	b08a      	sub	sp, #40	; 0x28
 8012406:	af02      	add	r7, sp, #8
 8012408:	60f8      	str	r0, [r7, #12]
 801240a:	60b9      	str	r1, [r7, #8]
 801240c:	607a      	str	r2, [r7, #4]
 801240e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8012410:	2330      	movs	r3, #48	; 0x30
 8012412:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8012414:	693b      	ldr	r3, [r7, #16]
 8012416:	2b30      	cmp	r3, #48	; 0x30
 8012418:	d009      	beq.n	801242e <xTimerCreateStatic+0x2c>
 801241a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801241e:	f383 8811 	msr	BASEPRI, r3
 8012422:	f3bf 8f6f 	isb	sy
 8012426:	f3bf 8f4f 	dsb	sy
 801242a:	61bb      	str	r3, [r7, #24]
 801242c:	e7fe      	b.n	801242c <xTimerCreateStatic+0x2a>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 801242e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012430:	2b00      	cmp	r3, #0
 8012432:	d109      	bne.n	8012448 <xTimerCreateStatic+0x46>
 8012434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012438:	f383 8811 	msr	BASEPRI, r3
 801243c:	f3bf 8f6f 	isb	sy
 8012440:	f3bf 8f4f 	dsb	sy
 8012444:	617b      	str	r3, [r7, #20]
 8012446:	e7fe      	b.n	8012446 <xTimerCreateStatic+0x44>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801244a:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 801244c:	69fb      	ldr	r3, [r7, #28]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d00d      	beq.n	801246e <xTimerCreateStatic+0x6c>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8012452:	69fb      	ldr	r3, [r7, #28]
 8012454:	9301      	str	r3, [sp, #4]
 8012456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012458:	9300      	str	r3, [sp, #0]
 801245a:	683b      	ldr	r3, [r7, #0]
 801245c:	687a      	ldr	r2, [r7, #4]
 801245e:	68b9      	ldr	r1, [r7, #8]
 8012460:	68f8      	ldr	r0, [r7, #12]
 8012462:	f000 f809 	bl	8012478 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 8012466:	69fb      	ldr	r3, [r7, #28]
 8012468:	2201      	movs	r2, #1
 801246a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 801246e:	69fb      	ldr	r3, [r7, #28]
	}
 8012470:	4618      	mov	r0, r3
 8012472:	3720      	adds	r7, #32
 8012474:	46bd      	mov	sp, r7
 8012476:	bd80      	pop	{r7, pc}

08012478 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8012478:	b580      	push	{r7, lr}
 801247a:	b086      	sub	sp, #24
 801247c:	af00      	add	r7, sp, #0
 801247e:	60f8      	str	r0, [r7, #12]
 8012480:	60b9      	str	r1, [r7, #8]
 8012482:	607a      	str	r2, [r7, #4]
 8012484:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8012486:	68bb      	ldr	r3, [r7, #8]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d109      	bne.n	80124a0 <prvInitialiseNewTimer+0x28>
 801248c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012490:	f383 8811 	msr	BASEPRI, r3
 8012494:	f3bf 8f6f 	isb	sy
 8012498:	f3bf 8f4f 	dsb	sy
 801249c:	617b      	str	r3, [r7, #20]
 801249e:	e7fe      	b.n	801249e <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 80124a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d015      	beq.n	80124d2 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80124a6:	f000 fa9b 	bl	80129e0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80124aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124ac:	68fa      	ldr	r2, [r7, #12]
 80124ae:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80124b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124b2:	68ba      	ldr	r2, [r7, #8]
 80124b4:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 80124b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124b8:	687a      	ldr	r2, [r7, #4]
 80124ba:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 80124bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124be:	683a      	ldr	r2, [r7, #0]
 80124c0:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80124c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124c4:	6a3a      	ldr	r2, [r7, #32]
 80124c6:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80124c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124ca:	3304      	adds	r3, #4
 80124cc:	4618      	mov	r0, r3
 80124ce:	f7fd f927 	bl	800f720 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80124d2:	bf00      	nop
 80124d4:	3718      	adds	r7, #24
 80124d6:	46bd      	mov	sp, r7
 80124d8:	bd80      	pop	{r7, pc}
	...

080124dc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80124dc:	b580      	push	{r7, lr}
 80124de:	b08a      	sub	sp, #40	; 0x28
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	60f8      	str	r0, [r7, #12]
 80124e4:	60b9      	str	r1, [r7, #8]
 80124e6:	607a      	str	r2, [r7, #4]
 80124e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80124ea:	2300      	movs	r3, #0
 80124ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d109      	bne.n	8012508 <xTimerGenericCommand+0x2c>
 80124f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124f8:	f383 8811 	msr	BASEPRI, r3
 80124fc:	f3bf 8f6f 	isb	sy
 8012500:	f3bf 8f4f 	dsb	sy
 8012504:	623b      	str	r3, [r7, #32]
 8012506:	e7fe      	b.n	8012506 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012508:	4b19      	ldr	r3, [pc, #100]	; (8012570 <xTimerGenericCommand+0x94>)
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	2b00      	cmp	r3, #0
 801250e:	d02a      	beq.n	8012566 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012510:	68bb      	ldr	r3, [r7, #8]
 8012512:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801251c:	68bb      	ldr	r3, [r7, #8]
 801251e:	2b05      	cmp	r3, #5
 8012520:	dc18      	bgt.n	8012554 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012522:	f7ff fb5b 	bl	8011bdc <xTaskGetSchedulerState>
 8012526:	4603      	mov	r3, r0
 8012528:	2b02      	cmp	r3, #2
 801252a:	d109      	bne.n	8012540 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801252c:	4b10      	ldr	r3, [pc, #64]	; (8012570 <xTimerGenericCommand+0x94>)
 801252e:	6818      	ldr	r0, [r3, #0]
 8012530:	f107 0110 	add.w	r1, r7, #16
 8012534:	2300      	movs	r3, #0
 8012536:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012538:	f7fd fdfc 	bl	8010134 <xQueueGenericSend>
 801253c:	6278      	str	r0, [r7, #36]	; 0x24
 801253e:	e012      	b.n	8012566 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012540:	4b0b      	ldr	r3, [pc, #44]	; (8012570 <xTimerGenericCommand+0x94>)
 8012542:	6818      	ldr	r0, [r3, #0]
 8012544:	f107 0110 	add.w	r1, r7, #16
 8012548:	2300      	movs	r3, #0
 801254a:	2200      	movs	r2, #0
 801254c:	f7fd fdf2 	bl	8010134 <xQueueGenericSend>
 8012550:	6278      	str	r0, [r7, #36]	; 0x24
 8012552:	e008      	b.n	8012566 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012554:	4b06      	ldr	r3, [pc, #24]	; (8012570 <xTimerGenericCommand+0x94>)
 8012556:	6818      	ldr	r0, [r3, #0]
 8012558:	f107 0110 	add.w	r1, r7, #16
 801255c:	2300      	movs	r3, #0
 801255e:	683a      	ldr	r2, [r7, #0]
 8012560:	f7fd fee2 	bl	8010328 <xQueueGenericSendFromISR>
 8012564:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012568:	4618      	mov	r0, r3
 801256a:	3728      	adds	r7, #40	; 0x28
 801256c:	46bd      	mov	sp, r7
 801256e:	bd80      	pop	{r7, pc}
 8012570:	20027388 	.word	0x20027388

08012574 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012574:	b580      	push	{r7, lr}
 8012576:	b088      	sub	sp, #32
 8012578:	af02      	add	r7, sp, #8
 801257a:	6078      	str	r0, [r7, #4]
 801257c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 801257e:	4b1c      	ldr	r3, [pc, #112]	; (80125f0 <prvProcessExpiredTimer+0x7c>)
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	68db      	ldr	r3, [r3, #12]
 8012584:	68db      	ldr	r3, [r3, #12]
 8012586:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012588:	697b      	ldr	r3, [r7, #20]
 801258a:	3304      	adds	r3, #4
 801258c:	4618      	mov	r0, r3
 801258e:	f7fd f931 	bl	800f7f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8012592:	697b      	ldr	r3, [r7, #20]
 8012594:	69db      	ldr	r3, [r3, #28]
 8012596:	2b01      	cmp	r3, #1
 8012598:	d121      	bne.n	80125de <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801259a:	697b      	ldr	r3, [r7, #20]
 801259c:	699a      	ldr	r2, [r3, #24]
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	18d1      	adds	r1, r2, r3
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	683a      	ldr	r2, [r7, #0]
 80125a6:	6978      	ldr	r0, [r7, #20]
 80125a8:	f000 f8c8 	bl	801273c <prvInsertTimerInActiveList>
 80125ac:	4603      	mov	r3, r0
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d015      	beq.n	80125de <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80125b2:	2300      	movs	r3, #0
 80125b4:	9300      	str	r3, [sp, #0]
 80125b6:	2300      	movs	r3, #0
 80125b8:	687a      	ldr	r2, [r7, #4]
 80125ba:	2100      	movs	r1, #0
 80125bc:	6978      	ldr	r0, [r7, #20]
 80125be:	f7ff ff8d 	bl	80124dc <xTimerGenericCommand>
 80125c2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80125c4:	693b      	ldr	r3, [r7, #16]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d109      	bne.n	80125de <prvProcessExpiredTimer+0x6a>
 80125ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125ce:	f383 8811 	msr	BASEPRI, r3
 80125d2:	f3bf 8f6f 	isb	sy
 80125d6:	f3bf 8f4f 	dsb	sy
 80125da:	60fb      	str	r3, [r7, #12]
 80125dc:	e7fe      	b.n	80125dc <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80125de:	697b      	ldr	r3, [r7, #20]
 80125e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80125e2:	6978      	ldr	r0, [r7, #20]
 80125e4:	4798      	blx	r3
}
 80125e6:	bf00      	nop
 80125e8:	3718      	adds	r7, #24
 80125ea:	46bd      	mov	sp, r7
 80125ec:	bd80      	pop	{r7, pc}
 80125ee:	bf00      	nop
 80125f0:	20027380 	.word	0x20027380

080125f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b084      	sub	sp, #16
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80125fc:	f107 0308 	add.w	r3, r7, #8
 8012600:	4618      	mov	r0, r3
 8012602:	f000 f857 	bl	80126b4 <prvGetNextExpireTime>
 8012606:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012608:	68bb      	ldr	r3, [r7, #8]
 801260a:	4619      	mov	r1, r3
 801260c:	68f8      	ldr	r0, [r7, #12]
 801260e:	f000 f803 	bl	8012618 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012612:	f000 f8d5 	bl	80127c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012616:	e7f1      	b.n	80125fc <prvTimerTask+0x8>

08012618 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012618:	b580      	push	{r7, lr}
 801261a:	b084      	sub	sp, #16
 801261c:	af00      	add	r7, sp, #0
 801261e:	6078      	str	r0, [r7, #4]
 8012620:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012622:	f7fe fe05 	bl	8011230 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012626:	f107 0308 	add.w	r3, r7, #8
 801262a:	4618      	mov	r0, r3
 801262c:	f000 f866 	bl	80126fc <prvSampleTimeNow>
 8012630:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012632:	68bb      	ldr	r3, [r7, #8]
 8012634:	2b00      	cmp	r3, #0
 8012636:	d130      	bne.n	801269a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012638:	683b      	ldr	r3, [r7, #0]
 801263a:	2b00      	cmp	r3, #0
 801263c:	d10a      	bne.n	8012654 <prvProcessTimerOrBlockTask+0x3c>
 801263e:	687a      	ldr	r2, [r7, #4]
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	429a      	cmp	r2, r3
 8012644:	d806      	bhi.n	8012654 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012646:	f7fe fe39 	bl	80112bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801264a:	68f9      	ldr	r1, [r7, #12]
 801264c:	6878      	ldr	r0, [r7, #4]
 801264e:	f7ff ff91 	bl	8012574 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012652:	e024      	b.n	801269e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012654:	683b      	ldr	r3, [r7, #0]
 8012656:	2b00      	cmp	r3, #0
 8012658:	d008      	beq.n	801266c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801265a:	4b13      	ldr	r3, [pc, #76]	; (80126a8 <prvProcessTimerOrBlockTask+0x90>)
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	681b      	ldr	r3, [r3, #0]
 8012660:	2b00      	cmp	r3, #0
 8012662:	bf0c      	ite	eq
 8012664:	2301      	moveq	r3, #1
 8012666:	2300      	movne	r3, #0
 8012668:	b2db      	uxtb	r3, r3
 801266a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801266c:	4b0f      	ldr	r3, [pc, #60]	; (80126ac <prvProcessTimerOrBlockTask+0x94>)
 801266e:	6818      	ldr	r0, [r3, #0]
 8012670:	687a      	ldr	r2, [r7, #4]
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	1ad3      	subs	r3, r2, r3
 8012676:	683a      	ldr	r2, [r7, #0]
 8012678:	4619      	mov	r1, r3
 801267a:	f7fe fb71 	bl	8010d60 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801267e:	f7fe fe1d 	bl	80112bc <xTaskResumeAll>
 8012682:	4603      	mov	r3, r0
 8012684:	2b00      	cmp	r3, #0
 8012686:	d10a      	bne.n	801269e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012688:	4b09      	ldr	r3, [pc, #36]	; (80126b0 <prvProcessTimerOrBlockTask+0x98>)
 801268a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801268e:	601a      	str	r2, [r3, #0]
 8012690:	f3bf 8f4f 	dsb	sy
 8012694:	f3bf 8f6f 	isb	sy
}
 8012698:	e001      	b.n	801269e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801269a:	f7fe fe0f 	bl	80112bc <xTaskResumeAll>
}
 801269e:	bf00      	nop
 80126a0:	3710      	adds	r7, #16
 80126a2:	46bd      	mov	sp, r7
 80126a4:	bd80      	pop	{r7, pc}
 80126a6:	bf00      	nop
 80126a8:	20027384 	.word	0x20027384
 80126ac:	20027388 	.word	0x20027388
 80126b0:	e000ed04 	.word	0xe000ed04

080126b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80126b4:	b480      	push	{r7}
 80126b6:	b085      	sub	sp, #20
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80126bc:	4b0e      	ldr	r3, [pc, #56]	; (80126f8 <prvGetNextExpireTime+0x44>)
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	bf0c      	ite	eq
 80126c6:	2301      	moveq	r3, #1
 80126c8:	2300      	movne	r3, #0
 80126ca:	b2db      	uxtb	r3, r3
 80126cc:	461a      	mov	r2, r3
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d105      	bne.n	80126e6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80126da:	4b07      	ldr	r3, [pc, #28]	; (80126f8 <prvGetNextExpireTime+0x44>)
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	68db      	ldr	r3, [r3, #12]
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	60fb      	str	r3, [r7, #12]
 80126e4:	e001      	b.n	80126ea <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80126e6:	2300      	movs	r3, #0
 80126e8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80126ea:	68fb      	ldr	r3, [r7, #12]
}
 80126ec:	4618      	mov	r0, r3
 80126ee:	3714      	adds	r7, #20
 80126f0:	46bd      	mov	sp, r7
 80126f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f6:	4770      	bx	lr
 80126f8:	20027380 	.word	0x20027380

080126fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80126fc:	b580      	push	{r7, lr}
 80126fe:	b084      	sub	sp, #16
 8012700:	af00      	add	r7, sp, #0
 8012702:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012704:	f7fe fe76 	bl	80113f4 <xTaskGetTickCount>
 8012708:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801270a:	4b0b      	ldr	r3, [pc, #44]	; (8012738 <prvSampleTimeNow+0x3c>)
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	68fa      	ldr	r2, [r7, #12]
 8012710:	429a      	cmp	r2, r3
 8012712:	d205      	bcs.n	8012720 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012714:	f000 f904 	bl	8012920 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	2201      	movs	r2, #1
 801271c:	601a      	str	r2, [r3, #0]
 801271e:	e002      	b.n	8012726 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	2200      	movs	r2, #0
 8012724:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012726:	4a04      	ldr	r2, [pc, #16]	; (8012738 <prvSampleTimeNow+0x3c>)
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801272c:	68fb      	ldr	r3, [r7, #12]
}
 801272e:	4618      	mov	r0, r3
 8012730:	3710      	adds	r7, #16
 8012732:	46bd      	mov	sp, r7
 8012734:	bd80      	pop	{r7, pc}
 8012736:	bf00      	nop
 8012738:	20027390 	.word	0x20027390

0801273c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801273c:	b580      	push	{r7, lr}
 801273e:	b086      	sub	sp, #24
 8012740:	af00      	add	r7, sp, #0
 8012742:	60f8      	str	r0, [r7, #12]
 8012744:	60b9      	str	r1, [r7, #8]
 8012746:	607a      	str	r2, [r7, #4]
 8012748:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801274a:	2300      	movs	r3, #0
 801274c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	68ba      	ldr	r2, [r7, #8]
 8012752:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	68fa      	ldr	r2, [r7, #12]
 8012758:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801275a:	68ba      	ldr	r2, [r7, #8]
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	429a      	cmp	r2, r3
 8012760:	d812      	bhi.n	8012788 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012762:	687a      	ldr	r2, [r7, #4]
 8012764:	683b      	ldr	r3, [r7, #0]
 8012766:	1ad2      	subs	r2, r2, r3
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	699b      	ldr	r3, [r3, #24]
 801276c:	429a      	cmp	r2, r3
 801276e:	d302      	bcc.n	8012776 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012770:	2301      	movs	r3, #1
 8012772:	617b      	str	r3, [r7, #20]
 8012774:	e01b      	b.n	80127ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012776:	4b10      	ldr	r3, [pc, #64]	; (80127b8 <prvInsertTimerInActiveList+0x7c>)
 8012778:	681a      	ldr	r2, [r3, #0]
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	3304      	adds	r3, #4
 801277e:	4619      	mov	r1, r3
 8012780:	4610      	mov	r0, r2
 8012782:	f7fc fffe 	bl	800f782 <vListInsert>
 8012786:	e012      	b.n	80127ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012788:	687a      	ldr	r2, [r7, #4]
 801278a:	683b      	ldr	r3, [r7, #0]
 801278c:	429a      	cmp	r2, r3
 801278e:	d206      	bcs.n	801279e <prvInsertTimerInActiveList+0x62>
 8012790:	68ba      	ldr	r2, [r7, #8]
 8012792:	683b      	ldr	r3, [r7, #0]
 8012794:	429a      	cmp	r2, r3
 8012796:	d302      	bcc.n	801279e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012798:	2301      	movs	r3, #1
 801279a:	617b      	str	r3, [r7, #20]
 801279c:	e007      	b.n	80127ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801279e:	4b07      	ldr	r3, [pc, #28]	; (80127bc <prvInsertTimerInActiveList+0x80>)
 80127a0:	681a      	ldr	r2, [r3, #0]
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	3304      	adds	r3, #4
 80127a6:	4619      	mov	r1, r3
 80127a8:	4610      	mov	r0, r2
 80127aa:	f7fc ffea 	bl	800f782 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80127ae:	697b      	ldr	r3, [r7, #20]
}
 80127b0:	4618      	mov	r0, r3
 80127b2:	3718      	adds	r7, #24
 80127b4:	46bd      	mov	sp, r7
 80127b6:	bd80      	pop	{r7, pc}
 80127b8:	20027384 	.word	0x20027384
 80127bc:	20027380 	.word	0x20027380

080127c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80127c0:	b580      	push	{r7, lr}
 80127c2:	b08e      	sub	sp, #56	; 0x38
 80127c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80127c6:	e099      	b.n	80128fc <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	da17      	bge.n	80127fe <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80127ce:	1d3b      	adds	r3, r7, #4
 80127d0:	3304      	adds	r3, #4
 80127d2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80127d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d109      	bne.n	80127ee <prvProcessReceivedCommands+0x2e>
 80127da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127de:	f383 8811 	msr	BASEPRI, r3
 80127e2:	f3bf 8f6f 	isb	sy
 80127e6:	f3bf 8f4f 	dsb	sy
 80127ea:	61fb      	str	r3, [r7, #28]
 80127ec:	e7fe      	b.n	80127ec <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80127ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127f0:	681b      	ldr	r3, [r3, #0]
 80127f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80127f4:	6850      	ldr	r0, [r2, #4]
 80127f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80127f8:	6892      	ldr	r2, [r2, #8]
 80127fa:	4611      	mov	r1, r2
 80127fc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	2b00      	cmp	r3, #0
 8012802:	db7a      	blt.n	80128fa <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801280a:	695b      	ldr	r3, [r3, #20]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d004      	beq.n	801281a <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012812:	3304      	adds	r3, #4
 8012814:	4618      	mov	r0, r3
 8012816:	f7fc ffed 	bl	800f7f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801281a:	463b      	mov	r3, r7
 801281c:	4618      	mov	r0, r3
 801281e:	f7ff ff6d 	bl	80126fc <prvSampleTimeNow>
 8012822:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	2b09      	cmp	r3, #9
 8012828:	d868      	bhi.n	80128fc <prvProcessReceivedCommands+0x13c>
 801282a:	a201      	add	r2, pc, #4	; (adr r2, 8012830 <prvProcessReceivedCommands+0x70>)
 801282c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012830:	08012859 	.word	0x08012859
 8012834:	08012859 	.word	0x08012859
 8012838:	08012859 	.word	0x08012859
 801283c:	080128fd 	.word	0x080128fd
 8012840:	080128b3 	.word	0x080128b3
 8012844:	080128e9 	.word	0x080128e9
 8012848:	08012859 	.word	0x08012859
 801284c:	08012859 	.word	0x08012859
 8012850:	080128fd 	.word	0x080128fd
 8012854:	080128b3 	.word	0x080128b3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012858:	68ba      	ldr	r2, [r7, #8]
 801285a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801285c:	699b      	ldr	r3, [r3, #24]
 801285e:	18d1      	adds	r1, r2, r3
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012864:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012866:	f7ff ff69 	bl	801273c <prvInsertTimerInActiveList>
 801286a:	4603      	mov	r3, r0
 801286c:	2b00      	cmp	r3, #0
 801286e:	d045      	beq.n	80128fc <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012874:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012876:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8012878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801287a:	69db      	ldr	r3, [r3, #28]
 801287c:	2b01      	cmp	r3, #1
 801287e:	d13d      	bne.n	80128fc <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012880:	68ba      	ldr	r2, [r7, #8]
 8012882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012884:	699b      	ldr	r3, [r3, #24]
 8012886:	441a      	add	r2, r3
 8012888:	2300      	movs	r3, #0
 801288a:	9300      	str	r3, [sp, #0]
 801288c:	2300      	movs	r3, #0
 801288e:	2100      	movs	r1, #0
 8012890:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012892:	f7ff fe23 	bl	80124dc <xTimerGenericCommand>
 8012896:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012898:	6a3b      	ldr	r3, [r7, #32]
 801289a:	2b00      	cmp	r3, #0
 801289c:	d12e      	bne.n	80128fc <prvProcessReceivedCommands+0x13c>
 801289e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128a2:	f383 8811 	msr	BASEPRI, r3
 80128a6:	f3bf 8f6f 	isb	sy
 80128aa:	f3bf 8f4f 	dsb	sy
 80128ae:	61bb      	str	r3, [r7, #24]
 80128b0:	e7fe      	b.n	80128b0 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80128b2:	68ba      	ldr	r2, [r7, #8]
 80128b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128b6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80128b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128ba:	699b      	ldr	r3, [r3, #24]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d109      	bne.n	80128d4 <prvProcessReceivedCommands+0x114>
 80128c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128c4:	f383 8811 	msr	BASEPRI, r3
 80128c8:	f3bf 8f6f 	isb	sy
 80128cc:	f3bf 8f4f 	dsb	sy
 80128d0:	617b      	str	r3, [r7, #20]
 80128d2:	e7fe      	b.n	80128d2 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80128d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128d6:	699a      	ldr	r2, [r3, #24]
 80128d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128da:	18d1      	adds	r1, r2, r3
 80128dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80128e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80128e2:	f7ff ff2b 	bl	801273c <prvInsertTimerInActiveList>
					break;
 80128e6:	e009      	b.n	80128fc <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80128e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128ea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d104      	bne.n	80128fc <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80128f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80128f4:	f7fc fdde 	bl	800f4b4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80128f8:	e000      	b.n	80128fc <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80128fa:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80128fc:	4b07      	ldr	r3, [pc, #28]	; (801291c <prvProcessReceivedCommands+0x15c>)
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	1d39      	adds	r1, r7, #4
 8012902:	2200      	movs	r2, #0
 8012904:	4618      	mov	r0, r3
 8012906:	f7fd fe2d 	bl	8010564 <xQueueReceive>
 801290a:	4603      	mov	r3, r0
 801290c:	2b00      	cmp	r3, #0
 801290e:	f47f af5b 	bne.w	80127c8 <prvProcessReceivedCommands+0x8>
	}
}
 8012912:	bf00      	nop
 8012914:	3730      	adds	r7, #48	; 0x30
 8012916:	46bd      	mov	sp, r7
 8012918:	bd80      	pop	{r7, pc}
 801291a:	bf00      	nop
 801291c:	20027388 	.word	0x20027388

08012920 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b088      	sub	sp, #32
 8012924:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012926:	e044      	b.n	80129b2 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012928:	4b2b      	ldr	r3, [pc, #172]	; (80129d8 <prvSwitchTimerLists+0xb8>)
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	68db      	ldr	r3, [r3, #12]
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012932:	4b29      	ldr	r3, [pc, #164]	; (80129d8 <prvSwitchTimerLists+0xb8>)
 8012934:	681b      	ldr	r3, [r3, #0]
 8012936:	68db      	ldr	r3, [r3, #12]
 8012938:	68db      	ldr	r3, [r3, #12]
 801293a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	3304      	adds	r3, #4
 8012940:	4618      	mov	r0, r3
 8012942:	f7fc ff57 	bl	800f7f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012946:	68fb      	ldr	r3, [r7, #12]
 8012948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801294a:	68f8      	ldr	r0, [r7, #12]
 801294c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	69db      	ldr	r3, [r3, #28]
 8012952:	2b01      	cmp	r3, #1
 8012954:	d12d      	bne.n	80129b2 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	699b      	ldr	r3, [r3, #24]
 801295a:	693a      	ldr	r2, [r7, #16]
 801295c:	4413      	add	r3, r2
 801295e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012960:	68ba      	ldr	r2, [r7, #8]
 8012962:	693b      	ldr	r3, [r7, #16]
 8012964:	429a      	cmp	r2, r3
 8012966:	d90e      	bls.n	8012986 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	68ba      	ldr	r2, [r7, #8]
 801296c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801296e:	68fb      	ldr	r3, [r7, #12]
 8012970:	68fa      	ldr	r2, [r7, #12]
 8012972:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012974:	4b18      	ldr	r3, [pc, #96]	; (80129d8 <prvSwitchTimerLists+0xb8>)
 8012976:	681a      	ldr	r2, [r3, #0]
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	3304      	adds	r3, #4
 801297c:	4619      	mov	r1, r3
 801297e:	4610      	mov	r0, r2
 8012980:	f7fc feff 	bl	800f782 <vListInsert>
 8012984:	e015      	b.n	80129b2 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012986:	2300      	movs	r3, #0
 8012988:	9300      	str	r3, [sp, #0]
 801298a:	2300      	movs	r3, #0
 801298c:	693a      	ldr	r2, [r7, #16]
 801298e:	2100      	movs	r1, #0
 8012990:	68f8      	ldr	r0, [r7, #12]
 8012992:	f7ff fda3 	bl	80124dc <xTimerGenericCommand>
 8012996:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d109      	bne.n	80129b2 <prvSwitchTimerLists+0x92>
 801299e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129a2:	f383 8811 	msr	BASEPRI, r3
 80129a6:	f3bf 8f6f 	isb	sy
 80129aa:	f3bf 8f4f 	dsb	sy
 80129ae:	603b      	str	r3, [r7, #0]
 80129b0:	e7fe      	b.n	80129b0 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80129b2:	4b09      	ldr	r3, [pc, #36]	; (80129d8 <prvSwitchTimerLists+0xb8>)
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d1b5      	bne.n	8012928 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80129bc:	4b06      	ldr	r3, [pc, #24]	; (80129d8 <prvSwitchTimerLists+0xb8>)
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80129c2:	4b06      	ldr	r3, [pc, #24]	; (80129dc <prvSwitchTimerLists+0xbc>)
 80129c4:	681b      	ldr	r3, [r3, #0]
 80129c6:	4a04      	ldr	r2, [pc, #16]	; (80129d8 <prvSwitchTimerLists+0xb8>)
 80129c8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80129ca:	4a04      	ldr	r2, [pc, #16]	; (80129dc <prvSwitchTimerLists+0xbc>)
 80129cc:	697b      	ldr	r3, [r7, #20]
 80129ce:	6013      	str	r3, [r2, #0]
}
 80129d0:	bf00      	nop
 80129d2:	3718      	adds	r7, #24
 80129d4:	46bd      	mov	sp, r7
 80129d6:	bd80      	pop	{r7, pc}
 80129d8:	20027380 	.word	0x20027380
 80129dc:	20027384 	.word	0x20027384

080129e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b082      	sub	sp, #8
 80129e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80129e6:	f7fd f859 	bl	800fa9c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80129ea:	4b15      	ldr	r3, [pc, #84]	; (8012a40 <prvCheckForValidListAndQueue+0x60>)
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d120      	bne.n	8012a34 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80129f2:	4814      	ldr	r0, [pc, #80]	; (8012a44 <prvCheckForValidListAndQueue+0x64>)
 80129f4:	f7fc fe74 	bl	800f6e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80129f8:	4813      	ldr	r0, [pc, #76]	; (8012a48 <prvCheckForValidListAndQueue+0x68>)
 80129fa:	f7fc fe71 	bl	800f6e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80129fe:	4b13      	ldr	r3, [pc, #76]	; (8012a4c <prvCheckForValidListAndQueue+0x6c>)
 8012a00:	4a10      	ldr	r2, [pc, #64]	; (8012a44 <prvCheckForValidListAndQueue+0x64>)
 8012a02:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012a04:	4b12      	ldr	r3, [pc, #72]	; (8012a50 <prvCheckForValidListAndQueue+0x70>)
 8012a06:	4a10      	ldr	r2, [pc, #64]	; (8012a48 <prvCheckForValidListAndQueue+0x68>)
 8012a08:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012a0a:	2300      	movs	r3, #0
 8012a0c:	9300      	str	r3, [sp, #0]
 8012a0e:	4b11      	ldr	r3, [pc, #68]	; (8012a54 <prvCheckForValidListAndQueue+0x74>)
 8012a10:	4a11      	ldr	r2, [pc, #68]	; (8012a58 <prvCheckForValidListAndQueue+0x78>)
 8012a12:	2110      	movs	r1, #16
 8012a14:	200a      	movs	r0, #10
 8012a16:	f7fd f99f 	bl	800fd58 <xQueueGenericCreateStatic>
 8012a1a:	4602      	mov	r2, r0
 8012a1c:	4b08      	ldr	r3, [pc, #32]	; (8012a40 <prvCheckForValidListAndQueue+0x60>)
 8012a1e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012a20:	4b07      	ldr	r3, [pc, #28]	; (8012a40 <prvCheckForValidListAndQueue+0x60>)
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d005      	beq.n	8012a34 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012a28:	4b05      	ldr	r3, [pc, #20]	; (8012a40 <prvCheckForValidListAndQueue+0x60>)
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	490b      	ldr	r1, [pc, #44]	; (8012a5c <prvCheckForValidListAndQueue+0x7c>)
 8012a2e:	4618      	mov	r0, r3
 8012a30:	f7fe f944 	bl	8010cbc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012a34:	f7fd f860 	bl	800faf8 <vPortExitCritical>
}
 8012a38:	bf00      	nop
 8012a3a:	46bd      	mov	sp, r7
 8012a3c:	bd80      	pop	{r7, pc}
 8012a3e:	bf00      	nop
 8012a40:	20027388 	.word	0x20027388
 8012a44:	20027358 	.word	0x20027358
 8012a48:	2002736c 	.word	0x2002736c
 8012a4c:	20027380 	.word	0x20027380
 8012a50:	20027384 	.word	0x20027384
 8012a54:	20027434 	.word	0x20027434
 8012a58:	20027394 	.word	0x20027394
 8012a5c:	0801802c 	.word	0x0801802c

08012a60 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b086      	sub	sp, #24
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	617b      	str	r3, [r7, #20]

	configASSERT( xTimer );
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d109      	bne.n	8012a86 <xTimerIsTimerActive+0x26>
 8012a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a76:	f383 8811 	msr	BASEPRI, r3
 8012a7a:	f3bf 8f6f 	isb	sy
 8012a7e:	f3bf 8f4f 	dsb	sy
 8012a82:	60fb      	str	r3, [r7, #12]
 8012a84:	e7fe      	b.n	8012a84 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8012a86:	f7fd f809 	bl	800fa9c <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) ); /*lint !e961. Cast is only redundant when NULL is passed into the macro. */
 8012a8a:	697b      	ldr	r3, [r7, #20]
 8012a8c:	695b      	ldr	r3, [r3, #20]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	bf14      	ite	ne
 8012a92:	2301      	movne	r3, #1
 8012a94:	2300      	moveq	r3, #0
 8012a96:	b2db      	uxtb	r3, r3
 8012a98:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8012a9a:	f7fd f82d 	bl	800faf8 <vPortExitCritical>

	return xTimerIsInActiveList;
 8012a9e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8012aa0:	4618      	mov	r0, r3
 8012aa2:	3718      	adds	r7, #24
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bd80      	pop	{r7, pc}

08012aa8 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b086      	sub	sp, #24
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d109      	bne.n	8012ace <pvTimerGetTimerID+0x26>
 8012aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012abe:	f383 8811 	msr	BASEPRI, r3
 8012ac2:	f3bf 8f6f 	isb	sy
 8012ac6:	f3bf 8f4f 	dsb	sy
 8012aca:	60fb      	str	r3, [r7, #12]
 8012acc:	e7fe      	b.n	8012acc <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
 8012ace:	f7fc ffe5 	bl	800fa9c <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8012ad2:	697b      	ldr	r3, [r7, #20]
 8012ad4:	6a1b      	ldr	r3, [r3, #32]
 8012ad6:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8012ad8:	f7fd f80e 	bl	800faf8 <vPortExitCritical>

	return pvReturn;
 8012adc:	693b      	ldr	r3, [r7, #16]
}
 8012ade:	4618      	mov	r0, r3
 8012ae0:	3718      	adds	r7, #24
 8012ae2:	46bd      	mov	sp, r7
 8012ae4:	bd80      	pop	{r7, pc}

08012ae6 <otChildSupervisionSetInterval>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (uint16_t)p_ot_req->Data[0];
}

void otChildSupervisionSetInterval(otInstance *aInstance, uint16_t aInterval)
{
 8012ae6:	b580      	push	{r7, lr}
 8012ae8:	b084      	sub	sp, #16
 8012aea:	af00      	add	r7, sp, #0
 8012aec:	6078      	str	r0, [r7, #4]
 8012aee:	460b      	mov	r3, r1
 8012af0:	807b      	strh	r3, [r7, #2]
    Pre_OtCmdProcessing();
 8012af2:	f003 f9c3 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012af6:	f003 f95f 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012afa:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_CHILD_SUPERVISION_SET_INTERVAL;
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	2200      	movs	r2, #0
 8012b00:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 8012b04:	701a      	strb	r2, [r3, #0]
 8012b06:	2200      	movs	r2, #0
 8012b08:	f042 0201 	orr.w	r2, r2, #1
 8012b0c:	705a      	strb	r2, [r3, #1]
 8012b0e:	2200      	movs	r2, #0
 8012b10:	709a      	strb	r2, [r3, #2]
 8012b12:	2200      	movs	r2, #0
 8012b14:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8012b16:	68fb      	ldr	r3, [r7, #12]
 8012b18:	2200      	movs	r2, #0
 8012b1a:	f042 0201 	orr.w	r2, r2, #1
 8012b1e:	711a      	strb	r2, [r3, #4]
 8012b20:	2200      	movs	r2, #0
 8012b22:	715a      	strb	r2, [r3, #5]
 8012b24:	2200      	movs	r2, #0
 8012b26:	719a      	strb	r2, [r3, #6]
 8012b28:	2200      	movs	r2, #0
 8012b2a:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aInterval;
 8012b2c:	887a      	ldrh	r2, [r7, #2]
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8012b32:	f003 f965 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012b36:	f003 f94b 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012b3a:	60f8      	str	r0, [r7, #12]
}
 8012b3c:	bf00      	nop
 8012b3e:	3710      	adds	r7, #16
 8012b40:	46bd      	mov	sp, r7
 8012b42:	bd80      	pop	{r7, pc}

08012b44 <otChildSupervisionSetCheckTimeout>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (uint16_t)p_ot_req->Data[0];
}

void otChildSupervisionSetCheckTimeout(otInstance *aInstance, uint16_t aTimeout)
{
 8012b44:	b580      	push	{r7, lr}
 8012b46:	b084      	sub	sp, #16
 8012b48:	af00      	add	r7, sp, #0
 8012b4a:	6078      	str	r0, [r7, #4]
 8012b4c:	460b      	mov	r3, r1
 8012b4e:	807b      	strh	r3, [r7, #2]
    Pre_OtCmdProcessing();
 8012b50:	f003 f994 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012b54:	f003 f930 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012b58:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_CHILD_SUPERVISION_SET_CHECK_TIMEOUT;
 8012b5a:	68fb      	ldr	r3, [r7, #12]
 8012b5c:	2200      	movs	r2, #0
 8012b5e:	f042 0234 	orr.w	r2, r2, #52	; 0x34
 8012b62:	701a      	strb	r2, [r3, #0]
 8012b64:	2200      	movs	r2, #0
 8012b66:	f042 0201 	orr.w	r2, r2, #1
 8012b6a:	705a      	strb	r2, [r3, #1]
 8012b6c:	2200      	movs	r2, #0
 8012b6e:	709a      	strb	r2, [r3, #2]
 8012b70:	2200      	movs	r2, #0
 8012b72:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	2200      	movs	r2, #0
 8012b78:	f042 0201 	orr.w	r2, r2, #1
 8012b7c:	711a      	strb	r2, [r3, #4]
 8012b7e:	2200      	movs	r2, #0
 8012b80:	715a      	strb	r2, [r3, #5]
 8012b82:	2200      	movs	r2, #0
 8012b84:	719a      	strb	r2, [r3, #6]
 8012b86:	2200      	movs	r2, #0
 8012b88:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aTimeout;
 8012b8a:	887a      	ldrh	r2, [r7, #2]
 8012b8c:	68fb      	ldr	r3, [r7, #12]
 8012b8e:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8012b90:	f003 f936 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012b94:	f003 f91c 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012b98:	60f8      	str	r0, [r7, #12]
}
 8012b9a:	bf00      	nop
 8012b9c:	3710      	adds	r7, #16
 8012b9e:	46bd      	mov	sp, r7
 8012ba0:	bd80      	pop	{r7, pc}

08012ba2 <otCoapHeaderInit>:


#if OPENTHREAD_ENABLE_APPLICATION_COAP

void otCoapHeaderInit(otCoapHeader *aHeader, otCoapType aType, otCoapCode aCode)
{
 8012ba2:	b580      	push	{r7, lr}
 8012ba4:	b084      	sub	sp, #16
 8012ba6:	af00      	add	r7, sp, #0
 8012ba8:	6078      	str	r0, [r7, #4]
 8012baa:	460b      	mov	r3, r1
 8012bac:	70fb      	strb	r3, [r7, #3]
 8012bae:	4613      	mov	r3, r2
 8012bb0:	70bb      	strb	r3, [r7, #2]
    Pre_OtCmdProcessing();
 8012bb2:	f003 f963 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012bb6:	f003 f8ff 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012bba:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_INIT;
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	2200      	movs	r2, #0
 8012bc0:	f062 0260 	orn	r2, r2, #96	; 0x60
 8012bc4:	701a      	strb	r2, [r3, #0]
 8012bc6:	2200      	movs	r2, #0
 8012bc8:	705a      	strb	r2, [r3, #1]
 8012bca:	2200      	movs	r2, #0
 8012bcc:	709a      	strb	r2, [r3, #2]
 8012bce:	2200      	movs	r2, #0
 8012bd0:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=3;
 8012bd2:	68fb      	ldr	r3, [r7, #12]
 8012bd4:	2200      	movs	r2, #0
 8012bd6:	f042 0203 	orr.w	r2, r2, #3
 8012bda:	711a      	strb	r2, [r3, #4]
 8012bdc:	2200      	movs	r2, #0
 8012bde:	715a      	strb	r2, [r3, #5]
 8012be0:	2200      	movs	r2, #0
 8012be2:	719a      	strb	r2, [r3, #6]
 8012be4:	2200      	movs	r2, #0
 8012be6:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012be8:	687a      	ldr	r2, [r7, #4]
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = aType;
 8012bee:	78fa      	ldrb	r2, [r7, #3]
 8012bf0:	68fb      	ldr	r3, [r7, #12]
 8012bf2:	60da      	str	r2, [r3, #12]
    p_ot_req->Data[2] = (otCoapCode) aCode;
 8012bf4:	78ba      	ldrb	r2, [r7, #2]
 8012bf6:	68fb      	ldr	r3, [r7, #12]
 8012bf8:	611a      	str	r2, [r3, #16]

    Ot_Cmd_Transfer();
 8012bfa:	f003 f901 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012bfe:	f003 f8e7 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012c02:	60f8      	str	r0, [r7, #12]
}
 8012c04:	bf00      	nop
 8012c06:	3710      	adds	r7, #16
 8012c08:	46bd      	mov	sp, r7
 8012c0a:	bd80      	pop	{r7, pc}

08012c0c <otCoapHeaderSetToken>:

void otCoapHeaderSetToken(otCoapHeader *aHeader, const uint8_t *aToken, uint8_t aTokenLength)
{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b086      	sub	sp, #24
 8012c10:	af00      	add	r7, sp, #0
 8012c12:	60f8      	str	r0, [r7, #12]
 8012c14:	60b9      	str	r1, [r7, #8]
 8012c16:	4613      	mov	r3, r2
 8012c18:	71fb      	strb	r3, [r7, #7]
    Pre_OtCmdProcessing();
 8012c1a:	f003 f92f 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012c1e:	f003 f8cb 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012c22:	6178      	str	r0, [r7, #20]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_TOKEN;
 8012c24:	697b      	ldr	r3, [r7, #20]
 8012c26:	2200      	movs	r2, #0
 8012c28:	f062 025f 	orn	r2, r2, #95	; 0x5f
 8012c2c:	701a      	strb	r2, [r3, #0]
 8012c2e:	2200      	movs	r2, #0
 8012c30:	705a      	strb	r2, [r3, #1]
 8012c32:	2200      	movs	r2, #0
 8012c34:	709a      	strb	r2, [r3, #2]
 8012c36:	2200      	movs	r2, #0
 8012c38:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=3;
 8012c3a:	697b      	ldr	r3, [r7, #20]
 8012c3c:	2200      	movs	r2, #0
 8012c3e:	f042 0203 	orr.w	r2, r2, #3
 8012c42:	711a      	strb	r2, [r3, #4]
 8012c44:	2200      	movs	r2, #0
 8012c46:	715a      	strb	r2, [r3, #5]
 8012c48:	2200      	movs	r2, #0
 8012c4a:	719a      	strb	r2, [r3, #6]
 8012c4c:	2200      	movs	r2, #0
 8012c4e:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012c50:	68fa      	ldr	r2, [r7, #12]
 8012c52:	697b      	ldr	r3, [r7, #20]
 8012c54:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint32_t) aToken;
 8012c56:	68ba      	ldr	r2, [r7, #8]
 8012c58:	697b      	ldr	r3, [r7, #20]
 8012c5a:	60da      	str	r2, [r3, #12]
    p_ot_req->Data[2] = (otCoapCode) aTokenLength;
 8012c5c:	79fa      	ldrb	r2, [r7, #7]
 8012c5e:	697b      	ldr	r3, [r7, #20]
 8012c60:	611a      	str	r2, [r3, #16]

    Ot_Cmd_Transfer();
 8012c62:	f003 f8cd 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012c66:	f003 f8b3 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012c6a:	6178      	str	r0, [r7, #20]
}
 8012c6c:	bf00      	nop
 8012c6e:	3718      	adds	r7, #24
 8012c70:	46bd      	mov	sp, r7
 8012c72:	bd80      	pop	{r7, pc}

08012c74 <otCoapHeaderGenerateToken>:

void otCoapHeaderGenerateToken(otCoapHeader *aHeader, uint8_t aTokenLength)
{
 8012c74:	b580      	push	{r7, lr}
 8012c76:	b084      	sub	sp, #16
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
 8012c7c:	460b      	mov	r3, r1
 8012c7e:	70fb      	strb	r3, [r7, #3]
    Pre_OtCmdProcessing();
 8012c80:	f003 f8fc 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012c84:	f003 f898 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012c88:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GENERATE_TOKEN;
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	2200      	movs	r2, #0
 8012c8e:	f062 025e 	orn	r2, r2, #94	; 0x5e
 8012c92:	701a      	strb	r2, [r3, #0]
 8012c94:	2200      	movs	r2, #0
 8012c96:	705a      	strb	r2, [r3, #1]
 8012c98:	2200      	movs	r2, #0
 8012c9a:	709a      	strb	r2, [r3, #2]
 8012c9c:	2200      	movs	r2, #0
 8012c9e:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=2;
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	2200      	movs	r2, #0
 8012ca4:	f042 0202 	orr.w	r2, r2, #2
 8012ca8:	711a      	strb	r2, [r3, #4]
 8012caa:	2200      	movs	r2, #0
 8012cac:	715a      	strb	r2, [r3, #5]
 8012cae:	2200      	movs	r2, #0
 8012cb0:	719a      	strb	r2, [r3, #6]
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012cb6:	687a      	ldr	r2, [r7, #4]
 8012cb8:	68fb      	ldr	r3, [r7, #12]
 8012cba:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint32_t) aTokenLength;
 8012cbc:	78fa      	ldrb	r2, [r7, #3]
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	60da      	str	r2, [r3, #12]

    Ot_Cmd_Transfer();
 8012cc2:	f003 f89d 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012cc6:	f003 f883 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012cca:	60f8      	str	r0, [r7, #12]
}
 8012ccc:	bf00      	nop
 8012cce:	3710      	adds	r7, #16
 8012cd0:	46bd      	mov	sp, r7
 8012cd2:	bd80      	pop	{r7, pc}

08012cd4 <otCoapHeaderAppendContentFormatOption>:

otError otCoapHeaderAppendContentFormatOption(otCoapHeader *aHeader, otCoapOptionContentFormat aContentFormat)
{
 8012cd4:	b580      	push	{r7, lr}
 8012cd6:	b084      	sub	sp, #16
 8012cd8:	af00      	add	r7, sp, #0
 8012cda:	6078      	str	r0, [r7, #4]
 8012cdc:	460b      	mov	r3, r1
 8012cde:	70fb      	strb	r3, [r7, #3]
    Pre_OtCmdProcessing();
 8012ce0:	f003 f8cc 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012ce4:	f003 f868 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012ce8:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_APPEND_CONTENT_FORMAT_OPTION;
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	2200      	movs	r2, #0
 8012cee:	f062 025d 	orn	r2, r2, #93	; 0x5d
 8012cf2:	701a      	strb	r2, [r3, #0]
 8012cf4:	2200      	movs	r2, #0
 8012cf6:	705a      	strb	r2, [r3, #1]
 8012cf8:	2200      	movs	r2, #0
 8012cfa:	709a      	strb	r2, [r3, #2]
 8012cfc:	2200      	movs	r2, #0
 8012cfe:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=2;
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	2200      	movs	r2, #0
 8012d04:	f042 0202 	orr.w	r2, r2, #2
 8012d08:	711a      	strb	r2, [r3, #4]
 8012d0a:	2200      	movs	r2, #0
 8012d0c:	715a      	strb	r2, [r3, #5]
 8012d0e:	2200      	movs	r2, #0
 8012d10:	719a      	strb	r2, [r3, #6]
 8012d12:	2200      	movs	r2, #0
 8012d14:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012d16:	687a      	ldr	r2, [r7, #4]
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint32_t) aContentFormat;
 8012d1c:	78fa      	ldrb	r2, [r7, #3]
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	60da      	str	r2, [r3, #12]

    Ot_Cmd_Transfer();
 8012d22:	f003 f86d 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012d26:	f003 f853 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012d2a:	60f8      	str	r0, [r7, #12]
    return (otError) p_ot_req->Data[0];
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	689b      	ldr	r3, [r3, #8]
 8012d30:	b2db      	uxtb	r3, r3
}
 8012d32:	4618      	mov	r0, r3
 8012d34:	3710      	adds	r7, #16
 8012d36:	46bd      	mov	sp, r7
 8012d38:	bd80      	pop	{r7, pc}

08012d3a <otCoapHeaderAppendUriPathOptions>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError) p_ot_req->Data[0];
}

otError otCoapHeaderAppendUriPathOptions(otCoapHeader *aHeader, const char *aUriPath)
{
 8012d3a:	b580      	push	{r7, lr}
 8012d3c:	b084      	sub	sp, #16
 8012d3e:	af00      	add	r7, sp, #0
 8012d40:	6078      	str	r0, [r7, #4]
 8012d42:	6039      	str	r1, [r7, #0]
    Pre_OtCmdProcessing();
 8012d44:	f003 f89a 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012d48:	f003 f836 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012d4c:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_APPEND_URI_PATH_OPTIONS;
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	2200      	movs	r2, #0
 8012d52:	f062 0250 	orn	r2, r2, #80	; 0x50
 8012d56:	701a      	strb	r2, [r3, #0]
 8012d58:	2200      	movs	r2, #0
 8012d5a:	705a      	strb	r2, [r3, #1]
 8012d5c:	2200      	movs	r2, #0
 8012d5e:	709a      	strb	r2, [r3, #2]
 8012d60:	2200      	movs	r2, #0
 8012d62:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=2;
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	2200      	movs	r2, #0
 8012d68:	f042 0202 	orr.w	r2, r2, #2
 8012d6c:	711a      	strb	r2, [r3, #4]
 8012d6e:	2200      	movs	r2, #0
 8012d70:	715a      	strb	r2, [r3, #5]
 8012d72:	2200      	movs	r2, #0
 8012d74:	719a      	strb	r2, [r3, #6]
 8012d76:	2200      	movs	r2, #0
 8012d78:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012d7a:	687a      	ldr	r2, [r7, #4]
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint32_t) aUriPath;
 8012d80:	683a      	ldr	r2, [r7, #0]
 8012d82:	68fb      	ldr	r3, [r7, #12]
 8012d84:	60da      	str	r2, [r3, #12]

    Ot_Cmd_Transfer();
 8012d86:	f003 f83b 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012d8a:	f003 f821 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012d8e:	60f8      	str	r0, [r7, #12]
    return (otError) p_ot_req->Data[0];
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	689b      	ldr	r3, [r3, #8]
 8012d94:	b2db      	uxtb	r3, r3
}
 8012d96:	4618      	mov	r0, r3
 8012d98:	3710      	adds	r7, #16
 8012d9a:	46bd      	mov	sp, r7
 8012d9c:	bd80      	pop	{r7, pc}

08012d9e <otCoapHeaderSetPayloadMarker>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError) p_ot_req->Data[0];
}

otError otCoapHeaderSetPayloadMarker(otCoapHeader *aHeader)
{
 8012d9e:	b580      	push	{r7, lr}
 8012da0:	b084      	sub	sp, #16
 8012da2:	af00      	add	r7, sp, #0
 8012da4:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8012da6:	f003 f869 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012daa:	f003 f805 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012dae:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_PAYLOAD_MARKER;
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	2200      	movs	r2, #0
 8012db4:	f062 024d 	orn	r2, r2, #77	; 0x4d
 8012db8:	701a      	strb	r2, [r3, #0]
 8012dba:	2200      	movs	r2, #0
 8012dbc:	705a      	strb	r2, [r3, #1]
 8012dbe:	2200      	movs	r2, #0
 8012dc0:	709a      	strb	r2, [r3, #2]
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	2200      	movs	r2, #0
 8012dca:	f042 0201 	orr.w	r2, r2, #1
 8012dce:	711a      	strb	r2, [r3, #4]
 8012dd0:	2200      	movs	r2, #0
 8012dd2:	715a      	strb	r2, [r3, #5]
 8012dd4:	2200      	movs	r2, #0
 8012dd6:	719a      	strb	r2, [r3, #6]
 8012dd8:	2200      	movs	r2, #0
 8012dda:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012ddc:	687a      	ldr	r2, [r7, #4]
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8012de2:	f003 f80d 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012de6:	f002 fff3 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012dea:	60f8      	str	r0, [r7, #12]
    return (otError) p_ot_req->Data[0];
 8012dec:	68fb      	ldr	r3, [r7, #12]
 8012dee:	689b      	ldr	r3, [r3, #8]
 8012df0:	b2db      	uxtb	r3, r3
}
 8012df2:	4618      	mov	r0, r3
 8012df4:	3710      	adds	r7, #16
 8012df6:	46bd      	mov	sp, r7
 8012df8:	bd80      	pop	{r7, pc}

08012dfa <otCoapHeaderSetMessageId>:

void otCoapHeaderSetMessageId(otCoapHeader *aHeader, uint16_t aMessageId)
{
 8012dfa:	b580      	push	{r7, lr}
 8012dfc:	b084      	sub	sp, #16
 8012dfe:	af00      	add	r7, sp, #0
 8012e00:	6078      	str	r0, [r7, #4]
 8012e02:	460b      	mov	r3, r1
 8012e04:	807b      	strh	r3, [r7, #2]
    Pre_OtCmdProcessing();
 8012e06:	f003 f839 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012e0a:	f002 ffd5 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012e0e:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_MESSAGE_ID;
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	2200      	movs	r2, #0
 8012e14:	f062 0256 	orn	r2, r2, #86	; 0x56
 8012e18:	701a      	strb	r2, [r3, #0]
 8012e1a:	2200      	movs	r2, #0
 8012e1c:	705a      	strb	r2, [r3, #1]
 8012e1e:	2200      	movs	r2, #0
 8012e20:	709a      	strb	r2, [r3, #2]
 8012e22:	2200      	movs	r2, #0
 8012e24:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=2;
 8012e26:	68fb      	ldr	r3, [r7, #12]
 8012e28:	2200      	movs	r2, #0
 8012e2a:	f042 0202 	orr.w	r2, r2, #2
 8012e2e:	711a      	strb	r2, [r3, #4]
 8012e30:	2200      	movs	r2, #0
 8012e32:	715a      	strb	r2, [r3, #5]
 8012e34:	2200      	movs	r2, #0
 8012e36:	719a      	strb	r2, [r3, #6]
 8012e38:	2200      	movs	r2, #0
 8012e3a:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012e3c:	687a      	ldr	r2, [r7, #4]
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint16_t ) aMessageId;
 8012e42:	887a      	ldrh	r2, [r7, #2]
 8012e44:	68fb      	ldr	r3, [r7, #12]
 8012e46:	60da      	str	r2, [r3, #12]

    Ot_Cmd_Transfer();
 8012e48:	f002 ffda 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012e4c:	f002 ffc0 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012e50:	60f8      	str	r0, [r7, #12]
}
 8012e52:	bf00      	nop
 8012e54:	3710      	adds	r7, #16
 8012e56:	46bd      	mov	sp, r7
 8012e58:	bd80      	pop	{r7, pc}

08012e5a <otCoapHeaderGetType>:

otCoapType otCoapHeaderGetType(const otCoapHeader *aHeader)
{
 8012e5a:	b580      	push	{r7, lr}
 8012e5c:	b084      	sub	sp, #16
 8012e5e:	af00      	add	r7, sp, #0
 8012e60:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8012e62:	f003 f80b 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012e66:	f002 ffa7 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012e6a:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TYPE;
 8012e6c:	68fb      	ldr	r3, [r7, #12]
 8012e6e:	2200      	movs	r2, #0
 8012e70:	f062 0261 	orn	r2, r2, #97	; 0x61
 8012e74:	701a      	strb	r2, [r3, #0]
 8012e76:	2200      	movs	r2, #0
 8012e78:	705a      	strb	r2, [r3, #1]
 8012e7a:	2200      	movs	r2, #0
 8012e7c:	709a      	strb	r2, [r3, #2]
 8012e7e:	2200      	movs	r2, #0
 8012e80:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8012e82:	68fb      	ldr	r3, [r7, #12]
 8012e84:	2200      	movs	r2, #0
 8012e86:	f042 0201 	orr.w	r2, r2, #1
 8012e8a:	711a      	strb	r2, [r3, #4]
 8012e8c:	2200      	movs	r2, #0
 8012e8e:	715a      	strb	r2, [r3, #5]
 8012e90:	2200      	movs	r2, #0
 8012e92:	719a      	strb	r2, [r3, #6]
 8012e94:	2200      	movs	r2, #0
 8012e96:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012e98:	687a      	ldr	r2, [r7, #4]
 8012e9a:	68fb      	ldr	r3, [r7, #12]
 8012e9c:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8012e9e:	f002 ffaf 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012ea2:	f002 ff95 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012ea6:	60f8      	str	r0, [r7, #12]
    return (otCoapType)p_ot_req->Data[0];
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	689b      	ldr	r3, [r3, #8]
 8012eac:	b2db      	uxtb	r3, r3
}
 8012eae:	4618      	mov	r0, r3
 8012eb0:	3710      	adds	r7, #16
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	bd80      	pop	{r7, pc}

08012eb6 <otCoapHeaderGetCode>:

otCoapCode otCoapHeaderGetCode(const otCoapHeader *aHeader)
{
 8012eb6:	b580      	push	{r7, lr}
 8012eb8:	b084      	sub	sp, #16
 8012eba:	af00      	add	r7, sp, #0
 8012ebc:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8012ebe:	f002 ffdd 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012ec2:	f002 ff79 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012ec6:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_CODE;
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	2200      	movs	r2, #0
 8012ecc:	f062 024c 	orn	r2, r2, #76	; 0x4c
 8012ed0:	701a      	strb	r2, [r3, #0]
 8012ed2:	2200      	movs	r2, #0
 8012ed4:	705a      	strb	r2, [r3, #1]
 8012ed6:	2200      	movs	r2, #0
 8012ed8:	709a      	strb	r2, [r3, #2]
 8012eda:	2200      	movs	r2, #0
 8012edc:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	2200      	movs	r2, #0
 8012ee2:	f042 0201 	orr.w	r2, r2, #1
 8012ee6:	711a      	strb	r2, [r3, #4]
 8012ee8:	2200      	movs	r2, #0
 8012eea:	715a      	strb	r2, [r3, #5]
 8012eec:	2200      	movs	r2, #0
 8012eee:	719a      	strb	r2, [r3, #6]
 8012ef0:	2200      	movs	r2, #0
 8012ef2:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012ef4:	687a      	ldr	r2, [r7, #4]
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8012efa:	f002 ff81 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012efe:	f002 ff67 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012f02:	60f8      	str	r0, [r7, #12]
    return (otCoapCode)p_ot_req->Data[0];
 8012f04:	68fb      	ldr	r3, [r7, #12]
 8012f06:	689b      	ldr	r3, [r3, #8]
 8012f08:	b2db      	uxtb	r3, r3
}
 8012f0a:	4618      	mov	r0, r3
 8012f0c:	3710      	adds	r7, #16
 8012f0e:	46bd      	mov	sp, r7
 8012f10:	bd80      	pop	{r7, pc}

08012f12 <otCoapHeaderGetMessageId>:

uint16_t otCoapHeaderGetMessageId(const otCoapHeader *aHeader)
{
 8012f12:	b580      	push	{r7, lr}
 8012f14:	b084      	sub	sp, #16
 8012f16:	af00      	add	r7, sp, #0
 8012f18:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8012f1a:	f002 ffaf 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012f1e:	f002 ff4b 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012f22:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_MESSAGE_ID;
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	2200      	movs	r2, #0
 8012f28:	f062 0255 	orn	r2, r2, #85	; 0x55
 8012f2c:	701a      	strb	r2, [r3, #0]
 8012f2e:	2200      	movs	r2, #0
 8012f30:	705a      	strb	r2, [r3, #1]
 8012f32:	2200      	movs	r2, #0
 8012f34:	709a      	strb	r2, [r3, #2]
 8012f36:	2200      	movs	r2, #0
 8012f38:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8012f3a:	68fb      	ldr	r3, [r7, #12]
 8012f3c:	2200      	movs	r2, #0
 8012f3e:	f042 0201 	orr.w	r2, r2, #1
 8012f42:	711a      	strb	r2, [r3, #4]
 8012f44:	2200      	movs	r2, #0
 8012f46:	715a      	strb	r2, [r3, #5]
 8012f48:	2200      	movs	r2, #0
 8012f4a:	719a      	strb	r2, [r3, #6]
 8012f4c:	2200      	movs	r2, #0
 8012f4e:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8012f50:	687a      	ldr	r2, [r7, #4]
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8012f56:	f002 ff53 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012f5a:	f002 ff39 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012f5e:	60f8      	str	r0, [r7, #12]
    return (uint16_t)p_ot_req->Data[0];
 8012f60:	68fb      	ldr	r3, [r7, #12]
 8012f62:	689b      	ldr	r3, [r3, #8]
 8012f64:	b29b      	uxth	r3, r3
}
 8012f66:	4618      	mov	r0, r3
 8012f68:	3710      	adds	r7, #16
 8012f6a:	46bd      	mov	sp, r7
 8012f6c:	bd80      	pop	{r7, pc}

08012f6e <otCoapHeaderGetTokenLength>:

uint8_t otCoapHeaderGetTokenLength(const otCoapHeader *aHeader)
{
 8012f6e:	b580      	push	{r7, lr}
 8012f70:	b084      	sub	sp, #16
 8012f72:	af00      	add	r7, sp, #0
 8012f74:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8012f76:	f002 ff81 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012f7a:	f002 ff1d 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012f7e:	60f8      	str	r0, [r7, #12]

   p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TOKEN_LENGTH;
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	2200      	movs	r2, #0
 8012f84:	f062 0254 	orn	r2, r2, #84	; 0x54
 8012f88:	701a      	strb	r2, [r3, #0]
 8012f8a:	2200      	movs	r2, #0
 8012f8c:	705a      	strb	r2, [r3, #1]
 8012f8e:	2200      	movs	r2, #0
 8012f90:	709a      	strb	r2, [r3, #2]
 8012f92:	2200      	movs	r2, #0
 8012f94:	70da      	strb	r2, [r3, #3]

   p_ot_req->Size=1;
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	2200      	movs	r2, #0
 8012f9a:	f042 0201 	orr.w	r2, r2, #1
 8012f9e:	711a      	strb	r2, [r3, #4]
 8012fa0:	2200      	movs	r2, #0
 8012fa2:	715a      	strb	r2, [r3, #5]
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	719a      	strb	r2, [r3, #6]
 8012fa8:	2200      	movs	r2, #0
 8012faa:	71da      	strb	r2, [r3, #7]
   p_ot_req->Data[0] = (uint32_t) aHeader;
 8012fac:	687a      	ldr	r2, [r7, #4]
 8012fae:	68fb      	ldr	r3, [r7, #12]
 8012fb0:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8012fb2:	f002 ff25 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8012fb6:	f002 ff0b 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8012fba:	60f8      	str	r0, [r7, #12]
   return (uint8_t)p_ot_req->Data[0];
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	689b      	ldr	r3, [r3, #8]
 8012fc0:	b2db      	uxtb	r3, r3
}
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	3710      	adds	r7, #16
 8012fc6:	46bd      	mov	sp, r7
 8012fc8:	bd80      	pop	{r7, pc}

08012fca <otCoapHeaderGetToken>:

const uint8_t *otCoapHeaderGetToken(const otCoapHeader *aHeader)
{
 8012fca:	b580      	push	{r7, lr}
 8012fcc:	b084      	sub	sp, #16
 8012fce:	af00      	add	r7, sp, #0
 8012fd0:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8012fd2:	f002 ff53 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8012fd6:	f002 feef 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8012fda:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TOKEN;
 8012fdc:	68fb      	ldr	r3, [r7, #12]
 8012fde:	2200      	movs	r2, #0
 8012fe0:	f062 0253 	orn	r2, r2, #83	; 0x53
 8012fe4:	701a      	strb	r2, [r3, #0]
 8012fe6:	2200      	movs	r2, #0
 8012fe8:	705a      	strb	r2, [r3, #1]
 8012fea:	2200      	movs	r2, #0
 8012fec:	709a      	strb	r2, [r3, #2]
 8012fee:	2200      	movs	r2, #0
 8012ff0:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	2200      	movs	r2, #0
 8012ff6:	f042 0201 	orr.w	r2, r2, #1
 8012ffa:	711a      	strb	r2, [r3, #4]
 8012ffc:	2200      	movs	r2, #0
 8012ffe:	715a      	strb	r2, [r3, #5]
 8013000:	2200      	movs	r2, #0
 8013002:	719a      	strb	r2, [r3, #6]
 8013004:	2200      	movs	r2, #0
 8013006:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8013008:	687a      	ldr	r2, [r7, #4]
 801300a:	68fb      	ldr	r3, [r7, #12]
 801300c:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 801300e:	f002 fef7 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8013012:	f002 fedd 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013016:	60f8      	str	r0, [r7, #12]
    return (uint8_t *)p_ot_req->Data[0];
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	689b      	ldr	r3, [r3, #8]
}
 801301c:	4618      	mov	r0, r3
 801301e:	3710      	adds	r7, #16
 8013020:	46bd      	mov	sp, r7
 8013022:	bd80      	pop	{r7, pc}

08013024 <otCoapNewMessage>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otCoapOption *)p_ot_req->Data[0];
}

otMessage *otCoapNewMessage(otInstance *aInstance, const otCoapHeader *aHeader)
{
 8013024:	b580      	push	{r7, lr}
 8013026:	b084      	sub	sp, #16
 8013028:	af00      	add	r7, sp, #0
 801302a:	6078      	str	r0, [r7, #4]
 801302c:	6039      	str	r1, [r7, #0]
    Pre_OtCmdProcessing();
 801302e:	f002 ff25 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013032:	f002 fec1 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013036:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_NEW_MESSAGE;
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	2200      	movs	r2, #0
 801303c:	f062 0259 	orn	r2, r2, #89	; 0x59
 8013040:	701a      	strb	r2, [r3, #0]
 8013042:	2200      	movs	r2, #0
 8013044:	705a      	strb	r2, [r3, #1]
 8013046:	2200      	movs	r2, #0
 8013048:	709a      	strb	r2, [r3, #2]
 801304a:	2200      	movs	r2, #0
 801304c:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	2200      	movs	r2, #0
 8013052:	f042 0201 	orr.w	r2, r2, #1
 8013056:	711a      	strb	r2, [r3, #4]
 8013058:	2200      	movs	r2, #0
 801305a:	715a      	strb	r2, [r3, #5]
 801305c:	2200      	movs	r2, #0
 801305e:	719a      	strb	r2, [r3, #6]
 8013060:	2200      	movs	r2, #0
 8013062:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8013064:	683a      	ldr	r2, [r7, #0]
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 801306a:	f002 fec9 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 801306e:	f002 feaf 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013072:	60f8      	str	r0, [r7, #12]
    return (otMessage *)p_ot_req->Data[0];
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	689b      	ldr	r3, [r3, #8]

}
 8013078:	4618      	mov	r0, r3
 801307a:	3710      	adds	r7, #16
 801307c:	46bd      	mov	sp, r7
 801307e:	bd80      	pop	{r7, pc}

08013080 <otCoapSendRequest>:

otError otCoapSendRequest(otInstance *aInstance,otMessage *aMessage, const otMessageInfo *aMessageInfo,
                              otCoapResponseHandler aHandler, void *aContext)
{
 8013080:	b580      	push	{r7, lr}
 8013082:	b086      	sub	sp, #24
 8013084:	af00      	add	r7, sp, #0
 8013086:	60f8      	str	r0, [r7, #12]
 8013088:	60b9      	str	r1, [r7, #8]
 801308a:	607a      	str	r2, [r7, #4]
 801308c:	603b      	str	r3, [r7, #0]
    Pre_OtCmdProcessing();
 801308e:	f002 fef5 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013092:	f002 fe91 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013096:	6178      	str	r0, [r7, #20]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_REQUEST;
 8013098:	697b      	ldr	r3, [r7, #20]
 801309a:	2200      	movs	r2, #0
 801309c:	f062 0258 	orn	r2, r2, #88	; 0x58
 80130a0:	701a      	strb	r2, [r3, #0]
 80130a2:	2200      	movs	r2, #0
 80130a4:	705a      	strb	r2, [r3, #1]
 80130a6:	2200      	movs	r2, #0
 80130a8:	709a      	strb	r2, [r3, #2]
 80130aa:	2200      	movs	r2, #0
 80130ac:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=3;
 80130ae:	697b      	ldr	r3, [r7, #20]
 80130b0:	2200      	movs	r2, #0
 80130b2:	f042 0203 	orr.w	r2, r2, #3
 80130b6:	711a      	strb	r2, [r3, #4]
 80130b8:	2200      	movs	r2, #0
 80130ba:	715a      	strb	r2, [r3, #5]
 80130bc:	2200      	movs	r2, #0
 80130be:	719a      	strb	r2, [r3, #6]
 80130c0:	2200      	movs	r2, #0
 80130c2:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 80130c4:	68ba      	ldr	r2, [r7, #8]
 80130c6:	697b      	ldr	r3, [r7, #20]
 80130c8:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 80130ca:	687a      	ldr	r2, [r7, #4]
 80130cc:	697b      	ldr	r3, [r7, #20]
 80130ce:	60da      	str	r2, [r3, #12]
    p_ot_req->Data[2] = (uint32_t) aHandler;
 80130d0:	683a      	ldr	r2, [r7, #0]
 80130d2:	697b      	ldr	r3, [r7, #20]
 80130d4:	611a      	str	r2, [r3, #16]
    p_ot_req->Data[3] = (uint32_t) aContext;
 80130d6:	6a3a      	ldr	r2, [r7, #32]
 80130d8:	697b      	ldr	r3, [r7, #20]
 80130da:	615a      	str	r2, [r3, #20]

    Ot_Cmd_Transfer();
 80130dc:	f002 fe90 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80130e0:	f002 fe76 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80130e4:	6178      	str	r0, [r7, #20]
    return (otError)p_ot_req->Data[0];
 80130e6:	697b      	ldr	r3, [r7, #20]
 80130e8:	689b      	ldr	r3, [r3, #8]
 80130ea:	b2db      	uxtb	r3, r3
}
 80130ec:	4618      	mov	r0, r3
 80130ee:	3718      	adds	r7, #24
 80130f0:	46bd      	mov	sp, r7
 80130f2:	bd80      	pop	{r7, pc}

080130f4 <otCoapStart>:

otError otCoapStart(otInstance *aInstance, uint16_t aPort)
{
 80130f4:	b580      	push	{r7, lr}
 80130f6:	b084      	sub	sp, #16
 80130f8:	af00      	add	r7, sp, #0
 80130fa:	6078      	str	r0, [r7, #4]
 80130fc:	460b      	mov	r3, r1
 80130fe:	807b      	strh	r3, [r7, #2]
    Pre_OtCmdProcessing();
 8013100:	f002 febc 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013104:	f002 fe58 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013108:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_START;
 801310a:	68fb      	ldr	r3, [r7, #12]
 801310c:	2200      	movs	r2, #0
 801310e:	f062 024b 	orn	r2, r2, #75	; 0x4b
 8013112:	701a      	strb	r2, [r3, #0]
 8013114:	2200      	movs	r2, #0
 8013116:	705a      	strb	r2, [r3, #1]
 8013118:	2200      	movs	r2, #0
 801311a:	709a      	strb	r2, [r3, #2]
 801311c:	2200      	movs	r2, #0
 801311e:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	2200      	movs	r2, #0
 8013124:	f042 0201 	orr.w	r2, r2, #1
 8013128:	711a      	strb	r2, [r3, #4]
 801312a:	2200      	movs	r2, #0
 801312c:	715a      	strb	r2, [r3, #5]
 801312e:	2200      	movs	r2, #0
 8013130:	719a      	strb	r2, [r3, #6]
 8013132:	2200      	movs	r2, #0
 8013134:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint16_t) aPort;
 8013136:	887a      	ldrh	r2, [r7, #2]
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 801313c:	f002 fe60 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8013140:	f002 fe46 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013144:	60f8      	str	r0, [r7, #12]
    return (otError)p_ot_req->Data[0];
 8013146:	68fb      	ldr	r3, [r7, #12]
 8013148:	689b      	ldr	r3, [r3, #8]
 801314a:	b2db      	uxtb	r3, r3
}
 801314c:	4618      	mov	r0, r3
 801314e:	3710      	adds	r7, #16
 8013150:	46bd      	mov	sp, r7
 8013152:	bd80      	pop	{r7, pc}

08013154 <otCoapAddResource>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError)p_ot_req->Data[0];
}

otError otCoapAddResource(otInstance *aInstance, otCoapResource *aResource)
{
 8013154:	b580      	push	{r7, lr}
 8013156:	b084      	sub	sp, #16
 8013158:	af00      	add	r7, sp, #0
 801315a:	6078      	str	r0, [r7, #4]
 801315c:	6039      	str	r1, [r7, #0]
    Pre_OtCmdProcessing();
 801315e:	f002 fe8d 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013162:	f002 fe29 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013166:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_ADD_RESSOURCE;
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	2200      	movs	r2, #0
 801316c:	f062 0249 	orn	r2, r2, #73	; 0x49
 8013170:	701a      	strb	r2, [r3, #0]
 8013172:	2200      	movs	r2, #0
 8013174:	705a      	strb	r2, [r3, #1]
 8013176:	2200      	movs	r2, #0
 8013178:	709a      	strb	r2, [r3, #2]
 801317a:	2200      	movs	r2, #0
 801317c:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	2200      	movs	r2, #0
 8013182:	f042 0201 	orr.w	r2, r2, #1
 8013186:	711a      	strb	r2, [r3, #4]
 8013188:	2200      	movs	r2, #0
 801318a:	715a      	strb	r2, [r3, #5]
 801318c:	2200      	movs	r2, #0
 801318e:	719a      	strb	r2, [r3, #6]
 8013190:	2200      	movs	r2, #0
 8013192:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aResource;
 8013194:	683a      	ldr	r2, [r7, #0]
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 801319a:	f002 fe31 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 801319e:	f002 fe17 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80131a2:	60f8      	str	r0, [r7, #12]
    return (otError)p_ot_req->Data[0];
 80131a4:	68fb      	ldr	r3, [r7, #12]
 80131a6:	689b      	ldr	r3, [r3, #8]
 80131a8:	b2db      	uxtb	r3, r3
}
 80131aa:	4618      	mov	r0, r3
 80131ac:	3710      	adds	r7, #16
 80131ae:	46bd      	mov	sp, r7
 80131b0:	bd80      	pop	{r7, pc}

080131b2 <otCoapSendResponse>:

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otCoapSendResponse(otInstance *aInstance, otMessage *aMessage, const otMessageInfo *aMessageInfo)
{
 80131b2:	b580      	push	{r7, lr}
 80131b4:	b086      	sub	sp, #24
 80131b6:	af00      	add	r7, sp, #0
 80131b8:	60f8      	str	r0, [r7, #12]
 80131ba:	60b9      	str	r1, [r7, #8]
 80131bc:	607a      	str	r2, [r7, #4]
    Pre_OtCmdProcessing();
 80131be:	f002 fe5d 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80131c2:	f002 fdf9 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 80131c6:	6178      	str	r0, [r7, #20]

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_RESPONSE;
 80131c8:	697b      	ldr	r3, [r7, #20]
 80131ca:	2200      	movs	r2, #0
 80131cc:	f062 0257 	orn	r2, r2, #87	; 0x57
 80131d0:	701a      	strb	r2, [r3, #0]
 80131d2:	2200      	movs	r2, #0
 80131d4:	705a      	strb	r2, [r3, #1]
 80131d6:	2200      	movs	r2, #0
 80131d8:	709a      	strb	r2, [r3, #2]
 80131da:	2200      	movs	r2, #0
 80131dc:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=2;
 80131de:	697b      	ldr	r3, [r7, #20]
 80131e0:	2200      	movs	r2, #0
 80131e2:	f042 0202 	orr.w	r2, r2, #2
 80131e6:	711a      	strb	r2, [r3, #4]
 80131e8:	2200      	movs	r2, #0
 80131ea:	715a      	strb	r2, [r3, #5]
 80131ec:	2200      	movs	r2, #0
 80131ee:	719a      	strb	r2, [r3, #6]
 80131f0:	2200      	movs	r2, #0
 80131f2:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 80131f4:	68ba      	ldr	r2, [r7, #8]
 80131f6:	697b      	ldr	r3, [r7, #20]
 80131f8:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 80131fa:	687a      	ldr	r2, [r7, #4]
 80131fc:	697b      	ldr	r3, [r7, #20]
 80131fe:	60da      	str	r2, [r3, #12]

    Ot_Cmd_Transfer();
 8013200:	f002 fdfe 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8013204:	f002 fde4 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013208:	6178      	str	r0, [r7, #20]
    return (otError)p_ot_req->Data[0];
 801320a:	697b      	ldr	r3, [r7, #20]
 801320c:	689b      	ldr	r3, [r3, #8]
 801320e:	b2db      	uxtb	r3, r3
}
 8013210:	4618      	mov	r0, r3
 8013212:	3718      	adds	r7, #24
 8013214:	46bd      	mov	sp, r7
 8013216:	bd80      	pop	{r7, pc}

08013218 <otInstanceInitSingle>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otInstance *)p_ot_req->Data[0];
}
#else
otInstance *otInstanceInitSingle(void)
{
 8013218:	b580      	push	{r7, lr}
 801321a:	b082      	sub	sp, #8
 801321c:	af00      	add	r7, sp, #0
    Pre_OtCmdProcessing();
 801321e:	f002 fe2d 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013222:	f002 fdc9 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013226:	6078      	str	r0, [r7, #4]

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_INIT_SINGLE;
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	2200      	movs	r2, #0
 801322c:	f062 026b 	orn	r2, r2, #107	; 0x6b
 8013230:	701a      	strb	r2, [r3, #0]
 8013232:	2200      	movs	r2, #0
 8013234:	705a      	strb	r2, [r3, #1]
 8013236:	2200      	movs	r2, #0
 8013238:	709a      	strb	r2, [r3, #2]
 801323a:	2200      	movs	r2, #0
 801323c:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=0;
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	2200      	movs	r2, #0
 8013242:	711a      	strb	r2, [r3, #4]
 8013244:	2200      	movs	r2, #0
 8013246:	715a      	strb	r2, [r3, #5]
 8013248:	2200      	movs	r2, #0
 801324a:	719a      	strb	r2, [r3, #6]
 801324c:	2200      	movs	r2, #0
 801324e:	71da      	strb	r2, [r3, #7]

    Ot_Cmd_Transfer();
 8013250:	f002 fdd6 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8013254:	f002 fdbc 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013258:	6078      	str	r0, [r7, #4]
    return (otInstance *)p_ot_req->Data[0];
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	689b      	ldr	r3, [r3, #8]
}
 801325e:	4618      	mov	r0, r3
 8013260:	3708      	adds	r7, #8
 8013262:	46bd      	mov	sp, r7
 8013264:	bd80      	pop	{r7, pc}

08013266 <otInstanceFinalize>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (bool)p_ot_req->Data[0];
}

void otInstanceFinalize(otInstance *aInstance)
{
 8013266:	b580      	push	{r7, lr}
 8013268:	b084      	sub	sp, #16
 801326a:	af00      	add	r7, sp, #0
 801326c:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 801326e:	f002 fe05 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013272:	f002 fda1 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013276:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_FINALIZE;
 8013278:	68fb      	ldr	r3, [r7, #12]
 801327a:	2200      	movs	r2, #0
 801327c:	f062 0269 	orn	r2, r2, #105	; 0x69
 8013280:	701a      	strb	r2, [r3, #0]
 8013282:	2200      	movs	r2, #0
 8013284:	705a      	strb	r2, [r3, #1]
 8013286:	2200      	movs	r2, #0
 8013288:	709a      	strb	r2, [r3, #2]
 801328a:	2200      	movs	r2, #0
 801328c:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=0;
 801328e:	68fb      	ldr	r3, [r7, #12]
 8013290:	2200      	movs	r2, #0
 8013292:	711a      	strb	r2, [r3, #4]
 8013294:	2200      	movs	r2, #0
 8013296:	715a      	strb	r2, [r3, #5]
 8013298:	2200      	movs	r2, #0
 801329a:	719a      	strb	r2, [r3, #6]
 801329c:	2200      	movs	r2, #0
 801329e:	71da      	strb	r2, [r3, #7]

    Ot_Cmd_Transfer();
 80132a0:	f002 fdae 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80132a4:	f002 fd94 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80132a8:	60f8      	str	r0, [r7, #12]
}
 80132aa:	bf00      	nop
 80132ac:	3710      	adds	r7, #16
 80132ae:	46bd      	mov	sp, r7
 80132b0:	bd80      	pop	{r7, pc}
	...

080132b4 <otSetStateChangedCallback>:

OTAPI otError OTCALL otSetStateChangedCallback(otInstance *aInstance, otStateChangedCallback aCallback,
                                               void *aContext)
{
 80132b4:	b580      	push	{r7, lr}
 80132b6:	b086      	sub	sp, #24
 80132b8:	af00      	add	r7, sp, #0
 80132ba:	60f8      	str	r0, [r7, #12]
 80132bc:	60b9      	str	r1, [r7, #8]
 80132be:	607a      	str	r2, [r7, #4]
    Pre_OtCmdProcessing();
 80132c0:	f002 fddc 	bl	8015e7c <Pre_OtCmdProcessing>
    /* Store the callback function */
    otStateChangedCb = aCallback;
 80132c4:	4a15      	ldr	r2, [pc, #84]	; (801331c <otSetStateChangedCallback+0x68>)
 80132c6:	68bb      	ldr	r3, [r7, #8]
 80132c8:	6013      	str	r3, [r2, #0]
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80132ca:	f002 fd75 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 80132ce:	6178      	str	r0, [r7, #20]

    p_ot_req->ID = MSG_M4TOM0_OT_SET_STATE_CHANGED_CALLBACK;
 80132d0:	697b      	ldr	r3, [r7, #20]
 80132d2:	2200      	movs	r2, #0
 80132d4:	f062 0268 	orn	r2, r2, #104	; 0x68
 80132d8:	701a      	strb	r2, [r3, #0]
 80132da:	2200      	movs	r2, #0
 80132dc:	705a      	strb	r2, [r3, #1]
 80132de:	2200      	movs	r2, #0
 80132e0:	709a      	strb	r2, [r3, #2]
 80132e2:	2200      	movs	r2, #0
 80132e4:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 80132e6:	697b      	ldr	r3, [r7, #20]
 80132e8:	2200      	movs	r2, #0
 80132ea:	f042 0201 	orr.w	r2, r2, #1
 80132ee:	711a      	strb	r2, [r3, #4]
 80132f0:	2200      	movs	r2, #0
 80132f2:	715a      	strb	r2, [r3, #5]
 80132f4:	2200      	movs	r2, #0
 80132f6:	719a      	strb	r2, [r3, #6]
 80132f8:	2200      	movs	r2, #0
 80132fa:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t)aContext;
 80132fc:	687a      	ldr	r2, [r7, #4]
 80132fe:	697b      	ldr	r3, [r7, #20]
 8013300:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8013302:	f002 fd7d 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8013306:	f002 fd63 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 801330a:	6178      	str	r0, [r7, #20]
    return (otError)p_ot_req->Data[0];
 801330c:	697b      	ldr	r3, [r7, #20]
 801330e:	689b      	ldr	r3, [r3, #8]
 8013310:	b2db      	uxtb	r3, r3
}
 8013312:	4618      	mov	r0, r3
 8013314:	3718      	adds	r7, #24
 8013316:	46bd      	mov	sp, r7
 8013318:	bd80      	pop	{r7, pc}
 801331a:	bf00      	nop
 801331c:	20027484 	.word	0x20027484

08013320 <otInstanceErasePersistentInfo>:

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otInstanceErasePersistentInfo(otInstance *aInstance)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b084      	sub	sp, #16
 8013324:	af00      	add	r7, sp, #0
 8013326:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8013328:	f002 fda8 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 801332c:	f002 fd44 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013330:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_ERASE_PERSISTENT_INFO;
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	2200      	movs	r2, #0
 8013336:	f062 0264 	orn	r2, r2, #100	; 0x64
 801333a:	701a      	strb	r2, [r3, #0]
 801333c:	2200      	movs	r2, #0
 801333e:	705a      	strb	r2, [r3, #1]
 8013340:	2200      	movs	r2, #0
 8013342:	709a      	strb	r2, [r3, #2]
 8013344:	2200      	movs	r2, #0
 8013346:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=0;
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	2200      	movs	r2, #0
 801334c:	711a      	strb	r2, [r3, #4]
 801334e:	2200      	movs	r2, #0
 8013350:	715a      	strb	r2, [r3, #5]
 8013352:	2200      	movs	r2, #0
 8013354:	719a      	strb	r2, [r3, #6]
 8013356:	2200      	movs	r2, #0
 8013358:	71da      	strb	r2, [r3, #7]

    Ot_Cmd_Transfer();
 801335a:	f002 fd51 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 801335e:	f002 fd37 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013362:	60f8      	str	r0, [r7, #12]
    return (otError)p_ot_req->Data[0];
 8013364:	68fb      	ldr	r3, [r7, #12]
 8013366:	689b      	ldr	r3, [r3, #8]
 8013368:	b2db      	uxtb	r3, r3
}
 801336a:	4618      	mov	r0, r3
 801336c:	3710      	adds	r7, #16
 801336e:	46bd      	mov	sp, r7
 8013370:	bd80      	pop	{r7, pc}

08013372 <otIp6SetEnabled>:
extern otIp6SlaacIidCreate aIidCreateCb;
extern otIp6ReceiveCallback otIp6ReceiveCb;


OTAPI otError OTCALL otIp6SetEnabled(otInstance *aInstance, bool aEnabled)
{
 8013372:	b580      	push	{r7, lr}
 8013374:	b084      	sub	sp, #16
 8013376:	af00      	add	r7, sp, #0
 8013378:	6078      	str	r0, [r7, #4]
 801337a:	460b      	mov	r3, r1
 801337c:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 801337e:	f002 fd7d 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013382:	f002 fd19 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013386:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_SET_ENABLED;
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	2200      	movs	r2, #0
 801338c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8013390:	701a      	strb	r2, [r3, #0]
 8013392:	2200      	movs	r2, #0
 8013394:	705a      	strb	r2, [r3, #1]
 8013396:	2200      	movs	r2, #0
 8013398:	709a      	strb	r2, [r3, #2]
 801339a:	2200      	movs	r2, #0
 801339c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 801339e:	68fb      	ldr	r3, [r7, #12]
 80133a0:	2200      	movs	r2, #0
 80133a2:	f042 0201 	orr.w	r2, r2, #1
 80133a6:	711a      	strb	r2, [r3, #4]
 80133a8:	2200      	movs	r2, #0
 80133aa:	715a      	strb	r2, [r3, #5]
 80133ac:	2200      	movs	r2, #0
 80133ae:	719a      	strb	r2, [r3, #6]
 80133b0:	2200      	movs	r2, #0
 80133b2:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 80133b4:	78fa      	ldrb	r2, [r7, #3]
 80133b6:	68fb      	ldr	r3, [r7, #12]
 80133b8:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80133ba:	f002 fd21 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80133be:	f002 fd07 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80133c2:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	689b      	ldr	r3, [r3, #8]
 80133c8:	b2db      	uxtb	r3, r3
}
 80133ca:	4618      	mov	r0, r3
 80133cc:	3710      	adds	r7, #16
 80133ce:	46bd      	mov	sp, r7
 80133d0:	bd80      	pop	{r7, pc}

080133d2 <otIp6IsAddressEqual>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint16_t *)p_ot_req->Data[0];
}

OTAPI bool OTCALL otIp6IsAddressEqual(const otIp6Address *a, const otIp6Address *b)
{
 80133d2:	b580      	push	{r7, lr}
 80133d4:	b084      	sub	sp, #16
 80133d6:	af00      	add	r7, sp, #0
 80133d8:	6078      	str	r0, [r7, #4]
 80133da:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 80133dc:	f002 fd4e 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80133e0:	f002 fcea 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 80133e4:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_IS_ADDRESS_EQUAL;
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	2200      	movs	r2, #0
 80133ea:	f042 023e 	orr.w	r2, r2, #62	; 0x3e
 80133ee:	701a      	strb	r2, [r3, #0]
 80133f0:	2200      	movs	r2, #0
 80133f2:	705a      	strb	r2, [r3, #1]
 80133f4:	2200      	movs	r2, #0
 80133f6:	709a      	strb	r2, [r3, #2]
 80133f8:	2200      	movs	r2, #0
 80133fa:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	2200      	movs	r2, #0
 8013400:	f042 0202 	orr.w	r2, r2, #2
 8013404:	711a      	strb	r2, [r3, #4]
 8013406:	2200      	movs	r2, #0
 8013408:	715a      	strb	r2, [r3, #5]
 801340a:	2200      	movs	r2, #0
 801340c:	719a      	strb	r2, [r3, #6]
 801340e:	2200      	movs	r2, #0
 8013410:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)a;
 8013412:	687a      	ldr	r2, [r7, #4]
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t)b;
 8013418:	683a      	ldr	r2, [r7, #0]
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 801341e:	f002 fcef 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8013422:	f002 fcd5 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013426:	60f8      	str	r0, [r7, #12]
  return (bool)p_ot_req->Data[0];
 8013428:	68fb      	ldr	r3, [r7, #12]
 801342a:	689b      	ldr	r3, [r3, #8]
 801342c:	2b00      	cmp	r3, #0
 801342e:	bf14      	ite	ne
 8013430:	2301      	movne	r3, #1
 8013432:	2300      	moveq	r3, #0
 8013434:	b2db      	uxtb	r3, r3
}
 8013436:	4618      	mov	r0, r3
 8013438:	3710      	adds	r7, #16
 801343a:	46bd      	mov	sp, r7
 801343c:	bd80      	pop	{r7, pc}

0801343e <otIp6AddressFromString>:

OTAPI otError OTCALL otIp6AddressFromString(const char *aString, otIp6Address *aAddress)
{
 801343e:	b580      	push	{r7, lr}
 8013440:	b084      	sub	sp, #16
 8013442:	af00      	add	r7, sp, #0
 8013444:	6078      	str	r0, [r7, #4]
 8013446:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8013448:	f002 fd18 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 801344c:	f002 fcb4 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013450:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_ADDRESS_FROM_STRING;
 8013452:	68fb      	ldr	r3, [r7, #12]
 8013454:	2200      	movs	r2, #0
 8013456:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 801345a:	701a      	strb	r2, [r3, #0]
 801345c:	2200      	movs	r2, #0
 801345e:	705a      	strb	r2, [r3, #1]
 8013460:	2200      	movs	r2, #0
 8013462:	709a      	strb	r2, [r3, #2]
 8013464:	2200      	movs	r2, #0
 8013466:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	2200      	movs	r2, #0
 801346c:	f042 0202 	orr.w	r2, r2, #2
 8013470:	711a      	strb	r2, [r3, #4]
 8013472:	2200      	movs	r2, #0
 8013474:	715a      	strb	r2, [r3, #5]
 8013476:	2200      	movs	r2, #0
 8013478:	719a      	strb	r2, [r3, #6]
 801347a:	2200      	movs	r2, #0
 801347c:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aString;
 801347e:	687a      	ldr	r2, [r7, #4]
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aAddress;
 8013484:	683a      	ldr	r2, [r7, #0]
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 801348a:	f002 fcb9 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 801348e:	f002 fc9f 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013492:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	689b      	ldr	r3, [r3, #8]
 8013498:	b2db      	uxtb	r3, r3
}
 801349a:	4618      	mov	r0, r3
 801349c:	3710      	adds	r7, #16
 801349e:	46bd      	mov	sp, r7
 80134a0:	bd80      	pop	{r7, pc}

080134a2 <otLinkSetChannel>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint8_t)p_ot_req->Data[0];
}

OTAPI otError OTCALL otLinkSetChannel(otInstance *aInstance, uint8_t aChannel)
{
 80134a2:	b580      	push	{r7, lr}
 80134a4:	b084      	sub	sp, #16
 80134a6:	af00      	add	r7, sp, #0
 80134a8:	6078      	str	r0, [r7, #4]
 80134aa:	460b      	mov	r3, r1
 80134ac:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 80134ae:	f002 fce5 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80134b2:	f002 fc81 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 80134b6:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_CHANNEL;
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	2200      	movs	r2, #0
 80134bc:	f042 0208 	orr.w	r2, r2, #8
 80134c0:	701a      	strb	r2, [r3, #0]
 80134c2:	2200      	movs	r2, #0
 80134c4:	705a      	strb	r2, [r3, #1]
 80134c6:	2200      	movs	r2, #0
 80134c8:	709a      	strb	r2, [r3, #2]
 80134ca:	2200      	movs	r2, #0
 80134cc:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 80134ce:	68fb      	ldr	r3, [r7, #12]
 80134d0:	2200      	movs	r2, #0
 80134d2:	f042 0201 	orr.w	r2, r2, #1
 80134d6:	711a      	strb	r2, [r3, #4]
 80134d8:	2200      	movs	r2, #0
 80134da:	715a      	strb	r2, [r3, #5]
 80134dc:	2200      	movs	r2, #0
 80134de:	719a      	strb	r2, [r3, #6]
 80134e0:	2200      	movs	r2, #0
 80134e2:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aChannel;
 80134e4:	78fa      	ldrb	r2, [r7, #3]
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80134ea:	f002 fc89 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80134ee:	f002 fc6f 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80134f2:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	689b      	ldr	r3, [r3, #8]
 80134f8:	b2db      	uxtb	r3, r3
}
 80134fa:	4618      	mov	r0, r3
 80134fc:	3710      	adds	r7, #16
 80134fe:	46bd      	mov	sp, r7
 8013500:	bd80      	pop	{r7, pc}

08013502 <otLinkSetPanId>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otPanId)p_ot_req->Data[0];
}

OTAPI otError OTCALL otLinkSetPanId(otInstance *aInstance, otPanId aPanId)
{
 8013502:	b580      	push	{r7, lr}
 8013504:	b084      	sub	sp, #16
 8013506:	af00      	add	r7, sp, #0
 8013508:	6078      	str	r0, [r7, #4]
 801350a:	460b      	mov	r3, r1
 801350c:	807b      	strh	r3, [r7, #2]
  Pre_OtCmdProcessing();
 801350e:	f002 fcb5 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013512:	f002 fc51 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013516:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_PANID;
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	2200      	movs	r2, #0
 801351c:	f042 020f 	orr.w	r2, r2, #15
 8013520:	701a      	strb	r2, [r3, #0]
 8013522:	2200      	movs	r2, #0
 8013524:	705a      	strb	r2, [r3, #1]
 8013526:	2200      	movs	r2, #0
 8013528:	709a      	strb	r2, [r3, #2]
 801352a:	2200      	movs	r2, #0
 801352c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	2200      	movs	r2, #0
 8013532:	f042 0201 	orr.w	r2, r2, #1
 8013536:	711a      	strb	r2, [r3, #4]
 8013538:	2200      	movs	r2, #0
 801353a:	715a      	strb	r2, [r3, #5]
 801353c:	2200      	movs	r2, #0
 801353e:	719a      	strb	r2, [r3, #6]
 8013540:	2200      	movs	r2, #0
 8013542:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aPanId;
 8013544:	887a      	ldrh	r2, [r7, #2]
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 801354a:	f002 fc59 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 801354e:	f002 fc3f 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013552:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	689b      	ldr	r3, [r3, #8]
 8013558:	b2db      	uxtb	r3, r3
}
 801355a:	4618      	mov	r0, r3
 801355c:	3710      	adds	r7, #16
 801355e:	46bd      	mov	sp, r7
 8013560:	bd80      	pop	{r7, pc}

08013562 <otMessageFree>:
#include "thread.h"
#include "message.h"


void otMessageFree(otMessage *aMessage)
{
 8013562:	b580      	push	{r7, lr}
 8013564:	b084      	sub	sp, #16
 8013566:	af00      	add	r7, sp, #0
 8013568:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 801356a:	f002 fc87 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 801356e:	f002 fc23 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013572:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_FREE;
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	2200      	movs	r2, #0
 8013578:	f062 0246 	orn	r2, r2, #70	; 0x46
 801357c:	701a      	strb	r2, [r3, #0]
 801357e:	2200      	movs	r2, #0
 8013580:	705a      	strb	r2, [r3, #1]
 8013582:	2200      	movs	r2, #0
 8013584:	709a      	strb	r2, [r3, #2]
 8013586:	2200      	movs	r2, #0
 8013588:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	2200      	movs	r2, #0
 801358e:	f042 0201 	orr.w	r2, r2, #1
 8013592:	711a      	strb	r2, [r3, #4]
 8013594:	2200      	movs	r2, #0
 8013596:	715a      	strb	r2, [r3, #5]
 8013598:	2200      	movs	r2, #0
 801359a:	719a      	strb	r2, [r3, #6]
 801359c:	2200      	movs	r2, #0
 801359e:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 80135a0:	687a      	ldr	r2, [r7, #4]
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 80135a6:	f002 fc2b 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80135aa:	f002 fc11 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80135ae:	60f8      	str	r0, [r7, #12]
}
 80135b0:	bf00      	nop
 80135b2:	3710      	adds	r7, #16
 80135b4:	46bd      	mov	sp, r7
 80135b6:	bd80      	pop	{r7, pc}

080135b8 <otMessageGetOffset>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError)p_ot_req->Data[0];
}

uint16_t otMessageGetOffset(otMessage *aMessage)
{
 80135b8:	b580      	push	{r7, lr}
 80135ba:	b084      	sub	sp, #16
 80135bc:	af00      	add	r7, sp, #0
 80135be:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 80135c0:	f002 fc5c 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80135c4:	f002 fbf8 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 80135c8:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_GET_OFFSET;
 80135ca:	68fb      	ldr	r3, [r7, #12]
 80135cc:	2200      	movs	r2, #0
 80135ce:	f062 0243 	orn	r2, r2, #67	; 0x43
 80135d2:	701a      	strb	r2, [r3, #0]
 80135d4:	2200      	movs	r2, #0
 80135d6:	705a      	strb	r2, [r3, #1]
 80135d8:	2200      	movs	r2, #0
 80135da:	709a      	strb	r2, [r3, #2]
 80135dc:	2200      	movs	r2, #0
 80135de:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 80135e0:	68fb      	ldr	r3, [r7, #12]
 80135e2:	2200      	movs	r2, #0
 80135e4:	f042 0201 	orr.w	r2, r2, #1
 80135e8:	711a      	strb	r2, [r3, #4]
 80135ea:	2200      	movs	r2, #0
 80135ec:	715a      	strb	r2, [r3, #5]
 80135ee:	2200      	movs	r2, #0
 80135f0:	719a      	strb	r2, [r3, #6]
 80135f2:	2200      	movs	r2, #0
 80135f4:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 80135f6:	687a      	ldr	r2, [r7, #4]
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 80135fc:	f002 fc00 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8013600:	f002 fbe6 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013604:	60f8      	str	r0, [r7, #12]
    return (uint16_t)p_ot_req->Data[0];
 8013606:	68fb      	ldr	r3, [r7, #12]
 8013608:	689b      	ldr	r3, [r3, #8]
 801360a:	b29b      	uxth	r3, r3
}
 801360c:	4618      	mov	r0, r3
 801360e:	3710      	adds	r7, #16
 8013610:	46bd      	mov	sp, r7
 8013612:	bd80      	pop	{r7, pc}

08013614 <otMessageAppend>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (int8_t)p_ot_req->Data[0];
}

otError otMessageAppend(otMessage *aMessage, const void *aBuf, uint16_t aLength)
{
 8013614:	b580      	push	{r7, lr}
 8013616:	b086      	sub	sp, #24
 8013618:	af00      	add	r7, sp, #0
 801361a:	60f8      	str	r0, [r7, #12]
 801361c:	60b9      	str	r1, [r7, #8]
 801361e:	4613      	mov	r3, r2
 8013620:	80fb      	strh	r3, [r7, #6]
    Pre_OtCmdProcessing();
 8013622:	f002 fc2b 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013626:	f002 fbc7 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 801362a:	6178      	str	r0, [r7, #20]

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_APPEND;
 801362c:	697b      	ldr	r3, [r7, #20]
 801362e:	2200      	movs	r2, #0
 8013630:	f062 023e 	orn	r2, r2, #62	; 0x3e
 8013634:	701a      	strb	r2, [r3, #0]
 8013636:	2200      	movs	r2, #0
 8013638:	705a      	strb	r2, [r3, #1]
 801363a:	2200      	movs	r2, #0
 801363c:	709a      	strb	r2, [r3, #2]
 801363e:	2200      	movs	r2, #0
 8013640:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=3;
 8013642:	697b      	ldr	r3, [r7, #20]
 8013644:	2200      	movs	r2, #0
 8013646:	f042 0203 	orr.w	r2, r2, #3
 801364a:	711a      	strb	r2, [r3, #4]
 801364c:	2200      	movs	r2, #0
 801364e:	715a      	strb	r2, [r3, #5]
 8013650:	2200      	movs	r2, #0
 8013652:	719a      	strb	r2, [r3, #6]
 8013654:	2200      	movs	r2, #0
 8013656:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 8013658:	68fa      	ldr	r2, [r7, #12]
 801365a:	697b      	ldr	r3, [r7, #20]
 801365c:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint32_t) aBuf;
 801365e:	68ba      	ldr	r2, [r7, #8]
 8013660:	697b      	ldr	r3, [r7, #20]
 8013662:	60da      	str	r2, [r3, #12]
    p_ot_req->Data[2] = (uint32_t) aLength;
 8013664:	88fa      	ldrh	r2, [r7, #6]
 8013666:	697b      	ldr	r3, [r7, #20]
 8013668:	611a      	str	r2, [r3, #16]

    Ot_Cmd_Transfer();
 801366a:	f002 fbc9 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 801366e:	f002 fbaf 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013672:	6178      	str	r0, [r7, #20]
    return (otError)p_ot_req->Data[0];
 8013674:	697b      	ldr	r3, [r7, #20]
 8013676:	689b      	ldr	r3, [r3, #8]
 8013678:	b2db      	uxtb	r3, r3
}
 801367a:	4618      	mov	r0, r3
 801367c:	3718      	adds	r7, #24
 801367e:	46bd      	mov	sp, r7
 8013680:	bd80      	pop	{r7, pc}

08013682 <otMessageRead>:

int otMessageRead(otMessage *aMessage, uint16_t aOffset, void *aBuf, uint16_t aLength)
{
 8013682:	b580      	push	{r7, lr}
 8013684:	b086      	sub	sp, #24
 8013686:	af00      	add	r7, sp, #0
 8013688:	60f8      	str	r0, [r7, #12]
 801368a:	607a      	str	r2, [r7, #4]
 801368c:	461a      	mov	r2, r3
 801368e:	460b      	mov	r3, r1
 8013690:	817b      	strh	r3, [r7, #10]
 8013692:	4613      	mov	r3, r2
 8013694:	813b      	strh	r3, [r7, #8]
    Pre_OtCmdProcessing();
 8013696:	f002 fbf1 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 801369a:	f002 fb8d 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 801369e:	6178      	str	r0, [r7, #20]

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_READ;
 80136a0:	697b      	ldr	r3, [r7, #20]
 80136a2:	2200      	movs	r2, #0
 80136a4:	f062 023d 	orn	r2, r2, #61	; 0x3d
 80136a8:	701a      	strb	r2, [r3, #0]
 80136aa:	2200      	movs	r2, #0
 80136ac:	705a      	strb	r2, [r3, #1]
 80136ae:	2200      	movs	r2, #0
 80136b0:	709a      	strb	r2, [r3, #2]
 80136b2:	2200      	movs	r2, #0
 80136b4:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=4;
 80136b6:	697b      	ldr	r3, [r7, #20]
 80136b8:	2200      	movs	r2, #0
 80136ba:	f042 0204 	orr.w	r2, r2, #4
 80136be:	711a      	strb	r2, [r3, #4]
 80136c0:	2200      	movs	r2, #0
 80136c2:	715a      	strb	r2, [r3, #5]
 80136c4:	2200      	movs	r2, #0
 80136c6:	719a      	strb	r2, [r3, #6]
 80136c8:	2200      	movs	r2, #0
 80136ca:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 80136cc:	68fa      	ldr	r2, [r7, #12]
 80136ce:	697b      	ldr	r3, [r7, #20]
 80136d0:	609a      	str	r2, [r3, #8]
    p_ot_req->Data[1] = (uint32_t) aOffset;
 80136d2:	897a      	ldrh	r2, [r7, #10]
 80136d4:	697b      	ldr	r3, [r7, #20]
 80136d6:	60da      	str	r2, [r3, #12]
    p_ot_req->Data[2] = (uint32_t) aBuf;
 80136d8:	687a      	ldr	r2, [r7, #4]
 80136da:	697b      	ldr	r3, [r7, #20]
 80136dc:	611a      	str	r2, [r3, #16]
    p_ot_req->Data[3] = (uint32_t) aLength;
 80136de:	893a      	ldrh	r2, [r7, #8]
 80136e0:	697b      	ldr	r3, [r7, #20]
 80136e2:	615a      	str	r2, [r3, #20]

    Ot_Cmd_Transfer();
 80136e4:	f002 fb8c 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80136e8:	f002 fb72 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80136ec:	6178      	str	r0, [r7, #20]
    return (int)p_ot_req->Data[0];
 80136ee:	697b      	ldr	r3, [r7, #20]
 80136f0:	689b      	ldr	r3, [r3, #8]
}
 80136f2:	4618      	mov	r0, r3
 80136f4:	3718      	adds	r7, #24
 80136f6:	46bd      	mov	sp, r7
 80136f8:	bd80      	pop	{r7, pc}
	...

080136fc <OpenThread_CallBack_Processing>:
  * @param  None
  * @retval None
  */

HAL_StatusTypeDef OpenThread_CallBack_Processing(void)
{
 80136fc:	b5b0      	push	{r4, r5, r7, lr}
 80136fe:	b084      	sub	sp, #16
 8013700:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status = HAL_OK;
 8013702:	2300      	movs	r3, #0
 8013704:	71fb      	strb	r3, [r7, #7]

    /* Get pointer on received event buffer from M0 */
    Thread_OT_Cmd_Request_t* p_notification = THREAD_Get_NotificationPayloadBuffer();
 8013706:	f002 fb6f 	bl	8015de8 <THREAD_Get_NotificationPayloadBuffer>
 801370a:	6038      	str	r0, [r7, #0]

    switch(p_notification->ID)
 801370c:	683b      	ldr	r3, [r7, #0]
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	3b01      	subs	r3, #1
 8013712:	2b14      	cmp	r3, #20
 8013714:	f200 8172 	bhi.w	80139fc <OpenThread_CallBack_Processing+0x300>
 8013718:	a201      	add	r2, pc, #4	; (adr r2, 8013720 <OpenThread_CallBack_Processing+0x24>)
 801371a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801371e:	bf00      	nop
 8013720:	08013775 	.word	0x08013775
 8013724:	08013791 	.word	0x08013791
 8013728:	080137bd 	.word	0x080137bd
 801372c:	080137f1 	.word	0x080137f1
 8013730:	080137fd 	.word	0x080137fd
 8013734:	0801381b 	.word	0x0801381b
 8013738:	08013839 	.word	0x08013839
 801373c:	08013857 	.word	0x08013857
 8013740:	08013875 	.word	0x08013875
 8013744:	08013893 	.word	0x08013893
 8013748:	080138b5 	.word	0x080138b5
 801374c:	080138d3 	.word	0x080138d3
 8013750:	080139fd 	.word	0x080139fd
 8013754:	080138f9 	.word	0x080138f9
 8013758:	0801392d 	.word	0x0801392d
 801375c:	08013955 	.word	0x08013955
 8013760:	08013973 	.word	0x08013973
 8013764:	08013997 	.word	0x08013997
 8013768:	080139bf 	.word	0x080139bf
 801376c:	080139fd 	.word	0x080139fd
 8013770:	080139dd 	.word	0x080139dd
    {
    case MSG_M0TOM4_NOTIFY_STATE_CHANGE:
        if (otStateChangedCb != NULL)
 8013774:	4ba3      	ldr	r3, [pc, #652]	; (8013a04 <OpenThread_CallBack_Processing+0x308>)
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	2b00      	cmp	r3, #0
 801377a:	f000 8167 	beq.w	8013a4c <OpenThread_CallBack_Processing+0x350>
        {
            otStateChangedCb((uint32_t) p_notification->Data[0],
 801377e:	4ba1      	ldr	r3, [pc, #644]	; (8013a04 <OpenThread_CallBack_Processing+0x308>)
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	683a      	ldr	r2, [r7, #0]
 8013784:	6890      	ldr	r0, [r2, #8]
                    (void*) p_notification->Data[1]);
 8013786:	683a      	ldr	r2, [r7, #0]
 8013788:	68d2      	ldr	r2, [r2, #12]
            otStateChangedCb((uint32_t) p_notification->Data[0],
 801378a:	4611      	mov	r1, r2
 801378c:	4798      	blx	r3
        }
        break;
 801378e:	e15d      	b.n	8013a4c <OpenThread_CallBack_Processing+0x350>
    case MSG_M0TOM4_COAP_REQUEST_HANDLER:
        coapRequestHandlerCb = (CoapRequestHandlerCallback) p_notification->Data[0];
 8013790:	683b      	ldr	r3, [r7, #0]
 8013792:	689b      	ldr	r3, [r3, #8]
 8013794:	461a      	mov	r2, r3
 8013796:	4b9c      	ldr	r3, [pc, #624]	; (8013a08 <OpenThread_CallBack_Processing+0x30c>)
 8013798:	601a      	str	r2, [r3, #0]

        if (coapRequestHandlerCb != NULL)
 801379a:	4b9b      	ldr	r3, [pc, #620]	; (8013a08 <OpenThread_CallBack_Processing+0x30c>)
 801379c:	681b      	ldr	r3, [r3, #0]
 801379e:	2b00      	cmp	r3, #0
 80137a0:	f000 8156 	beq.w	8013a50 <OpenThread_CallBack_Processing+0x354>
        {
            coapRequestHandlerCb( (otCoapHeader *) p_notification->Data[1],
 80137a4:	4b98      	ldr	r3, [pc, #608]	; (8013a08 <OpenThread_CallBack_Processing+0x30c>)
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	683a      	ldr	r2, [r7, #0]
 80137aa:	68d2      	ldr	r2, [r2, #12]
 80137ac:	4610      	mov	r0, r2
                    (otMessage *) p_notification->Data[2],
 80137ae:	683a      	ldr	r2, [r7, #0]
 80137b0:	6912      	ldr	r2, [r2, #16]
            coapRequestHandlerCb( (otCoapHeader *) p_notification->Data[1],
 80137b2:	4611      	mov	r1, r2
                    (otMessageInfo *) p_notification->Data[3]);
 80137b4:	683a      	ldr	r2, [r7, #0]
 80137b6:	6952      	ldr	r2, [r2, #20]
            coapRequestHandlerCb( (otCoapHeader *) p_notification->Data[1],
 80137b8:	4798      	blx	r3
        }
        break;
 80137ba:	e149      	b.n	8013a50 <OpenThread_CallBack_Processing+0x354>
    case MSG_M0TOM4_COAP_RESPONSE_HANDLER:
        coapResponseHandlerCb = (CoapResponseHandlerCallback) p_notification->Data[0];
 80137bc:	683b      	ldr	r3, [r7, #0]
 80137be:	689b      	ldr	r3, [r3, #8]
 80137c0:	461a      	mov	r2, r3
 80137c2:	4b92      	ldr	r3, [pc, #584]	; (8013a0c <OpenThread_CallBack_Processing+0x310>)
 80137c4:	601a      	str	r2, [r3, #0]
        if (coapResponseHandlerCb != NULL)
 80137c6:	4b91      	ldr	r3, [pc, #580]	; (8013a0c <OpenThread_CallBack_Processing+0x310>)
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	f000 8142 	beq.w	8013a54 <OpenThread_CallBack_Processing+0x358>
        {
            coapResponseHandlerCb( (otCoapHeader *) p_notification->Data[1],
 80137d0:	4b8e      	ldr	r3, [pc, #568]	; (8013a0c <OpenThread_CallBack_Processing+0x310>)
 80137d2:	681c      	ldr	r4, [r3, #0]
 80137d4:	683b      	ldr	r3, [r7, #0]
 80137d6:	68db      	ldr	r3, [r3, #12]
 80137d8:	4618      	mov	r0, r3
                    (otMessage *) p_notification->Data[2],
 80137da:	683b      	ldr	r3, [r7, #0]
 80137dc:	691b      	ldr	r3, [r3, #16]
            coapResponseHandlerCb( (otCoapHeader *) p_notification->Data[1],
 80137de:	4619      	mov	r1, r3
                    (otMessageInfo *) p_notification->Data[3],
 80137e0:	683b      	ldr	r3, [r7, #0]
 80137e2:	695b      	ldr	r3, [r3, #20]
            coapResponseHandlerCb( (otCoapHeader *) p_notification->Data[1],
 80137e4:	461a      	mov	r2, r3
                    (otError) p_notification->Data[4]);
 80137e6:	683b      	ldr	r3, [r7, #0]
 80137e8:	699b      	ldr	r3, [r3, #24]
            coapResponseHandlerCb( (otCoapHeader *) p_notification->Data[1],
 80137ea:	b2db      	uxtb	r3, r3
 80137ec:	47a0      	blx	r4
        }
        break;
 80137ee:	e131      	b.n	8013a54 <OpenThread_CallBack_Processing+0x358>
    case MSG_M0TOM4_NOTIFY_STACK_RESET:
        /* Store Thread NVM data in Flash*/
        SHCI_C2_FLASH_StoreData(THREAD_IP);
 80137f0:	2001      	movs	r0, #1
 80137f2:	f000 f9b8 	bl	8013b66 <SHCI_C2_FLASH_StoreData>
        /* Perform an NVIC Reset in order to reinitalize the device */
        HAL_NVIC_SystemReset();
 80137f6:	f7f4 fa5a 	bl	8007cae <HAL_NVIC_SystemReset>
        break;
 80137fa:	e14a      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
    case MSG_M0TOM4_IP6_RECEIVE:
        if (otIp6ReceiveCb != NULL)
 80137fc:	4b84      	ldr	r3, [pc, #528]	; (8013a10 <OpenThread_CallBack_Processing+0x314>)
 80137fe:	681b      	ldr	r3, [r3, #0]
 8013800:	2b00      	cmp	r3, #0
 8013802:	f000 8129 	beq.w	8013a58 <OpenThread_CallBack_Processing+0x35c>
        {
            otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 8013806:	4b82      	ldr	r3, [pc, #520]	; (8013a10 <OpenThread_CallBack_Processing+0x314>)
 8013808:	681b      	ldr	r3, [r3, #0]
 801380a:	683a      	ldr	r2, [r7, #0]
 801380c:	6892      	ldr	r2, [r2, #8]
 801380e:	4610      	mov	r0, r2
                    (void*) p_notification->Data[1]);
 8013810:	683a      	ldr	r2, [r7, #0]
 8013812:	68d2      	ldr	r2, [r2, #12]
            otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 8013814:	4611      	mov	r1, r2
 8013816:	4798      	blx	r3
        }
        break;
 8013818:	e11e      	b.n	8013a58 <OpenThread_CallBack_Processing+0x35c>
    case MSG_M0TOM4_IP6_SLAAC_IID_CREATE:
        if (aIidCreateCb != NULL)
 801381a:	4b7e      	ldr	r3, [pc, #504]	; (8013a14 <OpenThread_CallBack_Processing+0x318>)
 801381c:	681b      	ldr	r3, [r3, #0]
 801381e:	2b00      	cmp	r3, #0
 8013820:	f000 811c 	beq.w	8013a5c <OpenThread_CallBack_Processing+0x360>
        {
            /* Not passing otInstance as first parameter, because created on M0, passing NULL instead */
            aIidCreateCb(NULL, (otNetifAddress*) p_notification->Data[0],
 8013824:	4b7b      	ldr	r3, [pc, #492]	; (8013a14 <OpenThread_CallBack_Processing+0x318>)
 8013826:	681b      	ldr	r3, [r3, #0]
 8013828:	683a      	ldr	r2, [r7, #0]
 801382a:	6892      	ldr	r2, [r2, #8]
 801382c:	4611      	mov	r1, r2
                    (void*) p_notification->Data[1]);
 801382e:	683a      	ldr	r2, [r7, #0]
 8013830:	68d2      	ldr	r2, [r2, #12]
            aIidCreateCb(NULL, (otNetifAddress*) p_notification->Data[0],
 8013832:	2000      	movs	r0, #0
 8013834:	4798      	blx	r3
        }
        break;
 8013836:	e111      	b.n	8013a5c <OpenThread_CallBack_Processing+0x360>
    case MSG_M0TOM4_HANDLE_ACTIVE_SCAN_RESULT:
        if (otHandleActiveScanResultCb != NULL)
 8013838:	4b77      	ldr	r3, [pc, #476]	; (8013a18 <OpenThread_CallBack_Processing+0x31c>)
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	2b00      	cmp	r3, #0
 801383e:	f000 810f 	beq.w	8013a60 <OpenThread_CallBack_Processing+0x364>
        {
            otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 8013842:	4b75      	ldr	r3, [pc, #468]	; (8013a18 <OpenThread_CallBack_Processing+0x31c>)
 8013844:	681b      	ldr	r3, [r3, #0]
 8013846:	683a      	ldr	r2, [r7, #0]
 8013848:	6892      	ldr	r2, [r2, #8]
 801384a:	4610      	mov	r0, r2
                    (void*) p_notification->Data[1]);
 801384c:	683a      	ldr	r2, [r7, #0]
 801384e:	68d2      	ldr	r2, [r2, #12]
            otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 8013850:	4611      	mov	r1, r2
 8013852:	4798      	blx	r3
        }
        break;
 8013854:	e104      	b.n	8013a60 <OpenThread_CallBack_Processing+0x364>
    case MSG_M0TOM4_HANDLE_ENERGY_SCAN_RESULT:
        if (otHandleEnergyScanResultCb != NULL)
 8013856:	4b71      	ldr	r3, [pc, #452]	; (8013a1c <OpenThread_CallBack_Processing+0x320>)
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	2b00      	cmp	r3, #0
 801385c:	f000 8102 	beq.w	8013a64 <OpenThread_CallBack_Processing+0x368>
        {
            otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 8013860:	4b6e      	ldr	r3, [pc, #440]	; (8013a1c <OpenThread_CallBack_Processing+0x320>)
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	683a      	ldr	r2, [r7, #0]
 8013866:	6892      	ldr	r2, [r2, #8]
 8013868:	4610      	mov	r0, r2
                    (void*) p_notification->Data[1]);
 801386a:	683a      	ldr	r2, [r7, #0]
 801386c:	68d2      	ldr	r2, [r2, #12]
            otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 801386e:	4611      	mov	r1, r2
 8013870:	4798      	blx	r3
        }
        break;
 8013872:	e0f7      	b.n	8013a64 <OpenThread_CallBack_Processing+0x368>
    case MSG_M0TOM4_HANDLE_LINK_PCAP:
        if (otLinkPcapCb != NULL)
 8013874:	4b6a      	ldr	r3, [pc, #424]	; (8013a20 <OpenThread_CallBack_Processing+0x324>)
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	2b00      	cmp	r3, #0
 801387a:	f000 80f5 	beq.w	8013a68 <OpenThread_CallBack_Processing+0x36c>
        {
            otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 801387e:	4b68      	ldr	r3, [pc, #416]	; (8013a20 <OpenThread_CallBack_Processing+0x324>)
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	683a      	ldr	r2, [r7, #0]
 8013884:	6892      	ldr	r2, [r2, #8]
 8013886:	4610      	mov	r0, r2
                    (void*) p_notification->Data[1]);
 8013888:	683a      	ldr	r2, [r7, #0]
 801388a:	68d2      	ldr	r2, [r2, #12]
            otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 801388c:	4611      	mov	r1, r2
 801388e:	4798      	blx	r3
        }
        break;
 8013890:	e0ea      	b.n	8013a68 <OpenThread_CallBack_Processing+0x36c>
    case MSG_M0TOM4_RECEIVE_DIAGNOSTIC_GET_CALLBACK:
        if (otReceiveDiagnosticGetCb != NULL)
 8013892:	4b64      	ldr	r3, [pc, #400]	; (8013a24 <OpenThread_CallBack_Processing+0x328>)
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	2b00      	cmp	r3, #0
 8013898:	f000 80e8 	beq.w	8013a6c <OpenThread_CallBack_Processing+0x370>
        {
            otReceiveDiagnosticGetCb((otMessage*) p_notification->Data[0],
 801389c:	4b61      	ldr	r3, [pc, #388]	; (8013a24 <OpenThread_CallBack_Processing+0x328>)
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	683a      	ldr	r2, [r7, #0]
 80138a2:	6892      	ldr	r2, [r2, #8]
 80138a4:	4610      	mov	r0, r2
                    (otMessageInfo*) p_notification->Data[1],
 80138a6:	683a      	ldr	r2, [r7, #0]
 80138a8:	68d2      	ldr	r2, [r2, #12]
            otReceiveDiagnosticGetCb((otMessage*) p_notification->Data[0],
 80138aa:	4611      	mov	r1, r2
                    (void*) p_notification->Data[2]);
 80138ac:	683a      	ldr	r2, [r7, #0]
 80138ae:	6912      	ldr	r2, [r2, #16]
            otReceiveDiagnosticGetCb((otMessage*) p_notification->Data[0],
 80138b0:	4798      	blx	r3
        }
        break;
 80138b2:	e0db      	b.n	8013a6c <OpenThread_CallBack_Processing+0x370>
#if OPENTHREAD_FTD
    case MSG_M0TOM4_THREAD_FTD_CHILD_TABLE_CALLBACK:
        if (otThreadChildTableCallbackCb != NULL)
 80138b4:	4b5c      	ldr	r3, [pc, #368]	; (8013a28 <OpenThread_CallBack_Processing+0x32c>)
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	f000 80d9 	beq.w	8013a70 <OpenThread_CallBack_Processing+0x374>
        {
            otThreadChildTableCallbackCb((otThreadChildTableEvent) p_notification->Data[0],
 80138be:	4b5a      	ldr	r3, [pc, #360]	; (8013a28 <OpenThread_CallBack_Processing+0x32c>)
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	683a      	ldr	r2, [r7, #0]
 80138c4:	6892      	ldr	r2, [r2, #8]
 80138c6:	b2d0      	uxtb	r0, r2
                    (const otChildInfo *) p_notification->Data[1]);
 80138c8:	683a      	ldr	r2, [r7, #0]
 80138ca:	68d2      	ldr	r2, [r2, #12]
            otThreadChildTableCallbackCb((otThreadChildTableEvent) p_notification->Data[0],
 80138cc:	4611      	mov	r1, r2
 80138ce:	4798      	blx	r3
        }
        break;
 80138d0:	e0ce      	b.n	8013a70 <OpenThread_CallBack_Processing+0x374>
#endif
    case MSG_M0TOM4_COMMISSIONER_ENERGY_REPORT_CALLBACK:
        if (otCommissionerEnergyReportCb != NULL)
 80138d2:	4b56      	ldr	r3, [pc, #344]	; (8013a2c <OpenThread_CallBack_Processing+0x330>)
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	f000 80cc 	beq.w	8013a74 <OpenThread_CallBack_Processing+0x378>
        {
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 80138dc:	4b53      	ldr	r3, [pc, #332]	; (8013a2c <OpenThread_CallBack_Processing+0x330>)
 80138de:	681c      	ldr	r4, [r3, #0]
 80138e0:	683b      	ldr	r3, [r7, #0]
 80138e2:	6898      	ldr	r0, [r3, #8]
                    (uint8_t*) p_notification->Data[1],
 80138e4:	683b      	ldr	r3, [r7, #0]
 80138e6:	68db      	ldr	r3, [r3, #12]
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 80138e8:	4619      	mov	r1, r3
                    (uint8_t) p_notification->Data[2],
 80138ea:	683b      	ldr	r3, [r7, #0]
 80138ec:	691b      	ldr	r3, [r3, #16]
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 80138ee:	b2da      	uxtb	r2, r3
                    (void*) p_notification->Data[3]);
 80138f0:	683b      	ldr	r3, [r7, #0]
 80138f2:	695b      	ldr	r3, [r3, #20]
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 80138f4:	47a0      	blx	r4
        }
        break;
 80138f6:	e0bd      	b.n	8013a74 <OpenThread_CallBack_Processing+0x378>
    case MSG_M0TOM4_DNS_RESPONSE_HANDLER:
        if (otDnsResponseHandlerCb != NULL)
 80138f8:	4b4d      	ldr	r3, [pc, #308]	; (8013a30 <OpenThread_CallBack_Processing+0x334>)
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	2b00      	cmp	r3, #0
 80138fe:	f000 80bb 	beq.w	8013a78 <OpenThread_CallBack_Processing+0x37c>
        {
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 8013902:	4b4b      	ldr	r3, [pc, #300]	; (8013a30 <OpenThread_CallBack_Processing+0x334>)
 8013904:	681c      	ldr	r4, [r3, #0]
 8013906:	683b      	ldr	r3, [r7, #0]
 8013908:	689b      	ldr	r3, [r3, #8]
 801390a:	4618      	mov	r0, r3
                    (char*) p_notification->Data[1],
 801390c:	683b      	ldr	r3, [r7, #0]
 801390e:	68db      	ldr	r3, [r3, #12]
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 8013910:	4619      	mov	r1, r3
                    (otIp6Address*) p_notification->Data[2],
 8013912:	683b      	ldr	r3, [r7, #0]
 8013914:	691b      	ldr	r3, [r3, #16]
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 8013916:	461d      	mov	r5, r3
                    (uint32_t) p_notification->Data[3],
 8013918:	683b      	ldr	r3, [r7, #0]
 801391a:	695a      	ldr	r2, [r3, #20]
                    (otError) p_notification->Data[4]);
 801391c:	683b      	ldr	r3, [r7, #0]
 801391e:	699b      	ldr	r3, [r3, #24]
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 8013920:	b2db      	uxtb	r3, r3
 8013922:	9300      	str	r3, [sp, #0]
 8013924:	4613      	mov	r3, r2
 8013926:	462a      	mov	r2, r5
 8013928:	47a0      	blx	r4
        }
        break;
 801392a:	e0a5      	b.n	8013a78 <OpenThread_CallBack_Processing+0x37c>
    case MSG_M0TOM4_ICMP6_RECEIVE_CALLBACK:
        if (otIcmp6ReceiveCb != NULL)
 801392c:	4b41      	ldr	r3, [pc, #260]	; (8013a34 <OpenThread_CallBack_Processing+0x338>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	2b00      	cmp	r3, #0
 8013932:	f000 80a3 	beq.w	8013a7c <OpenThread_CallBack_Processing+0x380>
        {
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 8013936:	4b3f      	ldr	r3, [pc, #252]	; (8013a34 <OpenThread_CallBack_Processing+0x338>)
 8013938:	681c      	ldr	r4, [r3, #0]
 801393a:	683b      	ldr	r3, [r7, #0]
 801393c:	689b      	ldr	r3, [r3, #8]
 801393e:	4618      	mov	r0, r3
                    (otMessage*) p_notification->Data[1],
 8013940:	683b      	ldr	r3, [r7, #0]
 8013942:	68db      	ldr	r3, [r3, #12]
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 8013944:	4619      	mov	r1, r3
                    (otMessageInfo*) p_notification->Data[2],
 8013946:	683b      	ldr	r3, [r7, #0]
 8013948:	691b      	ldr	r3, [r3, #16]
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 801394a:	461a      	mov	r2, r3
                    (otIcmp6Header*) p_notification->Data[3]);
 801394c:	683b      	ldr	r3, [r7, #0]
 801394e:	695b      	ldr	r3, [r3, #20]
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 8013950:	47a0      	blx	r4
        }
        break;
 8013952:	e093      	b.n	8013a7c <OpenThread_CallBack_Processing+0x380>
    case MSG_M0TOM4_JOINER_CALLBACK:
        if (otJoinerCb != NULL)
 8013954:	4b38      	ldr	r3, [pc, #224]	; (8013a38 <OpenThread_CallBack_Processing+0x33c>)
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	2b00      	cmp	r3, #0
 801395a:	f000 8091 	beq.w	8013a80 <OpenThread_CallBack_Processing+0x384>
        {
            otJoinerCb((otError) p_notification->Data[0],
 801395e:	4b36      	ldr	r3, [pc, #216]	; (8013a38 <OpenThread_CallBack_Processing+0x33c>)
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	683a      	ldr	r2, [r7, #0]
 8013964:	6892      	ldr	r2, [r2, #8]
 8013966:	b2d0      	uxtb	r0, r2
                    (void*) p_notification->Data[1]);
 8013968:	683a      	ldr	r2, [r7, #0]
 801396a:	68d2      	ldr	r2, [r2, #12]
            otJoinerCb((otError) p_notification->Data[0],
 801396c:	4611      	mov	r1, r2
 801396e:	4798      	blx	r3
        }
        break;
 8013970:	e086      	b.n	8013a80 <OpenThread_CallBack_Processing+0x384>
    case MSG_M0TOM4_LINK_RAW_RECEIVE_DONE:
        if (otLinkRawReceiveDoneCb != NULL)
 8013972:	4b32      	ldr	r3, [pc, #200]	; (8013a3c <OpenThread_CallBack_Processing+0x340>)
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	2b00      	cmp	r3, #0
 8013978:	f000 8084 	beq.w	8013a84 <OpenThread_CallBack_Processing+0x388>
        {
            otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 801397c:	4b2f      	ldr	r3, [pc, #188]	; (8013a3c <OpenThread_CallBack_Processing+0x340>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	683a      	ldr	r2, [r7, #0]
 8013982:	6892      	ldr	r2, [r2, #8]
 8013984:	4610      	mov	r0, r2
                    (otRadioFrame*) p_notification->Data[1],
 8013986:	683a      	ldr	r2, [r7, #0]
 8013988:	68d2      	ldr	r2, [r2, #12]
            otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 801398a:	4611      	mov	r1, r2
                    (otError) p_notification->Data[2]);
 801398c:	683a      	ldr	r2, [r7, #0]
 801398e:	6912      	ldr	r2, [r2, #16]
            otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 8013990:	b2d2      	uxtb	r2, r2
 8013992:	4798      	blx	r3
        }
        break;
 8013994:	e076      	b.n	8013a84 <OpenThread_CallBack_Processing+0x388>
    case MSG_M0TOM4_LINK_RAW_TRANSMIT_DONE:
        if (otLinkRawTransmitDoneCb != NULL)
 8013996:	4b2a      	ldr	r3, [pc, #168]	; (8013a40 <OpenThread_CallBack_Processing+0x344>)
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	2b00      	cmp	r3, #0
 801399c:	d074      	beq.n	8013a88 <OpenThread_CallBack_Processing+0x38c>
        {
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 801399e:	4b28      	ldr	r3, [pc, #160]	; (8013a40 <OpenThread_CallBack_Processing+0x344>)
 80139a0:	681c      	ldr	r4, [r3, #0]
 80139a2:	683b      	ldr	r3, [r7, #0]
 80139a4:	689b      	ldr	r3, [r3, #8]
 80139a6:	4618      	mov	r0, r3
                    (otRadioFrame*) p_notification->Data[1],
 80139a8:	683b      	ldr	r3, [r7, #0]
 80139aa:	68db      	ldr	r3, [r3, #12]
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 80139ac:	4619      	mov	r1, r3
                    (otRadioFrame*) p_notification->Data[2],
 80139ae:	683b      	ldr	r3, [r7, #0]
 80139b0:	691b      	ldr	r3, [r3, #16]
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 80139b2:	461a      	mov	r2, r3
                    (otError) p_notification->Data[3]);
 80139b4:	683b      	ldr	r3, [r7, #0]
 80139b6:	695b      	ldr	r3, [r3, #20]
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 80139b8:	b2db      	uxtb	r3, r3
 80139ba:	47a0      	blx	r4
        }
        break;
 80139bc:	e064      	b.n	8013a88 <OpenThread_CallBack_Processing+0x38c>
    case MSG_M0TOM4_LINK_RAW_ENERGY_SCAN_DONE:
        if (otLinkRawEnergyScanDoneCb != NULL)
 80139be:	4b21      	ldr	r3, [pc, #132]	; (8013a44 <OpenThread_CallBack_Processing+0x348>)
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d062      	beq.n	8013a8c <OpenThread_CallBack_Processing+0x390>
        {
            otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 80139c6:	4b1f      	ldr	r3, [pc, #124]	; (8013a44 <OpenThread_CallBack_Processing+0x348>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	683a      	ldr	r2, [r7, #0]
 80139cc:	6892      	ldr	r2, [r2, #8]
 80139ce:	4610      	mov	r0, r2
                    (int8_t) p_notification->Data[1]);
 80139d0:	683a      	ldr	r2, [r7, #0]
 80139d2:	68d2      	ldr	r2, [r2, #12]
            otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 80139d4:	b252      	sxtb	r2, r2
 80139d6:	4611      	mov	r1, r2
 80139d8:	4798      	blx	r3
        }
        break;
 80139da:	e057      	b.n	8013a8c <OpenThread_CallBack_Processing+0x390>
    case MSG_M0TOM4_UDP_RECEIVE:
        if (otUdpReceiveCb != NULL)
 80139dc:	4b1a      	ldr	r3, [pc, #104]	; (8013a48 <OpenThread_CallBack_Processing+0x34c>)
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d055      	beq.n	8013a90 <OpenThread_CallBack_Processing+0x394>
        {
            otUdpReceiveCb((void*) p_notification->Data[0],
 80139e4:	4b18      	ldr	r3, [pc, #96]	; (8013a48 <OpenThread_CallBack_Processing+0x34c>)
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	683a      	ldr	r2, [r7, #0]
 80139ea:	6892      	ldr	r2, [r2, #8]
 80139ec:	4610      	mov	r0, r2
                    (otMessage*) p_notification->Data[1],
 80139ee:	683a      	ldr	r2, [r7, #0]
 80139f0:	68d2      	ldr	r2, [r2, #12]
            otUdpReceiveCb((void*) p_notification->Data[0],
 80139f2:	4611      	mov	r1, r2
                    (otMessageInfo*) p_notification->Data[2]);
 80139f4:	683a      	ldr	r2, [r7, #0]
 80139f6:	6912      	ldr	r2, [r2, #16]
            otUdpReceiveCb((void*) p_notification->Data[0],
 80139f8:	4798      	blx	r3
        }
        break;
 80139fa:	e049      	b.n	8013a90 <OpenThread_CallBack_Processing+0x394>
                    (void *) p_notification->Data[1]);
        }
        break;
#endif
    default:
        status = HAL_ERROR;
 80139fc:	2301      	movs	r3, #1
 80139fe:	71fb      	strb	r3, [r7, #7]
        break;
 8013a00:	e047      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
 8013a02:	bf00      	nop
 8013a04:	20027484 	.word	0x20027484
 8013a08:	200274c4 	.word	0x200274c4
 8013a0c:	200274c8 	.word	0x200274c8
 8013a10:	2002748c 	.word	0x2002748c
 8013a14:	20027488 	.word	0x20027488
 8013a18:	20027490 	.word	0x20027490
 8013a1c:	20027494 	.word	0x20027494
 8013a20:	20027498 	.word	0x20027498
 8013a24:	2002749c 	.word	0x2002749c
 8013a28:	200274a0 	.word	0x200274a0
 8013a2c:	200274a4 	.word	0x200274a4
 8013a30:	200274a8 	.word	0x200274a8
 8013a34:	200274ac 	.word	0x200274ac
 8013a38:	200274b0 	.word	0x200274b0
 8013a3c:	200274b4 	.word	0x200274b4
 8013a40:	200274b8 	.word	0x200274b8
 8013a44:	200274bc 	.word	0x200274bc
 8013a48:	200274c0 	.word	0x200274c0
        break;
 8013a4c:	bf00      	nop
 8013a4e:	e020      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a50:	bf00      	nop
 8013a52:	e01e      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a54:	bf00      	nop
 8013a56:	e01c      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a58:	bf00      	nop
 8013a5a:	e01a      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a5c:	bf00      	nop
 8013a5e:	e018      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a60:	bf00      	nop
 8013a62:	e016      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a64:	bf00      	nop
 8013a66:	e014      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a68:	bf00      	nop
 8013a6a:	e012      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a6c:	bf00      	nop
 8013a6e:	e010      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a70:	bf00      	nop
 8013a72:	e00e      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a74:	bf00      	nop
 8013a76:	e00c      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a78:	bf00      	nop
 8013a7a:	e00a      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a7c:	bf00      	nop
 8013a7e:	e008      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a80:	bf00      	nop
 8013a82:	e006      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a84:	bf00      	nop
 8013a86:	e004      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a88:	bf00      	nop
 8013a8a:	e002      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a8c:	bf00      	nop
 8013a8e:	e000      	b.n	8013a92 <OpenThread_CallBack_Processing+0x396>
        break;
 8013a90:	bf00      	nop
    }

    TL_THREAD_SendAck();
 8013a92:	f000 fd05 	bl	80144a0 <TL_THREAD_SendAck>
    return status;
 8013a96:	79fb      	ldrb	r3, [r7, #7]

}
 8013a98:	4618      	mov	r0, r3
 8013a9a:	3708      	adds	r7, #8
 8013a9c:	46bd      	mov	sp, r7
 8013a9e:	bdb0      	pop	{r4, r5, r7, pc}

08013aa0 <otPlatRadioSetTransmitPower>:
 * @retval OT_ERROR_NONE             Successfully set the transmit power.
 * @retval OT_ERROR_NOT_IMPLEMENTED  Transmit power configuration via dBm is not implemented.
 *
 */
otError otPlatRadioSetTransmitPower(otInstance *aInstance, int8_t aPower)
{
 8013aa0:	b580      	push	{r7, lr}
 8013aa2:	b084      	sub	sp, #16
 8013aa4:	af00      	add	r7, sp, #0
 8013aa6:	6078      	str	r0, [r7, #4]
 8013aa8:	460b      	mov	r3, r1
 8013aaa:	70fb      	strb	r3, [r7, #3]
    Pre_OtCmdProcessing();
 8013aac:	f002 f9e6 	bl	8015e7c <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8013ab0:	f002 f982 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8013ab4:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_RADIO_SET_TRANSMIT_POWER;
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	2200      	movs	r2, #0
 8013aba:	f042 024d 	orr.w	r2, r2, #77	; 0x4d
 8013abe:	701a      	strb	r2, [r3, #0]
 8013ac0:	2200      	movs	r2, #0
 8013ac2:	f042 0201 	orr.w	r2, r2, #1
 8013ac6:	705a      	strb	r2, [r3, #1]
 8013ac8:	2200      	movs	r2, #0
 8013aca:	709a      	strb	r2, [r3, #2]
 8013acc:	2200      	movs	r2, #0
 8013ace:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	2200      	movs	r2, #0
 8013ad4:	f042 0201 	orr.w	r2, r2, #1
 8013ad8:	711a      	strb	r2, [r3, #4]
 8013ada:	2200      	movs	r2, #0
 8013adc:	715a      	strb	r2, [r3, #5]
 8013ade:	2200      	movs	r2, #0
 8013ae0:	719a      	strb	r2, [r3, #6]
 8013ae2:	2200      	movs	r2, #0
 8013ae4:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aPower;
 8013ae6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8013aee:	f002 f987 	bl	8015e00 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8013af2:	f002 f96d 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8013af6:	60f8      	str	r0, [r7, #12]
    return (otError) p_ot_req->Data[0];
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	689b      	ldr	r3, [r3, #8]
 8013afc:	b2db      	uxtb	r3, r3
}
 8013afe:	4618      	mov	r0, r3
 8013b00:	3710      	adds	r7, #16
 8013b02:	46bd      	mov	sp, r7
 8013b04:	bd80      	pop	{r7, pc}

08013b06 <SHCI_C2_FUS_GetState>:
/**
 *  C2 COMMAND
 *  These commands are sent to the CPU2
 */
uint8_t SHCI_C2_FUS_GetState( SHCI_FUS_GetState_ErrorCode_t *p_error_code )
{
 8013b06:	b580      	push	{r7, lr}
 8013b08:	b088      	sub	sp, #32
 8013b0a:	af00      	add	r7, sp, #0
 8013b0c:	6078      	str	r0, [r7, #4]
   * A command status event + payload has the same size than the expected command complete
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE + 1];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8013b0e:	f107 030c 	add.w	r3, r7, #12
 8013b12:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_FUS_GET_STATE,
 8013b14:	69fb      	ldr	r3, [r7, #28]
 8013b16:	2200      	movs	r2, #0
 8013b18:	2100      	movs	r1, #0
 8013b1a:	f64f 4052 	movw	r0, #64594	; 0xfc52
 8013b1e:	f000 f92f 	bl	8013d80 <shci_send>
             0,
             0,
             p_rsp );

  if(p_error_code != 0)
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	2b00      	cmp	r3, #0
 8013b26:	d004      	beq.n	8013b32 <SHCI_C2_FUS_GetState+0x2c>
  {
    *p_error_code = (SHCI_FUS_GetState_ErrorCode_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[1]);
 8013b28:	69fb      	ldr	r3, [r7, #28]
 8013b2a:	330b      	adds	r3, #11
 8013b2c:	791a      	ldrb	r2, [r3, #4]
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	701a      	strb	r2, [r3, #0]
  }

  return (((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8013b32:	69fb      	ldr	r3, [r7, #28]
 8013b34:	330b      	adds	r3, #11
 8013b36:	78db      	ldrb	r3, [r3, #3]
}
 8013b38:	4618      	mov	r0, r3
 8013b3a:	3720      	adds	r7, #32
 8013b3c:	46bd      	mov	sp, r7
 8013b3e:	bd80      	pop	{r7, pc}

08013b40 <SHCI_C2_THREAD_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void )
{
 8013b40:	b580      	push	{r7, lr}
 8013b42:	b086      	sub	sp, #24
 8013b44:	af00      	add	r7, sp, #0
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8013b46:	1d3b      	adds	r3, r7, #4
 8013b48:	617b      	str	r3, [r7, #20]

  shci_send( SHCI_OPCODE_C2_THREAD_INIT,
 8013b4a:	697b      	ldr	r3, [r7, #20]
 8013b4c:	2200      	movs	r2, #0
 8013b4e:	2100      	movs	r1, #0
 8013b50:	f64f 4067 	movw	r0, #64615	; 0xfc67
 8013b54:	f000 f914 	bl	8013d80 <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8013b58:	697b      	ldr	r3, [r7, #20]
 8013b5a:	330b      	adds	r3, #11
 8013b5c:	78db      	ldrb	r3, [r3, #3]
}
 8013b5e:	4618      	mov	r0, r3
 8013b60:	3718      	adds	r7, #24
 8013b62:	46bd      	mov	sp, r7
 8013b64:	bd80      	pop	{r7, pc}

08013b66 <SHCI_C2_FLASH_StoreData>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip )
{
 8013b66:	b580      	push	{r7, lr}
 8013b68:	b088      	sub	sp, #32
 8013b6a:	af00      	add	r7, sp, #0
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	71fb      	strb	r3, [r7, #7]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8013b70:	f107 030c 	add.w	r3, r7, #12
 8013b74:	61fb      	str	r3, [r7, #28]

  local_buffer[0] = Ip;
 8013b76:	79fb      	ldrb	r3, [r7, #7]
 8013b78:	733b      	strb	r3, [r7, #12]

  shci_send( SHCI_OPCODE_C2_FLASH_STORE_DATA,
 8013b7a:	f107 020c 	add.w	r2, r7, #12
 8013b7e:	69fb      	ldr	r3, [r7, #28]
 8013b80:	2101      	movs	r1, #1
 8013b82:	f64f 406b 	movw	r0, #64619	; 0xfc6b
 8013b86:	f000 f8fb 	bl	8013d80 <shci_send>
             1,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8013b8a:	69fb      	ldr	r3, [r7, #28]
 8013b8c:	330b      	adds	r3, #11
 8013b8e:	78db      	ldrb	r3, [r3, #3]
}
 8013b90:	4618      	mov	r0, r3
 8013b92:	3720      	adds	r7, #32
 8013b94:	46bd      	mov	sp, r7
 8013b96:	bd80      	pop	{r7, pc}

08013b98 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8013b98:	b480      	push	{r7}
 8013b9a:	b089      	sub	sp, #36	; 0x24
 8013b9c:	af00      	add	r7, sp, #0
 8013b9e:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8013ba0:	2300      	movs	r3, #0
 8013ba2:	61fb      	str	r3, [r7, #28]
  MB_RefTable_t * p_RefTable = NULL;
 8013ba4:	2300      	movs	r3, #0
 8013ba6:	61bb      	str	r3, [r7, #24]
  uint32_t version = 0;
 8013ba8:	2300      	movs	r3, #0
 8013baa:	617b      	str	r3, [r7, #20]
  uint32_t memorySize = 0;
 8013bac:	2300      	movs	r3, #0
 8013bae:	613b      	str	r3, [r7, #16]
  uint32_t infoStack = 0;
 8013bb0:	2300      	movs	r3, #0
 8013bb2:	60fb      	str	r3, [r7, #12]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8013bb4:	4b3c      	ldr	r3, [pc, #240]	; (8013ca8 <SHCI_GetWirelessFwInfo+0x110>)
 8013bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013bb8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013bbc:	61fb      	str	r3, [r7, #28]
  p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8013bbe:	69fb      	ldr	r3, [r7, #28]
 8013bc0:	009b      	lsls	r3, r3, #2
 8013bc2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8013bc6:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8013bca:	61bb      	str	r3, [r7, #24]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8013bcc:	69bb      	ldr	r3, [r7, #24]
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	691b      	ldr	r3, [r3, #16]
 8013bd2:	617b      	str	r3, [r7, #20]
  pWirelessInfo->VersionMajor       = ((version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8013bd4:	697b      	ldr	r3, [r7, #20]
 8013bd6:	0e1b      	lsrs	r3, r3, #24
 8013bd8:	b2da      	uxtb	r2, r3
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8013bde:	697b      	ldr	r3, [r7, #20]
 8013be0:	0c1b      	lsrs	r3, r3, #16
 8013be2:	b2da      	uxtb	r2, r3
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8013be8:	697b      	ldr	r3, [r7, #20]
 8013bea:	0a1b      	lsrs	r3, r3, #8
 8013bec:	b2da      	uxtb	r2, r3
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8013bf2:	697b      	ldr	r3, [r7, #20]
 8013bf4:	091b      	lsrs	r3, r3, #4
 8013bf6:	b2db      	uxtb	r3, r3
 8013bf8:	f003 030f 	and.w	r3, r3, #15
 8013bfc:	b2da      	uxtb	r2, r3
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8013c02:	697b      	ldr	r3, [r7, #20]
 8013c04:	b2db      	uxtb	r3, r3
 8013c06:	f003 030f 	and.w	r3, r3, #15
 8013c0a:	b2da      	uxtb	r2, r3
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	711a      	strb	r2, [r3, #4]

  memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8013c10:	69bb      	ldr	r3, [r7, #24]
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	695b      	ldr	r3, [r3, #20]
 8013c16:	613b      	str	r3, [r7, #16]
  pWirelessInfo->MemorySizeSram2B   = ((memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8013c18:	693b      	ldr	r3, [r7, #16]
 8013c1a:	0e1b      	lsrs	r3, r3, #24
 8013c1c:	b2da      	uxtb	r2, r3
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8013c22:	693b      	ldr	r3, [r7, #16]
 8013c24:	0c1b      	lsrs	r3, r3, #16
 8013c26:	b2da      	uxtb	r2, r3
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8013c2c:	693b      	ldr	r3, [r7, #16]
 8013c2e:	0a1b      	lsrs	r3, r3, #8
 8013c30:	b2da      	uxtb	r2, r3
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8013c36:	693b      	ldr	r3, [r7, #16]
 8013c38:	b2da      	uxtb	r2, r3
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	721a      	strb	r2, [r3, #8]

  infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8013c3e:	69bb      	ldr	r3, [r7, #24]
 8013c40:	681b      	ldr	r3, [r3, #0]
 8013c42:	699b      	ldr	r3, [r3, #24]
 8013c44:	60fb      	str	r3, [r7, #12]
  pWirelessInfo->StackType          = ((infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8013c46:	68fb      	ldr	r3, [r7, #12]
 8013c48:	b2da      	uxtb	r2, r3
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8013c4e:	69bb      	ldr	r3, [r7, #24]
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	685b      	ldr	r3, [r3, #4]
 8013c54:	617b      	str	r3, [r7, #20]
  pWirelessInfo->FusVersionMajor       = ((version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8013c56:	697b      	ldr	r3, [r7, #20]
 8013c58:	0e1b      	lsrs	r3, r3, #24
 8013c5a:	b2da      	uxtb	r2, r3
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8013c60:	697b      	ldr	r3, [r7, #20]
 8013c62:	0c1b      	lsrs	r3, r3, #16
 8013c64:	b2da      	uxtb	r2, r3
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8013c6a:	697b      	ldr	r3, [r7, #20]
 8013c6c:	0a1b      	lsrs	r3, r3, #8
 8013c6e:	b2da      	uxtb	r2, r3
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	731a      	strb	r2, [r3, #12]

  memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8013c74:	69bb      	ldr	r3, [r7, #24]
 8013c76:	681b      	ldr	r3, [r3, #0]
 8013c78:	689b      	ldr	r3, [r3, #8]
 8013c7a:	613b      	str	r3, [r7, #16]
  pWirelessInfo->FusMemorySizeSram2B   = ((memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8013c7c:	693b      	ldr	r3, [r7, #16]
 8013c7e:	0e1b      	lsrs	r3, r3, #24
 8013c80:	b2da      	uxtb	r2, r3
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8013c86:	693b      	ldr	r3, [r7, #16]
 8013c88:	0c1b      	lsrs	r3, r3, #16
 8013c8a:	b2da      	uxtb	r2, r3
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8013c90:	693b      	ldr	r3, [r7, #16]
 8013c92:	b2da      	uxtb	r2, r3
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8013c98:	2300      	movs	r3, #0
}
 8013c9a:	4618      	mov	r0, r3
 8013c9c:	3724      	adds	r7, #36	; 0x24
 8013c9e:	46bd      	mov	sp, r7
 8013ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ca4:	4770      	bx	lr
 8013ca6:	bf00      	nop
 8013ca8:	58004000 	.word	0x58004000

08013cac <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8013cac:	b580      	push	{r7, lr}
 8013cae:	b082      	sub	sp, #8
 8013cb0:	af00      	add	r7, sp, #0
 8013cb2:	6078      	str	r0, [r7, #4]
 8013cb4:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8013cb6:	683b      	ldr	r3, [r7, #0]
 8013cb8:	685b      	ldr	r3, [r3, #4]
 8013cba:	4a08      	ldr	r2, [pc, #32]	; (8013cdc <shci_init+0x30>)
 8013cbc:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8013cbe:	4a08      	ldr	r2, [pc, #32]	; (8013ce0 <shci_init+0x34>)
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8013cc4:	4806      	ldr	r0, [pc, #24]	; (8013ce0 <shci_init+0x34>)
 8013cc6:	f000 f911 	bl	8013eec <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8013cca:	683b      	ldr	r3, [r7, #0]
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	4618      	mov	r0, r3
 8013cd0:	f000 f894 	bl	8013dfc <TlInit>

  return;
 8013cd4:	bf00      	nop
}
 8013cd6:	3708      	adds	r7, #8
 8013cd8:	46bd      	mov	sp, r7
 8013cda:	bd80      	pop	{r7, pc}
 8013cdc:	200274ec 	.word	0x200274ec
 8013ce0:	200274cc 	.word	0x200274cc

08013ce4 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8013ce4:	b580      	push	{r7, lr}
 8013ce6:	b084      	sub	sp, #16
 8013ce8:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8013cea:	4822      	ldr	r0, [pc, #136]	; (8013d74 <shci_user_evt_proc+0x90>)
 8013cec:	f000 f922 	bl	8013f34 <LST_is_empty>
 8013cf0:	4603      	mov	r3, r0
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d12b      	bne.n	8013d4e <shci_user_evt_proc+0x6a>
 8013cf6:	4b20      	ldr	r3, [pc, #128]	; (8013d78 <shci_user_evt_proc+0x94>)
 8013cf8:	781b      	ldrb	r3, [r3, #0]
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d027      	beq.n	8013d4e <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8013cfe:	f107 030c 	add.w	r3, r7, #12
 8013d02:	4619      	mov	r1, r3
 8013d04:	481b      	ldr	r0, [pc, #108]	; (8013d74 <shci_user_evt_proc+0x90>)
 8013d06:	f000 f99c 	bl	8014042 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8013d0a:	4b1c      	ldr	r3, [pc, #112]	; (8013d7c <shci_user_evt_proc+0x98>)
 8013d0c:	69db      	ldr	r3, [r3, #28]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d00c      	beq.n	8013d2c <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8013d12:	68fb      	ldr	r3, [r7, #12]
 8013d14:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8013d16:	2301      	movs	r3, #1
 8013d18:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8013d1a:	4b18      	ldr	r3, [pc, #96]	; (8013d7c <shci_user_evt_proc+0x98>)
 8013d1c:	69db      	ldr	r3, [r3, #28]
 8013d1e:	1d3a      	adds	r2, r7, #4
 8013d20:	4610      	mov	r0, r2
 8013d22:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8013d24:	793a      	ldrb	r2, [r7, #4]
 8013d26:	4b14      	ldr	r3, [pc, #80]	; (8013d78 <shci_user_evt_proc+0x94>)
 8013d28:	701a      	strb	r2, [r3, #0]
 8013d2a:	e002      	b.n	8013d32 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8013d2c:	4b12      	ldr	r3, [pc, #72]	; (8013d78 <shci_user_evt_proc+0x94>)
 8013d2e:	2201      	movs	r2, #1
 8013d30:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8013d32:	4b11      	ldr	r3, [pc, #68]	; (8013d78 <shci_user_evt_proc+0x94>)
 8013d34:	781b      	ldrb	r3, [r3, #0]
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d004      	beq.n	8013d44 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8013d3a:	68fb      	ldr	r3, [r7, #12]
 8013d3c:	4618      	mov	r0, r3
 8013d3e:	f000 fc2b 	bl	8014598 <TL_MM_EvtDone>
 8013d42:	e004      	b.n	8013d4e <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8013d44:	68fb      	ldr	r3, [r7, #12]
 8013d46:	4619      	mov	r1, r3
 8013d48:	480a      	ldr	r0, [pc, #40]	; (8013d74 <shci_user_evt_proc+0x90>)
 8013d4a:	f000 f913 	bl	8013f74 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8013d4e:	4809      	ldr	r0, [pc, #36]	; (8013d74 <shci_user_evt_proc+0x90>)
 8013d50:	f000 f8f0 	bl	8013f34 <LST_is_empty>
 8013d54:	4603      	mov	r3, r0
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d107      	bne.n	8013d6a <shci_user_evt_proc+0x86>
 8013d5a:	4b07      	ldr	r3, [pc, #28]	; (8013d78 <shci_user_evt_proc+0x94>)
 8013d5c:	781b      	ldrb	r3, [r3, #0]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d003      	beq.n	8013d6a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8013d62:	4804      	ldr	r0, [pc, #16]	; (8013d74 <shci_user_evt_proc+0x90>)
 8013d64:	f7ed fa26 	bl	80011b4 <shci_notify_asynch_evt>
  }


  return;
 8013d68:	bf00      	nop
 8013d6a:	bf00      	nop
}
 8013d6c:	3710      	adds	r7, #16
 8013d6e:	46bd      	mov	sp, r7
 8013d70:	bd80      	pop	{r7, pc}
 8013d72:	bf00      	nop
 8013d74:	20000248 	.word	0x20000248
 8013d78:	20000258 	.word	0x20000258
 8013d7c:	200274cc 	.word	0x200274cc

08013d80 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8013d80:	b580      	push	{r7, lr}
 8013d82:	b084      	sub	sp, #16
 8013d84:	af00      	add	r7, sp, #0
 8013d86:	60ba      	str	r2, [r7, #8]
 8013d88:	607b      	str	r3, [r7, #4]
 8013d8a:	4603      	mov	r3, r0
 8013d8c:	81fb      	strh	r3, [r7, #14]
 8013d8e:	460b      	mov	r3, r1
 8013d90:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8013d92:	2000      	movs	r0, #0
 8013d94:	f000 f864 	bl	8013e60 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8013d98:	4b16      	ldr	r3, [pc, #88]	; (8013df4 <shci_send+0x74>)
 8013d9a:	681b      	ldr	r3, [r3, #0]
 8013d9c:	89fa      	ldrh	r2, [r7, #14]
 8013d9e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8013da2:	4b14      	ldr	r3, [pc, #80]	; (8013df4 <shci_send+0x74>)
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	7b7a      	ldrb	r2, [r7, #13]
 8013da8:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8013daa:	4b12      	ldr	r3, [pc, #72]	; (8013df4 <shci_send+0x74>)
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	330c      	adds	r3, #12
 8013db0:	7b7a      	ldrb	r2, [r7, #13]
 8013db2:	68b9      	ldr	r1, [r7, #8]
 8013db4:	4618      	mov	r0, r3
 8013db6:	f002 ff35 	bl	8016c24 <memcpy>

  shciContext.io.Send(0,0);
 8013dba:	4b0f      	ldr	r3, [pc, #60]	; (8013df8 <shci_send+0x78>)
 8013dbc:	691b      	ldr	r3, [r3, #16]
 8013dbe:	2100      	movs	r1, #0
 8013dc0:	2000      	movs	r0, #0
 8013dc2:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8013dc4:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8013dc8:	f7ed fa14 	bl	80011f4 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	f103 0008 	add.w	r0, r3, #8
 8013dd2:	4b08      	ldr	r3, [pc, #32]	; (8013df4 <shci_send+0x74>)
 8013dd4:	6819      	ldr	r1, [r3, #0]
 8013dd6:	4b07      	ldr	r3, [pc, #28]	; (8013df4 <shci_send+0x74>)
 8013dd8:	681b      	ldr	r3, [r3, #0]
 8013dda:	789b      	ldrb	r3, [r3, #2]
 8013ddc:	3303      	adds	r3, #3
 8013dde:	461a      	mov	r2, r3
 8013de0:	f002 ff20 	bl	8016c24 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8013de4:	2001      	movs	r0, #1
 8013de6:	f000 f83b 	bl	8013e60 <Cmd_SetStatus>

  return;
 8013dea:	bf00      	nop
}
 8013dec:	3710      	adds	r7, #16
 8013dee:	46bd      	mov	sp, r7
 8013df0:	bd80      	pop	{r7, pc}
 8013df2:	bf00      	nop
 8013df4:	20000254 	.word	0x20000254
 8013df8:	200274cc 	.word	0x200274cc

08013dfc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b086      	sub	sp, #24
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8013e04:	4a10      	ldr	r2, [pc, #64]	; (8013e48 <TlInit+0x4c>)
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8013e0a:	4810      	ldr	r0, [pc, #64]	; (8013e4c <TlInit+0x50>)
 8013e0c:	f000 f882 	bl	8013f14 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8013e10:	2001      	movs	r0, #1
 8013e12:	f000 f825 	bl	8013e60 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8013e16:	4b0e      	ldr	r3, [pc, #56]	; (8013e50 <TlInit+0x54>)
 8013e18:	2201      	movs	r2, #1
 8013e1a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8013e1c:	4b0d      	ldr	r3, [pc, #52]	; (8013e54 <TlInit+0x58>)
 8013e1e:	681b      	ldr	r3, [r3, #0]
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d00c      	beq.n	8013e3e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8013e28:	4b0b      	ldr	r3, [pc, #44]	; (8013e58 <TlInit+0x5c>)
 8013e2a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8013e2c:	4b0b      	ldr	r3, [pc, #44]	; (8013e5c <TlInit+0x60>)
 8013e2e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8013e30:	4b08      	ldr	r3, [pc, #32]	; (8013e54 <TlInit+0x58>)
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	f107 020c 	add.w	r2, r7, #12
 8013e38:	4610      	mov	r0, r2
 8013e3a:	4798      	blx	r3
  }

  return;
 8013e3c:	bf00      	nop
 8013e3e:	bf00      	nop
}
 8013e40:	3718      	adds	r7, #24
 8013e42:	46bd      	mov	sp, r7
 8013e44:	bd80      	pop	{r7, pc}
 8013e46:	bf00      	nop
 8013e48:	20000254 	.word	0x20000254
 8013e4c:	20000248 	.word	0x20000248
 8013e50:	20000258 	.word	0x20000258
 8013e54:	200274cc 	.word	0x200274cc
 8013e58:	08013eb1 	.word	0x08013eb1
 8013e5c:	08013ec9 	.word	0x08013ec9

08013e60 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8013e60:	b580      	push	{r7, lr}
 8013e62:	b082      	sub	sp, #8
 8013e64:	af00      	add	r7, sp, #0
 8013e66:	4603      	mov	r3, r0
 8013e68:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8013e6a:	79fb      	ldrb	r3, [r7, #7]
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d10b      	bne.n	8013e88 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8013e70:	4b0d      	ldr	r3, [pc, #52]	; (8013ea8 <Cmd_SetStatus+0x48>)
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d003      	beq.n	8013e80 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8013e78:	4b0b      	ldr	r3, [pc, #44]	; (8013ea8 <Cmd_SetStatus+0x48>)
 8013e7a:	681b      	ldr	r3, [r3, #0]
 8013e7c:	2000      	movs	r0, #0
 8013e7e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8013e80:	4b0a      	ldr	r3, [pc, #40]	; (8013eac <Cmd_SetStatus+0x4c>)
 8013e82:	2200      	movs	r2, #0
 8013e84:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8013e86:	e00b      	b.n	8013ea0 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8013e88:	4b08      	ldr	r3, [pc, #32]	; (8013eac <Cmd_SetStatus+0x4c>)
 8013e8a:	2201      	movs	r2, #1
 8013e8c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8013e8e:	4b06      	ldr	r3, [pc, #24]	; (8013ea8 <Cmd_SetStatus+0x48>)
 8013e90:	681b      	ldr	r3, [r3, #0]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d004      	beq.n	8013ea0 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8013e96:	4b04      	ldr	r3, [pc, #16]	; (8013ea8 <Cmd_SetStatus+0x48>)
 8013e98:	681b      	ldr	r3, [r3, #0]
 8013e9a:	2001      	movs	r0, #1
 8013e9c:	4798      	blx	r3
  return;
 8013e9e:	bf00      	nop
 8013ea0:	bf00      	nop
}
 8013ea2:	3708      	adds	r7, #8
 8013ea4:	46bd      	mov	sp, r7
 8013ea6:	bd80      	pop	{r7, pc}
 8013ea8:	200274ec 	.word	0x200274ec
 8013eac:	20000250 	.word	0x20000250

08013eb0 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8013eb0:	b580      	push	{r7, lr}
 8013eb2:	b082      	sub	sp, #8
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8013eb8:	2000      	movs	r0, #0
 8013eba:	f7ed f98b 	bl	80011d4 <shci_cmd_resp_release>

  return;
 8013ebe:	bf00      	nop
}
 8013ec0:	3708      	adds	r7, #8
 8013ec2:	46bd      	mov	sp, r7
 8013ec4:	bd80      	pop	{r7, pc}
	...

08013ec8 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8013ec8:	b580      	push	{r7, lr}
 8013eca:	b082      	sub	sp, #8
 8013ecc:	af00      	add	r7, sp, #0
 8013ece:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8013ed0:	6879      	ldr	r1, [r7, #4]
 8013ed2:	4805      	ldr	r0, [pc, #20]	; (8013ee8 <TlUserEvtReceived+0x20>)
 8013ed4:	f000 f872 	bl	8013fbc <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8013ed8:	4803      	ldr	r0, [pc, #12]	; (8013ee8 <TlUserEvtReceived+0x20>)
 8013eda:	f7ed f96b 	bl	80011b4 <shci_notify_asynch_evt>

  return;
 8013ede:	bf00      	nop
}
 8013ee0:	3708      	adds	r7, #8
 8013ee2:	46bd      	mov	sp, r7
 8013ee4:	bd80      	pop	{r7, pc}
 8013ee6:	bf00      	nop
 8013ee8:	20000248 	.word	0x20000248

08013eec <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8013eec:	b480      	push	{r7}
 8013eee:	b083      	sub	sp, #12
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	4a05      	ldr	r2, [pc, #20]	; (8013f0c <shci_register_io_bus+0x20>)
 8013ef8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	4a04      	ldr	r2, [pc, #16]	; (8013f10 <shci_register_io_bus+0x24>)
 8013efe:	611a      	str	r2, [r3, #16]

  return;
 8013f00:	bf00      	nop
}
 8013f02:	370c      	adds	r7, #12
 8013f04:	46bd      	mov	sp, r7
 8013f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f0a:	4770      	bx	lr
 8013f0c:	0801435d 	.word	0x0801435d
 8013f10:	080143b1 	.word	0x080143b1

08013f14 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8013f14:	b480      	push	{r7}
 8013f16:	b083      	sub	sp, #12
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	687a      	ldr	r2, [r7, #4]
 8013f20:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	687a      	ldr	r2, [r7, #4]
 8013f26:	605a      	str	r2, [r3, #4]
}
 8013f28:	bf00      	nop
 8013f2a:	370c      	adds	r7, #12
 8013f2c:	46bd      	mov	sp, r7
 8013f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f32:	4770      	bx	lr

08013f34 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8013f34:	b480      	push	{r7}
 8013f36:	b087      	sub	sp, #28
 8013f38:	af00      	add	r7, sp, #0
 8013f3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013f3c:	f3ef 8310 	mrs	r3, PRIMASK
 8013f40:	60fb      	str	r3, [r7, #12]
  return(result);
 8013f42:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013f44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8013f46:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	681b      	ldr	r3, [r3, #0]
 8013f4c:	687a      	ldr	r2, [r7, #4]
 8013f4e:	429a      	cmp	r2, r3
 8013f50:	d102      	bne.n	8013f58 <LST_is_empty+0x24>
  {
    return_value = TRUE;
 8013f52:	2301      	movs	r3, #1
 8013f54:	75fb      	strb	r3, [r7, #23]
 8013f56:	e001      	b.n	8013f5c <LST_is_empty+0x28>
  }
  else
  {
    return_value = FALSE;
 8013f58:	2300      	movs	r3, #0
 8013f5a:	75fb      	strb	r3, [r7, #23]
 8013f5c:	693b      	ldr	r3, [r7, #16]
 8013f5e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013f60:	68bb      	ldr	r3, [r7, #8]
 8013f62:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8013f66:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f68:	4618      	mov	r0, r3
 8013f6a:	371c      	adds	r7, #28
 8013f6c:	46bd      	mov	sp, r7
 8013f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f72:	4770      	bx	lr

08013f74 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8013f74:	b480      	push	{r7}
 8013f76:	b087      	sub	sp, #28
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	6078      	str	r0, [r7, #4]
 8013f7c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013f7e:	f3ef 8310 	mrs	r3, PRIMASK
 8013f82:	60fb      	str	r3, [r7, #12]
  return(result);
 8013f84:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013f86:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013f88:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	681a      	ldr	r2, [r3, #0]
 8013f8e:	683b      	ldr	r3, [r7, #0]
 8013f90:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8013f92:	683b      	ldr	r3, [r7, #0]
 8013f94:	687a      	ldr	r2, [r7, #4]
 8013f96:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8013f98:	687b      	ldr	r3, [r7, #4]
 8013f9a:	683a      	ldr	r2, [r7, #0]
 8013f9c:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8013f9e:	683b      	ldr	r3, [r7, #0]
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	683a      	ldr	r2, [r7, #0]
 8013fa4:	605a      	str	r2, [r3, #4]
 8013fa6:	697b      	ldr	r3, [r7, #20]
 8013fa8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013faa:	693b      	ldr	r3, [r7, #16]
 8013fac:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8013fb0:	bf00      	nop
 8013fb2:	371c      	adds	r7, #28
 8013fb4:	46bd      	mov	sp, r7
 8013fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fba:	4770      	bx	lr

08013fbc <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8013fbc:	b480      	push	{r7}
 8013fbe:	b087      	sub	sp, #28
 8013fc0:	af00      	add	r7, sp, #0
 8013fc2:	6078      	str	r0, [r7, #4]
 8013fc4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8013fca:	60fb      	str	r3, [r7, #12]
  return(result);
 8013fcc:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013fce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013fd0:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8013fd2:	683b      	ldr	r3, [r7, #0]
 8013fd4:	687a      	ldr	r2, [r7, #4]
 8013fd6:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	685a      	ldr	r2, [r3, #4]
 8013fdc:	683b      	ldr	r3, [r7, #0]
 8013fde:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	683a      	ldr	r2, [r7, #0]
 8013fe4:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8013fe6:	683b      	ldr	r3, [r7, #0]
 8013fe8:	685b      	ldr	r3, [r3, #4]
 8013fea:	683a      	ldr	r2, [r7, #0]
 8013fec:	601a      	str	r2, [r3, #0]
 8013fee:	697b      	ldr	r3, [r7, #20]
 8013ff0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013ff2:	693b      	ldr	r3, [r7, #16]
 8013ff4:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8013ff8:	bf00      	nop
 8013ffa:	371c      	adds	r7, #28
 8013ffc:	46bd      	mov	sp, r7
 8013ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014002:	4770      	bx	lr

08014004 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8014004:	b480      	push	{r7}
 8014006:	b087      	sub	sp, #28
 8014008:	af00      	add	r7, sp, #0
 801400a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801400c:	f3ef 8310 	mrs	r3, PRIMASK
 8014010:	60fb      	str	r3, [r7, #12]
  return(result);
 8014012:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8014014:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8014016:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	685b      	ldr	r3, [r3, #4]
 801401c:	687a      	ldr	r2, [r7, #4]
 801401e:	6812      	ldr	r2, [r2, #0]
 8014020:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	681b      	ldr	r3, [r3, #0]
 8014026:	687a      	ldr	r2, [r7, #4]
 8014028:	6852      	ldr	r2, [r2, #4]
 801402a:	605a      	str	r2, [r3, #4]
 801402c:	697b      	ldr	r3, [r7, #20]
 801402e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014030:	693b      	ldr	r3, [r7, #16]
 8014032:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8014036:	bf00      	nop
 8014038:	371c      	adds	r7, #28
 801403a:	46bd      	mov	sp, r7
 801403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014040:	4770      	bx	lr

08014042 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8014042:	b580      	push	{r7, lr}
 8014044:	b086      	sub	sp, #24
 8014046:	af00      	add	r7, sp, #0
 8014048:	6078      	str	r0, [r7, #4]
 801404a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801404c:	f3ef 8310 	mrs	r3, PRIMASK
 8014050:	60fb      	str	r3, [r7, #12]
  return(result);
 8014052:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8014054:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8014056:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8014058:	687b      	ldr	r3, [r7, #4]
 801405a:	681a      	ldr	r2, [r3, #0]
 801405c:	683b      	ldr	r3, [r7, #0]
 801405e:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	4618      	mov	r0, r3
 8014066:	f7ff ffcd 	bl	8014004 <LST_remove_node>
 801406a:	697b      	ldr	r3, [r7, #20]
 801406c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801406e:	693b      	ldr	r3, [r7, #16]
 8014070:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8014074:	bf00      	nop
 8014076:	3718      	adds	r7, #24
 8014078:	46bd      	mov	sp, r7
 801407a:	bd80      	pop	{r7, pc}

0801407c <otThreadSetEnabled>:
extern otHandleActiveScanResult otHandleActiveScanResultCb;
extern otReceiveDiagnosticGetCallback otReceiveDiagnosticGetCb;


OTAPI otError OTCALL otThreadSetEnabled(otInstance *aInstance, bool aEnabled)
{
 801407c:	b580      	push	{r7, lr}
 801407e:	b084      	sub	sp, #16
 8014080:	af00      	add	r7, sp, #0
 8014082:	6078      	str	r0, [r7, #4]
 8014084:	460b      	mov	r3, r1
 8014086:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 8014088:	f001 fef8 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 801408c:	f001 fe94 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8014090:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_ENABLED;
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	2200      	movs	r2, #0
 8014096:	f042 0242 	orr.w	r2, r2, #66	; 0x42
 801409a:	701a      	strb	r2, [r3, #0]
 801409c:	2200      	movs	r2, #0
 801409e:	705a      	strb	r2, [r3, #1]
 80140a0:	2200      	movs	r2, #0
 80140a2:	709a      	strb	r2, [r3, #2]
 80140a4:	2200      	movs	r2, #0
 80140a6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	2200      	movs	r2, #0
 80140ac:	f042 0201 	orr.w	r2, r2, #1
 80140b0:	711a      	strb	r2, [r3, #4]
 80140b2:	2200      	movs	r2, #0
 80140b4:	715a      	strb	r2, [r3, #5]
 80140b6:	2200      	movs	r2, #0
 80140b8:	719a      	strb	r2, [r3, #6]
 80140ba:	2200      	movs	r2, #0
 80140bc:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 80140be:	78fa      	ldrb	r2, [r7, #3]
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80140c4:	f001 fe9c 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80140c8:	f001 fe82 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80140cc:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	689b      	ldr	r3, [r3, #8]
 80140d2:	b2db      	uxtb	r3, r3
}
 80140d4:	4618      	mov	r0, r3
 80140d6:	3710      	adds	r7, #16
 80140d8:	46bd      	mov	sp, r7
 80140da:	bd80      	pop	{r7, pc}

080140dc <otThreadSetExtendedPanId>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otExtendedPanId *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetExtendedPanId(otInstance *aInstance, const otExtendedPanId *aExtendedPanId)
{
 80140dc:	b580      	push	{r7, lr}
 80140de:	b084      	sub	sp, #16
 80140e0:	af00      	add	r7, sp, #0
 80140e2:	6078      	str	r0, [r7, #4]
 80140e4:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 80140e6:	f001 fec9 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80140ea:	f001 fe65 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 80140ee:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_EXTPANID;
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	2200      	movs	r2, #0
 80140f4:	f042 024b 	orr.w	r2, r2, #75	; 0x4b
 80140f8:	701a      	strb	r2, [r3, #0]
 80140fa:	2200      	movs	r2, #0
 80140fc:	705a      	strb	r2, [r3, #1]
 80140fe:	2200      	movs	r2, #0
 8014100:	709a      	strb	r2, [r3, #2]
 8014102:	2200      	movs	r2, #0
 8014104:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	2200      	movs	r2, #0
 801410a:	f042 0201 	orr.w	r2, r2, #1
 801410e:	711a      	strb	r2, [r3, #4]
 8014110:	2200      	movs	r2, #0
 8014112:	715a      	strb	r2, [r3, #5]
 8014114:	2200      	movs	r2, #0
 8014116:	719a      	strb	r2, [r3, #6]
 8014118:	2200      	movs	r2, #0
 801411a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aExtendedPanId;
 801411c:	683a      	ldr	r2, [r7, #0]
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8014122:	f001 fe6d 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8014126:	f001 fe53 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 801412a:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 801412c:	68fb      	ldr	r3, [r7, #12]
 801412e:	689b      	ldr	r3, [r3, #8]
 8014130:	b2db      	uxtb	r3, r3
}
 8014132:	4618      	mov	r0, r3
 8014134:	3710      	adds	r7, #16
 8014136:	46bd      	mov	sp, r7
 8014138:	bd80      	pop	{r7, pc}

0801413a <otThreadSetMasterKey>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otMasterKey *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetMasterKey(otInstance *aInstance, const otMasterKey *aKey)
{
 801413a:	b580      	push	{r7, lr}
 801413c:	b084      	sub	sp, #16
 801413e:	af00      	add	r7, sp, #0
 8014140:	6078      	str	r0, [r7, #4]
 8014142:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8014144:	f001 fe9a 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8014148:	f001 fe36 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 801414c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_MASTER_KEY;
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	2200      	movs	r2, #0
 8014152:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8014156:	701a      	strb	r2, [r3, #0]
 8014158:	2200      	movs	r2, #0
 801415a:	705a      	strb	r2, [r3, #1]
 801415c:	2200      	movs	r2, #0
 801415e:	709a      	strb	r2, [r3, #2]
 8014160:	2200      	movs	r2, #0
 8014162:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8014164:	68fb      	ldr	r3, [r7, #12]
 8014166:	2200      	movs	r2, #0
 8014168:	f042 0201 	orr.w	r2, r2, #1
 801416c:	711a      	strb	r2, [r3, #4]
 801416e:	2200      	movs	r2, #0
 8014170:	715a      	strb	r2, [r3, #5]
 8014172:	2200      	movs	r2, #0
 8014174:	719a      	strb	r2, [r3, #6]
 8014176:	2200      	movs	r2, #0
 8014178:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aKey;
 801417a:	683a      	ldr	r2, [r7, #0]
 801417c:	68fb      	ldr	r3, [r7, #12]
 801417e:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8014180:	f001 fe3e 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8014184:	f001 fe24 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8014188:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	689b      	ldr	r3, [r3, #8]
 801418e:	b2db      	uxtb	r3, r3
}
 8014190:	4618      	mov	r0, r3
 8014192:	3710      	adds	r7, #16
 8014194:	46bd      	mov	sp, r7
 8014196:	bd80      	pop	{r7, pc}

08014198 <otThreadGetMeshLocalEid>:

OTAPI const otIp6Address *OTCALL otThreadGetMeshLocalEid(otInstance *aInstance)
{
 8014198:	b580      	push	{r7, lr}
 801419a:	b084      	sub	sp, #16
 801419c:	af00      	add	r7, sp, #0
 801419e:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 80141a0:	f001 fe6c 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80141a4:	f001 fe08 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 80141a8:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_MESH_LOCAL_EID;
 80141aa:	68fb      	ldr	r3, [r7, #12]
 80141ac:	2200      	movs	r2, #0
 80141ae:	f042 0251 	orr.w	r2, r2, #81	; 0x51
 80141b2:	701a      	strb	r2, [r3, #0]
 80141b4:	2200      	movs	r2, #0
 80141b6:	705a      	strb	r2, [r3, #1]
 80141b8:	2200      	movs	r2, #0
 80141ba:	709a      	strb	r2, [r3, #2]
 80141bc:	2200      	movs	r2, #0
 80141be:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	2200      	movs	r2, #0
 80141c4:	711a      	strb	r2, [r3, #4]
 80141c6:	2200      	movs	r2, #0
 80141c8:	715a      	strb	r2, [r3, #5]
 80141ca:	2200      	movs	r2, #0
 80141cc:	719a      	strb	r2, [r3, #6]
 80141ce:	2200      	movs	r2, #0
 80141d0:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 80141d2:	f001 fe15 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80141d6:	f001 fdfb 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 80141da:	60f8      	str	r0, [r7, #12]
  return (otIp6Address *)p_ot_req->Data[0];
 80141dc:	68fb      	ldr	r3, [r7, #12]
 80141de:	689b      	ldr	r3, [r3, #8]
}
 80141e0:	4618      	mov	r0, r3
 80141e2:	3710      	adds	r7, #16
 80141e4:	46bd      	mov	sp, r7
 80141e6:	bd80      	pop	{r7, pc}

080141e8 <otThreadSetNetworkName>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (char *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetNetworkName(otInstance *aInstance, const char *aNetworkName)
{
 80141e8:	b580      	push	{r7, lr}
 80141ea:	b084      	sub	sp, #16
 80141ec:	af00      	add	r7, sp, #0
 80141ee:	6078      	str	r0, [r7, #4]
 80141f0:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 80141f2:	f001 fe43 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80141f6:	f001 fddf 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 80141fa:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_NETWORK_NAME;
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	2200      	movs	r2, #0
 8014200:	f042 0256 	orr.w	r2, r2, #86	; 0x56
 8014204:	701a      	strb	r2, [r3, #0]
 8014206:	2200      	movs	r2, #0
 8014208:	705a      	strb	r2, [r3, #1]
 801420a:	2200      	movs	r2, #0
 801420c:	709a      	strb	r2, [r3, #2]
 801420e:	2200      	movs	r2, #0
 8014210:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8014212:	68fb      	ldr	r3, [r7, #12]
 8014214:	2200      	movs	r2, #0
 8014216:	f042 0201 	orr.w	r2, r2, #1
 801421a:	711a      	strb	r2, [r3, #4]
 801421c:	2200      	movs	r2, #0
 801421e:	715a      	strb	r2, [r3, #5]
 8014220:	2200      	movs	r2, #0
 8014222:	719a      	strb	r2, [r3, #6]
 8014224:	2200      	movs	r2, #0
 8014226:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aNetworkName;
 8014228:	683a      	ldr	r2, [r7, #0]
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 801422e:	f001 fde7 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8014232:	f001 fdcd 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8014236:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	689b      	ldr	r3, [r3, #8]
 801423c:	b2db      	uxtb	r3, r3
}
 801423e:	4618      	mov	r0, r3
 8014240:	3710      	adds	r7, #16
 8014242:	46bd      	mov	sp, r7
 8014244:	bd80      	pop	{r7, pc}

08014246 <otThreadGetDeviceRole>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

OTAPI otDeviceRole OTCALL otThreadGetDeviceRole(otInstance *aInstance)
{
 8014246:	b580      	push	{r7, lr}
 8014248:	b084      	sub	sp, #16
 801424a:	af00      	add	r7, sp, #0
 801424c:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 801424e:	f001 fe15 	bl	8015e7c <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8014252:	f001 fdb1 	bl	8015db8 <THREAD_Get_OTCmdPayloadBuffer>
 8014256:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_DEVICE_ROLE;
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	2200      	movs	r2, #0
 801425c:	f042 025e 	orr.w	r2, r2, #94	; 0x5e
 8014260:	701a      	strb	r2, [r3, #0]
 8014262:	2200      	movs	r2, #0
 8014264:	705a      	strb	r2, [r3, #1]
 8014266:	2200      	movs	r2, #0
 8014268:	709a      	strb	r2, [r3, #2]
 801426a:	2200      	movs	r2, #0
 801426c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 801426e:	68fb      	ldr	r3, [r7, #12]
 8014270:	2200      	movs	r2, #0
 8014272:	711a      	strb	r2, [r3, #4]
 8014274:	2200      	movs	r2, #0
 8014276:	715a      	strb	r2, [r3, #5]
 8014278:	2200      	movs	r2, #0
 801427a:	719a      	strb	r2, [r3, #6]
 801427c:	2200      	movs	r2, #0
 801427e:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 8014280:	f001 fdbe 	bl	8015e00 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8014284:	f001 fda4 	bl	8015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>
 8014288:	60f8      	str	r0, [r7, #12]
  return (otDeviceRole)p_ot_req->Data[0];
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	689b      	ldr	r3, [r3, #8]
 801428e:	b2db      	uxtb	r3, r3
}
 8014290:	4618      	mov	r0, r3
 8014292:	3710      	adds	r7, #16
 8014294:	46bd      	mov	sp, r7
 8014296:	bd80      	pop	{r7, pc}

08014298 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 8014298:	b580      	push	{r7, lr}
 801429a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 801429c:	f002 f872 	bl	8016384 <HW_IPCC_Enable>

  return;
 80142a0:	bf00      	nop
}
 80142a2:	bd80      	pop	{r7, pc}

080142a4 <TL_Init>:


void TL_Init( void )
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 80142a8:	4b0f      	ldr	r3, [pc, #60]	; (80142e8 <TL_Init+0x44>)
 80142aa:	4a10      	ldr	r2, [pc, #64]	; (80142ec <TL_Init+0x48>)
 80142ac:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 80142ae:	4b0e      	ldr	r3, [pc, #56]	; (80142e8 <TL_Init+0x44>)
 80142b0:	4a0f      	ldr	r2, [pc, #60]	; (80142f0 <TL_Init+0x4c>)
 80142b2:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 80142b4:	4b0c      	ldr	r3, [pc, #48]	; (80142e8 <TL_Init+0x44>)
 80142b6:	4a0f      	ldr	r2, [pc, #60]	; (80142f4 <TL_Init+0x50>)
 80142b8:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 80142ba:	4b0b      	ldr	r3, [pc, #44]	; (80142e8 <TL_Init+0x44>)
 80142bc:	4a0e      	ldr	r2, [pc, #56]	; (80142f8 <TL_Init+0x54>)
 80142be:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_sys_table = &TL_SysTable;
 80142c0:	4b09      	ldr	r3, [pc, #36]	; (80142e8 <TL_Init+0x44>)
 80142c2:	4a0e      	ldr	r2, [pc, #56]	; (80142fc <TL_Init+0x58>)
 80142c4:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 80142c6:	4b08      	ldr	r3, [pc, #32]	; (80142e8 <TL_Init+0x44>)
 80142c8:	4a0d      	ldr	r2, [pc, #52]	; (8014300 <TL_Init+0x5c>)
 80142ca:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 80142cc:	4b06      	ldr	r3, [pc, #24]	; (80142e8 <TL_Init+0x44>)
 80142ce:	4a0d      	ldr	r2, [pc, #52]	; (8014304 <TL_Init+0x60>)
 80142d0:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 80142d2:	4b05      	ldr	r3, [pc, #20]	; (80142e8 <TL_Init+0x44>)
 80142d4:	4a0c      	ldr	r2, [pc, #48]	; (8014308 <TL_Init+0x64>)
 80142d6:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 80142d8:	4b03      	ldr	r3, [pc, #12]	; (80142e8 <TL_Init+0x44>)
 80142da:	4a0c      	ldr	r2, [pc, #48]	; (801430c <TL_Init+0x68>)
 80142dc:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 80142de:	f002 f861 	bl	80163a4 <HW_IPCC_Init>

  return;
 80142e2:	bf00      	nop
}
 80142e4:	bd80      	pop	{r7, pc}
 80142e6:	bf00      	nop
 80142e8:	20030000 	.word	0x20030000
 80142ec:	20030024 	.word	0x20030024
 80142f0:	20030044 	.word	0x20030044
 80142f4:	20030054 	.word	0x20030054
 80142f8:	20030060 	.word	0x20030060
 80142fc:	20030068 	.word	0x20030068
 8014300:	20030070 	.word	0x20030070
 8014304:	2003008c 	.word	0x2003008c
 8014308:	20030090 	.word	0x20030090
 801430c:	2003009c 	.word	0x2003009c

08014310 <HW_IPCC_BLE_RxEvtNot>:

  return 0;
}

void HW_IPCC_BLE_RxEvtNot(void)
{
 8014310:	b580      	push	{r7, lr}
 8014312:	b082      	sub	sp, #8
 8014314:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8014316:	e009      	b.n	801432c <HW_IPCC_BLE_RxEvtNot+0x1c>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8014318:	1d3b      	adds	r3, r7, #4
 801431a:	4619      	mov	r1, r3
 801431c:	4808      	ldr	r0, [pc, #32]	; (8014340 <HW_IPCC_BLE_RxEvtNot+0x30>)
 801431e:	f7ff fe90 	bl	8014042 <LST_remove_head>

    BLE_IoBusEvtCallBackFunction(phcievt);
 8014322:	4b08      	ldr	r3, [pc, #32]	; (8014344 <HW_IPCC_BLE_RxEvtNot+0x34>)
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	687a      	ldr	r2, [r7, #4]
 8014328:	4610      	mov	r0, r2
 801432a:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 801432c:	4804      	ldr	r0, [pc, #16]	; (8014340 <HW_IPCC_BLE_RxEvtNot+0x30>)
 801432e:	f7ff fe01 	bl	8013f34 <LST_is_empty>
 8014332:	4603      	mov	r3, r0
 8014334:	2b00      	cmp	r3, #0
 8014336:	d0ef      	beq.n	8014318 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8014338:	bf00      	nop
}
 801433a:	3708      	adds	r7, #8
 801433c:	46bd      	mov	sp, r7
 801433e:	bd80      	pop	{r7, pc}
 8014340:	20030828 	.word	0x20030828
 8014344:	200274f8 	.word	0x200274f8

08014348 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8014348:	b580      	push	{r7, lr}
 801434a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 801434c:	4b02      	ldr	r3, [pc, #8]	; (8014358 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 801434e:	681b      	ldr	r3, [r3, #0]
 8014350:	4798      	blx	r3

  return;
 8014352:	bf00      	nop
}
 8014354:	bd80      	pop	{r7, pc}
 8014356:	bf00      	nop
 8014358:	200274fc 	.word	0x200274fc

0801435c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 801435c:	b580      	push	{r7, lr}
 801435e:	b084      	sub	sp, #16
 8014360:	af00      	add	r7, sp, #0
 8014362:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8014368:	480d      	ldr	r0, [pc, #52]	; (80143a0 <TL_SYS_Init+0x44>)
 801436a:	f7ff fdd3 	bl	8013f14 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 801436e:	4b0d      	ldr	r3, [pc, #52]	; (80143a4 <TL_SYS_Init+0x48>)
 8014370:	68db      	ldr	r3, [r3, #12]
 8014372:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8014374:	68fb      	ldr	r3, [r7, #12]
 8014376:	689a      	ldr	r2, [r3, #8]
 8014378:	68bb      	ldr	r3, [r7, #8]
 801437a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 801437c:	68bb      	ldr	r3, [r7, #8]
 801437e:	4a08      	ldr	r2, [pc, #32]	; (80143a0 <TL_SYS_Init+0x44>)
 8014380:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8014382:	f002 f83d 	bl	8016400 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8014386:	68fb      	ldr	r3, [r7, #12]
 8014388:	681b      	ldr	r3, [r3, #0]
 801438a:	4a07      	ldr	r2, [pc, #28]	; (80143a8 <TL_SYS_Init+0x4c>)
 801438c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	685b      	ldr	r3, [r3, #4]
 8014392:	4a06      	ldr	r2, [pc, #24]	; (80143ac <TL_SYS_Init+0x50>)
 8014394:	6013      	str	r3, [r2, #0]

  return 0;
 8014396:	2300      	movs	r3, #0
}
 8014398:	4618      	mov	r0, r3
 801439a:	3710      	adds	r7, #16
 801439c:	46bd      	mov	sp, r7
 801439e:	bd80      	pop	{r7, pc}
 80143a0:	20030830 	.word	0x20030830
 80143a4:	20030000 	.word	0x20030000
 80143a8:	20027500 	.word	0x20027500
 80143ac:	20027504 	.word	0x20027504

080143b0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 80143b0:	b580      	push	{r7, lr}
 80143b2:	b082      	sub	sp, #8
 80143b4:	af00      	add	r7, sp, #0
 80143b6:	6078      	str	r0, [r7, #4]
 80143b8:	460b      	mov	r3, r1
 80143ba:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80143bc:	4b05      	ldr	r3, [pc, #20]	; (80143d4 <TL_SYS_SendCmd+0x24>)
 80143be:	68db      	ldr	r3, [r3, #12]
 80143c0:	681b      	ldr	r3, [r3, #0]
 80143c2:	2210      	movs	r2, #16
 80143c4:	721a      	strb	r2, [r3, #8]

  HW_IPCC_SYS_SendCmd();
 80143c6:	f002 f825 	bl	8016414 <HW_IPCC_SYS_SendCmd>

  return 0;
 80143ca:	2300      	movs	r3, #0
}
 80143cc:	4618      	mov	r0, r3
 80143ce:	3708      	adds	r7, #8
 80143d0:	46bd      	mov	sp, r7
 80143d2:	bd80      	pop	{r7, pc}
 80143d4:	20030000 	.word	0x20030000

080143d8 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 80143d8:	b580      	push	{r7, lr}
 80143da:	af00      	add	r7, sp, #0
  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 80143dc:	4b04      	ldr	r3, [pc, #16]	; (80143f0 <HW_IPCC_SYS_CmdEvtNot+0x18>)
 80143de:	681b      	ldr	r3, [r3, #0]
 80143e0:	4a04      	ldr	r2, [pc, #16]	; (80143f4 <HW_IPCC_SYS_CmdEvtNot+0x1c>)
 80143e2:	68d2      	ldr	r2, [r2, #12]
 80143e4:	6812      	ldr	r2, [r2, #0]
 80143e6:	4610      	mov	r0, r2
 80143e8:	4798      	blx	r3

  return;
 80143ea:	bf00      	nop
}
 80143ec:	bd80      	pop	{r7, pc}
 80143ee:	bf00      	nop
 80143f0:	20027500 	.word	0x20027500
 80143f4:	20030000 	.word	0x20030000

080143f8 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 80143f8:	b580      	push	{r7, lr}
 80143fa:	b082      	sub	sp, #8
 80143fc:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 80143fe:	e009      	b.n	8014414 <HW_IPCC_SYS_EvtNot+0x1c>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8014400:	1d3b      	adds	r3, r7, #4
 8014402:	4619      	mov	r1, r3
 8014404:	4808      	ldr	r0, [pc, #32]	; (8014428 <HW_IPCC_SYS_EvtNot+0x30>)
 8014406:	f7ff fe1c 	bl	8014042 <LST_remove_head>
    SYS_EVT_IoBusCallBackFunction( p_evt );
 801440a:	4b08      	ldr	r3, [pc, #32]	; (801442c <HW_IPCC_SYS_EvtNot+0x34>)
 801440c:	681b      	ldr	r3, [r3, #0]
 801440e:	687a      	ldr	r2, [r7, #4]
 8014410:	4610      	mov	r0, r2
 8014412:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8014414:	4804      	ldr	r0, [pc, #16]	; (8014428 <HW_IPCC_SYS_EvtNot+0x30>)
 8014416:	f7ff fd8d 	bl	8013f34 <LST_is_empty>
 801441a:	4603      	mov	r3, r0
 801441c:	2b00      	cmp	r3, #0
 801441e:	d0ef      	beq.n	8014400 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8014420:	bf00      	nop
}
 8014422:	3708      	adds	r7, #8
 8014424:	46bd      	mov	sp, r7
 8014426:	bd80      	pop	{r7, pc}
 8014428:	20030830 	.word	0x20030830
 801442c:	20027504 	.word	0x20027504

08014430 <TL_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void TL_THREAD_Init( TL_TH_Config_t *p_Config )
{
 8014430:	b580      	push	{r7, lr}
 8014432:	b084      	sub	sp, #16
 8014434:	af00      	add	r7, sp, #0
 8014436:	6078      	str	r0, [r7, #4]
  MB_ThreadTable_t  * p_thread_table;

  p_thread_table = TL_RefTable.p_thread_table;
 8014438:	4b0a      	ldr	r3, [pc, #40]	; (8014464 <TL_THREAD_Init+0x34>)
 801443a:	689b      	ldr	r3, [r3, #8]
 801443c:	60fb      	str	r3, [r7, #12]

  p_thread_table->clicmdrsp_buffer = p_Config->p_ThreadCliRspBuffer;
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	685a      	ldr	r2, [r3, #4]
 8014442:	68fb      	ldr	r3, [r7, #12]
 8014444:	605a      	str	r2, [r3, #4]
  p_thread_table->otcmdrsp_buffer = p_Config->p_ThreadOtCmdRspBuffer;
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	681a      	ldr	r2, [r3, #0]
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	609a      	str	r2, [r3, #8]
  p_thread_table->notack_buffer = p_Config->p_ThreadNotAckBuffer;
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	689a      	ldr	r2, [r3, #8]
 8014452:	68fb      	ldr	r3, [r7, #12]
 8014454:	601a      	str	r2, [r3, #0]

  HW_IPCC_THREAD_Init();
 8014456:	f002 f803 	bl	8016460 <HW_IPCC_THREAD_Init>

  return;
 801445a:	bf00      	nop
}
 801445c:	3710      	adds	r7, #16
 801445e:	46bd      	mov	sp, r7
 8014460:	bd80      	pop	{r7, pc}
 8014462:	bf00      	nop
 8014464:	20030000 	.word	0x20030000

08014468 <TL_OT_SendCmd>:

void TL_OT_SendCmd( void )
{
 8014468:	b580      	push	{r7, lr}
 801446a:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->otcmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 801446c:	4b04      	ldr	r3, [pc, #16]	; (8014480 <TL_OT_SendCmd+0x18>)
 801446e:	689b      	ldr	r3, [r3, #8]
 8014470:	689b      	ldr	r3, [r3, #8]
 8014472:	2208      	movs	r2, #8
 8014474:	721a      	strb	r2, [r3, #8]

  HW_IPCC_OT_SendCmd();
 8014476:	f002 f801 	bl	801647c <HW_IPCC_OT_SendCmd>

  return;
 801447a:	bf00      	nop
}
 801447c:	bd80      	pop	{r7, pc}
 801447e:	bf00      	nop
 8014480:	20030000 	.word	0x20030000

08014484 <TL_CLI_SendCmd>:

void TL_CLI_SendCmd( void )
{
 8014484:	b580      	push	{r7, lr}
 8014486:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->clicmdrsp_buffer))->cmdserial.type = TL_CLICMD_PKT_TYPE;
 8014488:	4b04      	ldr	r3, [pc, #16]	; (801449c <TL_CLI_SendCmd+0x18>)
 801448a:	689b      	ldr	r3, [r3, #8]
 801448c:	685b      	ldr	r3, [r3, #4]
 801448e:	220a      	movs	r2, #10
 8014490:	721a      	strb	r2, [r3, #8]

  HW_IPCC_CLI_SendCmd();
 8014492:	f002 f801 	bl	8016498 <HW_IPCC_CLI_SendCmd>

  return;
 8014496:	bf00      	nop
}
 8014498:	bd80      	pop	{r7, pc}
 801449a:	bf00      	nop
 801449c:	20030000 	.word	0x20030000

080144a0 <TL_THREAD_SendAck>:

void TL_THREAD_SendAck ( void )
{
 80144a0:	b580      	push	{r7, lr}
 80144a2:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 80144a4:	4b04      	ldr	r3, [pc, #16]	; (80144b8 <TL_THREAD_SendAck+0x18>)
 80144a6:	689b      	ldr	r3, [r3, #8]
 80144a8:	681b      	ldr	r3, [r3, #0]
 80144aa:	220d      	movs	r2, #13
 80144ac:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_SendAck();
 80144ae:	f001 fffd 	bl	80164ac <HW_IPCC_THREAD_SendAck>

  return;
 80144b2:	bf00      	nop
}
 80144b4:	bd80      	pop	{r7, pc}
 80144b6:	bf00      	nop
 80144b8:	20030000 	.word	0x20030000

080144bc <TL_THREAD_CliSendAck>:

void TL_THREAD_CliSendAck ( void )
{
 80144bc:	b580      	push	{r7, lr}
 80144be:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 80144c0:	4b04      	ldr	r3, [pc, #16]	; (80144d4 <TL_THREAD_CliSendAck+0x18>)
 80144c2:	689b      	ldr	r3, [r3, #8]
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	220d      	movs	r2, #13
 80144c8:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_CliSendAck();
 80144ca:	f001 fffd 	bl	80164c8 <HW_IPCC_THREAD_CliSendAck>

  return;
 80144ce:	bf00      	nop
}
 80144d0:	bd80      	pop	{r7, pc}
 80144d2:	bf00      	nop
 80144d4:	20030000 	.word	0x20030000

080144d8 <HW_IPCC_OT_CmdEvtNot>:

void HW_IPCC_OT_CmdEvtNot(void)
{
 80144d8:	b580      	push	{r7, lr}
 80144da:	af00      	add	r7, sp, #0
  TL_OT_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->otcmdrsp_buffer) );
 80144dc:	4b03      	ldr	r3, [pc, #12]	; (80144ec <HW_IPCC_OT_CmdEvtNot+0x14>)
 80144de:	689b      	ldr	r3, [r3, #8]
 80144e0:	689b      	ldr	r3, [r3, #8]
 80144e2:	4618      	mov	r0, r3
 80144e4:	f001 fcb0 	bl	8015e48 <TL_OT_CmdEvtReceived>

  return;
 80144e8:	bf00      	nop
}
 80144ea:	bd80      	pop	{r7, pc}
 80144ec:	20030000 	.word	0x20030000

080144f0 <HW_IPCC_THREAD_EvtNot>:

void HW_IPCC_THREAD_EvtNot( void )
{
 80144f0:	b580      	push	{r7, lr}
 80144f2:	af00      	add	r7, sp, #0
  TL_THREAD_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->notack_buffer) );
 80144f4:	4b03      	ldr	r3, [pc, #12]	; (8014504 <HW_IPCC_THREAD_EvtNot+0x14>)
 80144f6:	689b      	ldr	r3, [r3, #8]
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	4618      	mov	r0, r3
 80144fc:	f001 fcae 	bl	8015e5c <TL_THREAD_NotReceived>

  return;
 8014500:	bf00      	nop
}
 8014502:	bd80      	pop	{r7, pc}
 8014504:	20030000 	.word	0x20030000

08014508 <HW_IPCC_THREAD_CliEvtNot>:

void HW_IPCC_THREAD_CliEvtNot( void )
{
 8014508:	b580      	push	{r7, lr}
 801450a:	af00      	add	r7, sp, #0
  TL_THREAD_CliNotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->clicmdrsp_buffer) );
 801450c:	4b03      	ldr	r3, [pc, #12]	; (801451c <HW_IPCC_THREAD_CliEvtNot+0x14>)
 801450e:	689b      	ldr	r3, [r3, #8]
 8014510:	685b      	ldr	r3, [r3, #4]
 8014512:	4618      	mov	r0, r3
 8014514:	f001 fd50 	bl	8015fb8 <TL_THREAD_CliNotReceived>

  return;
 8014518:	bf00      	nop
}
 801451a:	bd80      	pop	{r7, pc}
 801451c:	20030000 	.word	0x20030000

08014520 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8014520:	b580      	push	{r7, lr}
 8014522:	b082      	sub	sp, #8
 8014524:	af00      	add	r7, sp, #0
 8014526:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8014528:	4817      	ldr	r0, [pc, #92]	; (8014588 <TL_MM_Init+0x68>)
 801452a:	f7ff fcf3 	bl	8013f14 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 801452e:	4817      	ldr	r0, [pc, #92]	; (801458c <TL_MM_Init+0x6c>)
 8014530:	f7ff fcf0 	bl	8013f14 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8014534:	4b16      	ldr	r3, [pc, #88]	; (8014590 <TL_MM_Init+0x70>)
 8014536:	691b      	ldr	r3, [r3, #16]
 8014538:	4a16      	ldr	r2, [pc, #88]	; (8014594 <TL_MM_Init+0x74>)
 801453a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 801453c:	4b15      	ldr	r3, [pc, #84]	; (8014594 <TL_MM_Init+0x74>)
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	687a      	ldr	r2, [r7, #4]
 8014542:	6892      	ldr	r2, [r2, #8]
 8014544:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8014546:	4b13      	ldr	r3, [pc, #76]	; (8014594 <TL_MM_Init+0x74>)
 8014548:	681b      	ldr	r3, [r3, #0]
 801454a:	687a      	ldr	r2, [r7, #4]
 801454c:	68d2      	ldr	r2, [r2, #12]
 801454e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8014550:	4b10      	ldr	r3, [pc, #64]	; (8014594 <TL_MM_Init+0x74>)
 8014552:	681b      	ldr	r3, [r3, #0]
 8014554:	4a0c      	ldr	r2, [pc, #48]	; (8014588 <TL_MM_Init+0x68>)
 8014556:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8014558:	4b0e      	ldr	r3, [pc, #56]	; (8014594 <TL_MM_Init+0x74>)
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	687a      	ldr	r2, [r7, #4]
 801455e:	6812      	ldr	r2, [r2, #0]
 8014560:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8014562:	4b0c      	ldr	r3, [pc, #48]	; (8014594 <TL_MM_Init+0x74>)
 8014564:	681b      	ldr	r3, [r3, #0]
 8014566:	687a      	ldr	r2, [r7, #4]
 8014568:	6852      	ldr	r2, [r2, #4]
 801456a:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 801456c:	4b09      	ldr	r3, [pc, #36]	; (8014594 <TL_MM_Init+0x74>)
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	687a      	ldr	r2, [r7, #4]
 8014572:	6912      	ldr	r2, [r2, #16]
 8014574:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8014576:	4b07      	ldr	r3, [pc, #28]	; (8014594 <TL_MM_Init+0x74>)
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	687a      	ldr	r2, [r7, #4]
 801457c:	6952      	ldr	r2, [r2, #20]
 801457e:	619a      	str	r2, [r3, #24]

  return;
 8014580:	bf00      	nop
}
 8014582:	3708      	adds	r7, #8
 8014584:	46bd      	mov	sp, r7
 8014586:	bd80      	pop	{r7, pc}
 8014588:	200300a8 	.word	0x200300a8
 801458c:	200274f0 	.word	0x200274f0
 8014590:	20030000 	.word	0x20030000
 8014594:	20027508 	.word	0x20027508

08014598 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8014598:	b580      	push	{r7, lr}
 801459a:	b082      	sub	sp, #8
 801459c:	af00      	add	r7, sp, #0
 801459e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 80145a0:	6879      	ldr	r1, [r7, #4]
 80145a2:	4805      	ldr	r0, [pc, #20]	; (80145b8 <TL_MM_EvtDone+0x20>)
 80145a4:	f7ff fd0a 	bl	8013fbc <LST_insert_tail>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 80145a8:	4804      	ldr	r0, [pc, #16]	; (80145bc <TL_MM_EvtDone+0x24>)
 80145aa:	f001 ffbf 	bl	801652c <HW_IPCC_MM_SendFreeBuf>

  return;
 80145ae:	bf00      	nop
}
 80145b0:	3708      	adds	r7, #8
 80145b2:	46bd      	mov	sp, r7
 80145b4:	bd80      	pop	{r7, pc}
 80145b6:	bf00      	nop
 80145b8:	200274f0 	.word	0x200274f0
 80145bc:	080145c1 	.word	0x080145c1

080145c0 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 80145c0:	b580      	push	{r7, lr}
 80145c2:	b082      	sub	sp, #8
 80145c4:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 80145c6:	e00c      	b.n	80145e2 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 80145c8:	1d3b      	adds	r3, r7, #4
 80145ca:	4619      	mov	r1, r3
 80145cc:	480a      	ldr	r0, [pc, #40]	; (80145f8 <SendFreeBuf+0x38>)
 80145ce:	f7ff fd38 	bl	8014042 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 80145d2:	4b0a      	ldr	r3, [pc, #40]	; (80145fc <SendFreeBuf+0x3c>)
 80145d4:	691b      	ldr	r3, [r3, #16]
 80145d6:	691b      	ldr	r3, [r3, #16]
 80145d8:	687a      	ldr	r2, [r7, #4]
 80145da:	4611      	mov	r1, r2
 80145dc:	4618      	mov	r0, r3
 80145de:	f7ff fced 	bl	8013fbc <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 80145e2:	4805      	ldr	r0, [pc, #20]	; (80145f8 <SendFreeBuf+0x38>)
 80145e4:	f7ff fca6 	bl	8013f34 <LST_is_empty>
 80145e8:	4603      	mov	r3, r0
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d0ec      	beq.n	80145c8 <SendFreeBuf+0x8>
  }

  return;
 80145ee:	bf00      	nop
}
 80145f0:	3708      	adds	r7, #8
 80145f2:	46bd      	mov	sp, r7
 80145f4:	bd80      	pop	{r7, pc}
 80145f6:	bf00      	nop
 80145f8:	200274f0 	.word	0x200274f0
 80145fc:	20030000 	.word	0x20030000

08014600 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8014600:	b580      	push	{r7, lr}
 8014602:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8014604:	4805      	ldr	r0, [pc, #20]	; (801461c <TL_TRACES_Init+0x1c>)
 8014606:	f7ff fc85 	bl	8013f14 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 801460a:	4b05      	ldr	r3, [pc, #20]	; (8014620 <TL_TRACES_Init+0x20>)
 801460c:	695b      	ldr	r3, [r3, #20]
 801460e:	4a03      	ldr	r2, [pc, #12]	; (801461c <TL_TRACES_Init+0x1c>)
 8014610:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8014612:	f001 ffc1 	bl	8016598 <HW_IPCC_TRACES_Init>

  return;
 8014616:	bf00      	nop
}
 8014618:	bd80      	pop	{r7, pc}
 801461a:	bf00      	nop
 801461c:	200300b0 	.word	0x200300b0
 8014620:	20030000 	.word	0x20030000

08014624 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8014624:	b580      	push	{r7, lr}
 8014626:	b082      	sub	sp, #8
 8014628:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 801462a:	e008      	b.n	801463e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 801462c:	1d3b      	adds	r3, r7, #4
 801462e:	4619      	mov	r1, r3
 8014630:	4808      	ldr	r0, [pc, #32]	; (8014654 <HW_IPCC_TRACES_EvtNot+0x30>)
 8014632:	f7ff fd06 	bl	8014042 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	4618      	mov	r0, r3
 801463a:	f7ec fded 	bl	8001218 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 801463e:	4805      	ldr	r0, [pc, #20]	; (8014654 <HW_IPCC_TRACES_EvtNot+0x30>)
 8014640:	f7ff fc78 	bl	8013f34 <LST_is_empty>
 8014644:	4603      	mov	r3, r0
 8014646:	2b00      	cmp	r3, #0
 8014648:	d0f0      	beq.n	801462c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 801464a:	bf00      	nop
}
 801464c:	3708      	adds	r7, #8
 801464e:	46bd      	mov	sp, r7
 8014650:	bd80      	pop	{r7, pc}
 8014652:	bf00      	nop
 8014654:	200300b0 	.word	0x200300b0

08014658 <__NVIC_SystemReset>:
{
 8014658:	b480      	push	{r7}
 801465a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 801465c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8014660:	4b05      	ldr	r3, [pc, #20]	; (8014678 <__NVIC_SystemReset+0x20>)
 8014662:	68db      	ldr	r3, [r3, #12]
 8014664:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8014668:	4903      	ldr	r1, [pc, #12]	; (8014678 <__NVIC_SystemReset+0x20>)
 801466a:	4b04      	ldr	r3, [pc, #16]	; (801467c <__NVIC_SystemReset+0x24>)
 801466c:	4313      	orrs	r3, r2
 801466e:	60cb      	str	r3, [r1, #12]
 8014670:	f3bf 8f4f 	dsb	sy
    __NOP();
 8014674:	bf00      	nop
 8014676:	e7fd      	b.n	8014674 <__NVIC_SystemReset+0x1c>
 8014678:	e000ed00 	.word	0xe000ed00
 801467c:	05fa0004 	.word	0x05fa0004

08014680 <LL_FLASH_IsActiveFlag_OperationSuspended>:
  * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
{
 8014680:	b480      	push	{r7}
 8014682:	af00      	add	r7, sp, #0
  return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
 8014684:	4b07      	ldr	r3, [pc, #28]	; (80146a4 <LL_FLASH_IsActiveFlag_OperationSuspended+0x24>)
 8014686:	691b      	ldr	r3, [r3, #16]
 8014688:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801468c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8014690:	d101      	bne.n	8014696 <LL_FLASH_IsActiveFlag_OperationSuspended+0x16>
 8014692:	2301      	movs	r3, #1
 8014694:	e000      	b.n	8014698 <LL_FLASH_IsActiveFlag_OperationSuspended+0x18>
 8014696:	2300      	movs	r3, #0
}
 8014698:	4618      	mov	r0, r3
 801469a:	46bd      	mov	sp, r7
 801469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146a0:	4770      	bx	lr
 80146a2:	bf00      	nop
 80146a4:	58004000 	.word	0x58004000

080146a8 <LL_HSEM_1StepLock>:
  * @param  HSEMx HSEM Instance.
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @retval 1 lock fail, 0 lock successful or already locked by same core
  */
__STATIC_INLINE uint32_t LL_HSEM_1StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
 80146a8:	b480      	push	{r7}
 80146aa:	b083      	sub	sp, #12
 80146ac:	af00      	add	r7, sp, #0
 80146ae:	6078      	str	r0, [r7, #4]
 80146b0:	6039      	str	r1, [r7, #0]
  return ((HSEMx->RLR[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL);
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	683a      	ldr	r2, [r7, #0]
 80146b6:	3220      	adds	r2, #32
 80146b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80146bc:	4a05      	ldr	r2, [pc, #20]	; (80146d4 <LL_HSEM_1StepLock+0x2c>)
 80146be:	4293      	cmp	r3, r2
 80146c0:	d001      	beq.n	80146c6 <LL_HSEM_1StepLock+0x1e>
 80146c2:	2301      	movs	r3, #1
 80146c4:	e000      	b.n	80146c8 <LL_HSEM_1StepLock+0x20>
 80146c6:	2300      	movs	r3, #0
}
 80146c8:	4618      	mov	r0, r3
 80146ca:	370c      	adds	r7, #12
 80146cc:	46bd      	mov	sp, r7
 80146ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146d2:	4770      	bx	lr
 80146d4:	80000400 	.word	0x80000400

080146d8 <LL_HSEM_ReleaseLock>:
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @param  process Process number. Value between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_HSEM_ReleaseLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process)
{
 80146d8:	b480      	push	{r7}
 80146da:	b085      	sub	sp, #20
 80146dc:	af00      	add	r7, sp, #0
 80146de:	60f8      	str	r0, [r7, #12]
 80146e0:	60b9      	str	r1, [r7, #8]
 80146e2:	607a      	str	r2, [r7, #4]
  WRITE_REG(HSEMx->R[Semaphore], (LL_HSEM_COREID | process));
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
 80146ea:	68fb      	ldr	r3, [r7, #12]
 80146ec:	68ba      	ldr	r2, [r7, #8]
 80146ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80146f2:	bf00      	nop
 80146f4:	3714      	adds	r7, #20
 80146f6:	46bd      	mov	sp, r7
 80146f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146fc:	4770      	bx	lr
	...

08014700 <APP_THREAD_Init>:
#endif
/* USER CODE END PV */

/* Functions Definition ------------------------------------------------------*/

void APP_THREAD_Init(void) {
 8014700:	b580      	push	{r7, lr}
 8014702:	b082      	sub	sp, #8
 8014704:	af00      	add	r7, sp, #0
#ifdef OTA_ENABLED
	  /**
	   * This is a safe clear in case the engi bytes are not all written
	   * The error flag should be cleared before moving forward
	   */
	  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8014706:	4b15      	ldr	r3, [pc, #84]	; (801475c <APP_THREAD_Init+0x5c>)
 8014708:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801470c:	611a      	str	r2, [r3, #16]

	  APP_DBG("Delete_Sectors");
 801470e:	4a14      	ldr	r2, [pc, #80]	; (8014760 <APP_THREAD_Init+0x60>)
 8014710:	2101      	movs	r1, #1
 8014712:	2000      	movs	r0, #0
 8014714:	f7f0 fe86 	bl	8005424 <logApplication>
	  Delete_Sectors();
 8014718:	f000 faea 	bl	8014cf0 <Delete_Sectors>
	/* USER CODE END APP_THREAD_INIT_1 */

	SHCI_CmdStatus_t ThreadInitStatus;

	/* Check the compatibility with the Coprocessor Wireless Firmware loaded */
	APP_THREAD_CheckWirelessFirmwareInfo();
 801471c:	f000 fa50 	bl	8014bc0 <APP_THREAD_CheckWirelessFirmwareInfo>
#if (CFG_USB_INTERFACE_ENABLE != 0)
  VCP_Init(&VcpTxBuffer[0], &VcpRxBuffer[0]);
#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */

	/* Register cmdbuffer */
	APP_THREAD_RegisterCmdBuffer(&ThreadOtCmdBuffer);
 8014720:	4810      	ldr	r0, [pc, #64]	; (8014764 <APP_THREAD_Init+0x64>)
 8014722:	f001 fb39 	bl	8015d98 <APP_THREAD_RegisterCmdBuffer>

	/**
	 * Do not allow standby in the application
	 */
	UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 8014726:	2101      	movs	r1, #1
 8014728:	2002      	movs	r0, #2
 801472a:	f001 ff5d 	bl	80165e8 <UTIL_LPM_SetOffMode>

	/* Init config buffer and call TL_THREAD_Init */
	APP_THREAD_TL_THREAD_INIT();
 801472e:	f001 fc2b 	bl	8015f88 <APP_THREAD_TL_THREAD_INIT>

	/* Configure UART for sending CLI command from M4 */
	APP_THREAD_Init_UART_CLI();
 8014732:	f001 fc17 	bl	8015f64 <APP_THREAD_Init_UART_CLI>

	/* Send Thread start system cmd to M0 */
	ThreadInitStatus = SHCI_C2_THREAD_Init();
 8014736:	f7ff fa03 	bl	8013b40 <SHCI_C2_THREAD_Init>
 801473a:	4603      	mov	r3, r0
 801473c:	71fb      	strb	r3, [r7, #7]
	/* USER CODE BEGIN APP_THREAD_INIT_TIMER */

	/* USER CODE END APP_THREAD_INIT_TIMER */

	/* Create the different FreeRTOS tasks requested to run this Thread application*/
	OsTaskMsgM0ToM4Id = osThreadNew(APP_THREAD_FreeRTOSProcessMsgM0ToM4Task, NULL, &ThreadMsgM0ToM4Process_attr);
 801473e:	4a0a      	ldr	r2, [pc, #40]	; (8014768 <APP_THREAD_Init+0x68>)
 8014740:	2100      	movs	r1, #0
 8014742:	480a      	ldr	r0, [pc, #40]	; (801476c <APP_THREAD_Init+0x6c>)
 8014744:	f7f9 fe34 	bl	800e3b0 <osThreadNew>
 8014748:	4602      	mov	r2, r0
 801474a:	4b09      	ldr	r3, [pc, #36]	; (8014770 <APP_THREAD_Init+0x70>)
 801474c:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN APP_THREAD_INIT_FREERTOS */

	/* USER CODE END APP_THREAD_INIT_FREERTOS */

	/* Configure the Thread device at start */
	APP_THREAD_DeviceConfig();
 801474e:	f000 f897 	bl	8014880 <APP_THREAD_DeviceConfig>

	/* USER CODE BEGIN APP_THREAD_INIT_2 */

	/* USER CODE END APP_THREAD_INIT_2 */
}
 8014752:	bf00      	nop
 8014754:	3708      	adds	r7, #8
 8014756:	46bd      	mov	sp, r7
 8014758:	bd80      	pop	{r7, pc}
 801475a:	bf00      	nop
 801475c:	58004000 	.word	0x58004000
 8014760:	080180c0 	.word	0x080180c0
 8014764:	20030838 	.word	0x20030838
 8014768:	08018c7c 	.word	0x08018c7c
 801476c:	08014c7d 	.word	0x08014c7d
 8014770:	20027620 	.word	0x20027620

08014774 <APP_THREAD_Error>:
 * @brief  Trace the error or the warning reported.
 * @param  ErrId :
 * @param  ErrCode
 * @retval None
 */
void APP_THREAD_Error(uint32_t ErrId, uint32_t ErrCode) {
 8014774:	b580      	push	{r7, lr}
 8014776:	b082      	sub	sp, #8
 8014778:	af00      	add	r7, sp, #0
 801477a:	6078      	str	r0, [r7, #4]
 801477c:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN APP_THREAD_Error_1 */

	/* USER CODE END APP_THREAD_Error_1 */
	switch (ErrId) {
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	2b1a      	cmp	r3, #26
 8014782:	d861      	bhi.n	8014848 <APP_THREAD_Error+0xd4>
 8014784:	a201      	add	r2, pc, #4	; (adr r2, 801478c <APP_THREAD_Error+0x18>)
 8014786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801478a:	bf00      	nop
 801478c:	080147f9 	.word	0x080147f9
 8014790:	08014803 	.word	0x08014803
 8014794:	0801480d 	.word	0x0801480d
 8014798:	08014817 	.word	0x08014817
 801479c:	08014821 	.word	0x08014821
 80147a0:	0801482b 	.word	0x0801482b
 80147a4:	08014835 	.word	0x08014835
 80147a8:	08014849 	.word	0x08014849
 80147ac:	08014849 	.word	0x08014849
 80147b0:	08014849 	.word	0x08014849
 80147b4:	08014849 	.word	0x08014849
 80147b8:	08014849 	.word	0x08014849
 80147bc:	08014849 	.word	0x08014849
 80147c0:	08014849 	.word	0x08014849
 80147c4:	08014849 	.word	0x08014849
 80147c8:	08014849 	.word	0x08014849
 80147cc:	08014849 	.word	0x08014849
 80147d0:	08014849 	.word	0x08014849
 80147d4:	08014849 	.word	0x08014849
 80147d8:	08014849 	.word	0x08014849
 80147dc:	08014849 	.word	0x08014849
 80147e0:	08014849 	.word	0x08014849
 80147e4:	08014849 	.word	0x08014849
 80147e8:	08014849 	.word	0x08014849
 80147ec:	08014849 	.word	0x08014849
 80147f0:	08014849 	.word	0x08014849
 80147f4:	0801483f 	.word	0x0801483f
	case ERR_REC_MULTI_MSG_FROM_M0:
		APP_THREAD_TraceError("ERROR : ERR_REC_MULTI_MSG_FROM_M0 ", ErrCode);
 80147f8:	6839      	ldr	r1, [r7, #0]
 80147fa:	4818      	ldr	r0, [pc, #96]	; (801485c <APP_THREAD_Error+0xe8>)
 80147fc:	f000 f9d4 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 8014800:	e027      	b.n	8014852 <APP_THREAD_Error+0xde>
	case ERR_THREAD_SET_STATE_CB:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_STATE_CB ", ErrCode);
 8014802:	6839      	ldr	r1, [r7, #0]
 8014804:	4816      	ldr	r0, [pc, #88]	; (8014860 <APP_THREAD_Error+0xec>)
 8014806:	f000 f9cf 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 801480a:	e022      	b.n	8014852 <APP_THREAD_Error+0xde>
	case ERR_THREAD_SET_CHANNEL:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_CHANNEL ", ErrCode);
 801480c:	6839      	ldr	r1, [r7, #0]
 801480e:	4815      	ldr	r0, [pc, #84]	; (8014864 <APP_THREAD_Error+0xf0>)
 8014810:	f000 f9ca 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 8014814:	e01d      	b.n	8014852 <APP_THREAD_Error+0xde>
	case ERR_THREAD_SET_PANID:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_PANID ", ErrCode);
 8014816:	6839      	ldr	r1, [r7, #0]
 8014818:	4813      	ldr	r0, [pc, #76]	; (8014868 <APP_THREAD_Error+0xf4>)
 801481a:	f000 f9c5 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 801481e:	e018      	b.n	8014852 <APP_THREAD_Error+0xde>
	case ERR_THREAD_IPV6_ENABLE:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_IPV6_ENABLE ", ErrCode);
 8014820:	6839      	ldr	r1, [r7, #0]
 8014822:	4812      	ldr	r0, [pc, #72]	; (801486c <APP_THREAD_Error+0xf8>)
 8014824:	f000 f9c0 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 8014828:	e013      	b.n	8014852 <APP_THREAD_Error+0xde>
	case ERR_THREAD_START:
		APP_THREAD_TraceError("ERROR: ERR_THREAD_START ", ErrCode);
 801482a:	6839      	ldr	r1, [r7, #0]
 801482c:	4810      	ldr	r0, [pc, #64]	; (8014870 <APP_THREAD_Error+0xfc>)
 801482e:	f000 f9bb 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 8014832:	e00e      	b.n	8014852 <APP_THREAD_Error+0xde>
	case ERR_THREAD_ERASE_PERSISTENT_INFO:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_ERASE_PERSISTENT_INFO ", ErrCode);
 8014834:	6839      	ldr	r1, [r7, #0]
 8014836:	480f      	ldr	r0, [pc, #60]	; (8014874 <APP_THREAD_Error+0x100>)
 8014838:	f000 f9b6 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 801483c:	e009      	b.n	8014852 <APP_THREAD_Error+0xde>
	case ERR_THREAD_CHECK_WIRELESS:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_CHECK_WIRELESS ", ErrCode);
 801483e:	6839      	ldr	r1, [r7, #0]
 8014840:	480d      	ldr	r0, [pc, #52]	; (8014878 <APP_THREAD_Error+0x104>)
 8014842:	f000 f9b1 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 8014846:	e004      	b.n	8014852 <APP_THREAD_Error+0xde>
		/* USER CODE BEGIN APP_THREAD_Error_2 */

		/* USER CODE END APP_THREAD_Error_2 */
	default:
		APP_THREAD_TraceError("ERROR Unknown ", 0);
 8014848:	2100      	movs	r1, #0
 801484a:	480c      	ldr	r0, [pc, #48]	; (801487c <APP_THREAD_Error+0x108>)
 801484c:	f000 f9ac 	bl	8014ba8 <APP_THREAD_TraceError>
		break;
 8014850:	bf00      	nop
	}
}
 8014852:	bf00      	nop
 8014854:	3708      	adds	r7, #8
 8014856:	46bd      	mov	sp, r7
 8014858:	bd80      	pop	{r7, pc}
 801485a:	bf00      	nop
 801485c:	080180d0 	.word	0x080180d0
 8014860:	080180f4 	.word	0x080180f4
 8014864:	08018118 	.word	0x08018118
 8014868:	08018138 	.word	0x08018138
 801486c:	08018158 	.word	0x08018158
 8014870:	08018178 	.word	0x08018178
 8014874:	08018194 	.word	0x08018194
 8014878:	080181c0 	.word	0x080181c0
 801487c:	080181e4 	.word	0x080181e4

08014880 <APP_THREAD_DeviceConfig>:
/**
 * @brief Thread initialization.
 * @param  None
 * @retval None
 */
static void APP_THREAD_DeviceConfig(void) {
 8014880:	b590      	push	{r4, r7, lr}
 8014882:	b083      	sub	sp, #12
 8014884:	af00      	add	r7, sp, #0
	otError error;
	error = otInstanceErasePersistentInfo(NULL);
 8014886:	2000      	movs	r0, #0
 8014888:	f7fe fd4a 	bl	8013320 <otInstanceErasePersistentInfo>
 801488c:	4603      	mov	r3, r0
 801488e:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 8014890:	79fb      	ldrb	r3, [r7, #7]
 8014892:	2b00      	cmp	r3, #0
 8014894:	d004      	beq.n	80148a0 <APP_THREAD_DeviceConfig+0x20>
		APP_THREAD_Error(ERR_THREAD_ERASE_PERSISTENT_INFO, error);
 8014896:	79fb      	ldrb	r3, [r7, #7]
 8014898:	4619      	mov	r1, r3
 801489a:	2006      	movs	r0, #6
 801489c:	f7ff ff6a 	bl	8014774 <APP_THREAD_Error>
	}
	otInstanceFinalize(NULL);
 80148a0:	2000      	movs	r0, #0
 80148a2:	f7fe fce0 	bl	8013266 <otInstanceFinalize>
	otInstanceInitSingle();
 80148a6:	f7fe fcb7 	bl	8013218 <otInstanceInitSingle>
	error = otSetStateChangedCallback(NULL, APP_THREAD_StateNotif, NULL);
 80148aa:	2200      	movs	r2, #0
 80148ac:	4981      	ldr	r1, [pc, #516]	; (8014ab4 <APP_THREAD_DeviceConfig+0x234>)
 80148ae:	2000      	movs	r0, #0
 80148b0:	f7fe fd00 	bl	80132b4 <otSetStateChangedCallback>
 80148b4:	4603      	mov	r3, r0
 80148b6:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 80148b8:	79fb      	ldrb	r3, [r7, #7]
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d004      	beq.n	80148c8 <APP_THREAD_DeviceConfig+0x48>
		APP_THREAD_Error(ERR_THREAD_SET_STATE_CB, error);
 80148be:	79fb      	ldrb	r3, [r7, #7]
 80148c0:	4619      	mov	r1, r3
 80148c2:	2001      	movs	r0, #1
 80148c4:	f7ff ff56 	bl	8014774 <APP_THREAD_Error>
	}
	error = otLinkSetChannel(NULL, C_CHANNEL_NB);
 80148c8:	2117      	movs	r1, #23
 80148ca:	2000      	movs	r0, #0
 80148cc:	f7fe fde9 	bl	80134a2 <otLinkSetChannel>
 80148d0:	4603      	mov	r3, r0
 80148d2:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 80148d4:	79fb      	ldrb	r3, [r7, #7]
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d004      	beq.n	80148e4 <APP_THREAD_DeviceConfig+0x64>
		APP_THREAD_Error(ERR_THREAD_SET_CHANNEL, error);
 80148da:	79fb      	ldrb	r3, [r7, #7]
 80148dc:	4619      	mov	r1, r3
 80148de:	2002      	movs	r0, #2
 80148e0:	f7ff ff48 	bl	8014774 <APP_THREAD_Error>
	}
	error = otLinkSetPanId(NULL, C_PANID);
 80148e4:	f241 2134 	movw	r1, #4660	; 0x1234
 80148e8:	2000      	movs	r0, #0
 80148ea:	f7fe fe0a 	bl	8013502 <otLinkSetPanId>
 80148ee:	4603      	mov	r3, r0
 80148f0:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 80148f2:	79fb      	ldrb	r3, [r7, #7]
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	d004      	beq.n	8014902 <APP_THREAD_DeviceConfig+0x82>
		APP_THREAD_Error(ERR_THREAD_SET_PANID, error);
 80148f8:	79fb      	ldrb	r3, [r7, #7]
 80148fa:	4619      	mov	r1, r3
 80148fc:	2003      	movs	r0, #3
 80148fe:	f7ff ff39 	bl	8014774 <APP_THREAD_Error>
	}
	error = otIp6SetEnabled(NULL, true);
 8014902:	2101      	movs	r1, #1
 8014904:	2000      	movs	r0, #0
 8014906:	f7fe fd34 	bl	8013372 <otIp6SetEnabled>
 801490a:	4603      	mov	r3, r0
 801490c:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 801490e:	79fb      	ldrb	r3, [r7, #7]
 8014910:	2b00      	cmp	r3, #0
 8014912:	d004      	beq.n	801491e <APP_THREAD_DeviceConfig+0x9e>
		APP_THREAD_Error(ERR_THREAD_IPV6_ENABLE, error);
 8014914:	79fb      	ldrb	r3, [r7, #7]
 8014916:	4619      	mov	r1, r3
 8014918:	2004      	movs	r0, #4
 801491a:	f7ff ff2b 	bl	8014774 <APP_THREAD_Error>
	}
	error = otThreadSetEnabled(NULL, true);
 801491e:	2101      	movs	r1, #1
 8014920:	2000      	movs	r0, #0
 8014922:	f7ff fbab 	bl	801407c <otThreadSetEnabled>
 8014926:	4603      	mov	r3, r0
 8014928:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 801492a:	79fb      	ldrb	r3, [r7, #7]
 801492c:	2b00      	cmp	r3, #0
 801492e:	d004      	beq.n	801493a <APP_THREAD_DeviceConfig+0xba>
		APP_THREAD_Error(ERR_THREAD_START, error);
 8014930:	79fb      	ldrb	r3, [r7, #7]
 8014932:	4619      	mov	r1, r3
 8014934:	2005      	movs	r0, #5
 8014936:	f7ff ff1d 	bl	8014774 <APP_THREAD_Error>
	}

	/* USER CODE BEGIN DEVICECONFIG */
	error = otThreadSetEnabled(NULL, false);
 801493a:	2100      	movs	r1, #0
 801493c:	2000      	movs	r0, #0
 801493e:	f7ff fb9d 	bl	801407c <otThreadSetEnabled>
 8014942:	4603      	mov	r3, r0
 8014944:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 8014946:	79fb      	ldrb	r3, [r7, #7]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d004      	beq.n	8014956 <APP_THREAD_DeviceConfig+0xd6>
		APP_THREAD_Error(ERR_THREAD_START, error);
 801494c:	79fb      	ldrb	r3, [r7, #7]
 801494e:	4619      	mov	r1, r3
 8014950:	2005      	movs	r0, #5
 8014952:	f7ff ff0f 	bl	8014774 <APP_THREAD_Error>
	}

	error = otIp6SetEnabled(NULL, false);
 8014956:	2100      	movs	r1, #0
 8014958:	2000      	movs	r0, #0
 801495a:	f7fe fd0a 	bl	8013372 <otIp6SetEnabled>
 801495e:	4603      	mov	r3, r0
 8014960:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 8014962:	79fb      	ldrb	r3, [r7, #7]
 8014964:	2b00      	cmp	r3, #0
 8014966:	d004      	beq.n	8014972 <APP_THREAD_DeviceConfig+0xf2>
		APP_THREAD_Error(ERR_THREAD_IPV6_ENABLE, error);
 8014968:	79fb      	ldrb	r3, [r7, #7]
 801496a:	4619      	mov	r1, r3
 801496c:	2004      	movs	r0, #4
 801496e:	f7ff ff01 	bl	8014774 <APP_THREAD_Error>
	}

	error = otPlatRadioSetTransmitPower(NULL, TRANSMIT_POWER);
 8014972:	2106      	movs	r1, #6
 8014974:	2000      	movs	r0, #0
 8014976:	f7ff f893 	bl	8013aa0 <otPlatRadioSetTransmitPower>
 801497a:	4603      	mov	r3, r0
 801497c:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 801497e:	79fb      	ldrb	r3, [r7, #7]
 8014980:	2b00      	cmp	r3, #0
 8014982:	d004      	beq.n	801498e <APP_THREAD_DeviceConfig+0x10e>
		APP_THREAD_Error(ERR_THREAD_SET_CHANNEL, error);
 8014984:	79fb      	ldrb	r3, [r7, #7]
 8014986:	4619      	mov	r1, r3
 8014988:	2002      	movs	r0, #2
 801498a:	f7ff fef3 	bl	8014774 <APP_THREAD_Error>
	}

	otChildSupervisionSetCheckTimeout(NULL, CHILD_SUPERVISION_TIMEOUT);
 801498e:	2103      	movs	r1, #3
 8014990:	2000      	movs	r0, #0
 8014992:	f7fe f8d7 	bl	8012b44 <otChildSupervisionSetCheckTimeout>
	otChildSupervisionSetInterval(NULL, CHILD_SUPERVISION_INTERVAL);
 8014996:	2102      	movs	r1, #2
 8014998:	2000      	movs	r0, #0
 801499a:	f7fe f8a4 	bl	8012ae6 <otChildSupervisionSetInterval>

//   error = otIp6AddressFromString("ff12::1", &multicastAddr);
//   error = otIp6SubscribeMulticastAddress(NULL, &multicastAddr);

	error = otThreadSetMasterKey(NULL, &masterKey);
 801499e:	4946      	ldr	r1, [pc, #280]	; (8014ab8 <APP_THREAD_DeviceConfig+0x238>)
 80149a0:	2000      	movs	r0, #0
 80149a2:	f7ff fbca 	bl	801413a <otThreadSetMasterKey>
 80149a6:	4603      	mov	r3, r0
 80149a8:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 80149aa:	79fb      	ldrb	r3, [r7, #7]
 80149ac:	2b00      	cmp	r3, #0
 80149ae:	d004      	beq.n	80149ba <APP_THREAD_DeviceConfig+0x13a>
		APP_THREAD_Error(ERR_THREAD_SET_CHANNEL, error);
 80149b0:	79fb      	ldrb	r3, [r7, #7]
 80149b2:	4619      	mov	r1, r3
 80149b4:	2002      	movs	r0, #2
 80149b6:	f7ff fedd 	bl	8014774 <APP_THREAD_Error>
	}

	error = otThreadSetNetworkName(NULL, networkName);
 80149ba:	4940      	ldr	r1, [pc, #256]	; (8014abc <APP_THREAD_DeviceConfig+0x23c>)
 80149bc:	2000      	movs	r0, #0
 80149be:	f7ff fc13 	bl	80141e8 <otThreadSetNetworkName>
 80149c2:	4603      	mov	r3, r0
 80149c4:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 80149c6:	79fb      	ldrb	r3, [r7, #7]
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d004      	beq.n	80149d6 <APP_THREAD_DeviceConfig+0x156>
		APP_THREAD_Error(ERR_THREAD_SET_CHANNEL, error);
 80149cc:	79fb      	ldrb	r3, [r7, #7]
 80149ce:	4619      	mov	r1, r3
 80149d0:	2002      	movs	r0, #2
 80149d2:	f7ff fecf 	bl	8014774 <APP_THREAD_Error>
	}
	error = otThreadSetExtendedPanId(NULL, &extendedPanId);
 80149d6:	493a      	ldr	r1, [pc, #232]	; (8014ac0 <APP_THREAD_DeviceConfig+0x240>)
 80149d8:	2000      	movs	r0, #0
 80149da:	f7ff fb7f 	bl	80140dc <otThreadSetExtendedPanId>
 80149de:	4603      	mov	r3, r0
 80149e0:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 80149e2:	79fb      	ldrb	r3, [r7, #7]
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	d004      	beq.n	80149f2 <APP_THREAD_DeviceConfig+0x172>
		APP_THREAD_Error(ERR_THREAD_SET_CHANNEL, error);
 80149e8:	79fb      	ldrb	r3, [r7, #7]
 80149ea:	4619      	mov	r1, r3
 80149ec:	2002      	movs	r0, #2
 80149ee:	f7ff fec1 	bl	8014774 <APP_THREAD_Error>
	}

	error = otIp6SetEnabled(NULL, true);
 80149f2:	2101      	movs	r1, #1
 80149f4:	2000      	movs	r0, #0
 80149f6:	f7fe fcbc 	bl	8013372 <otIp6SetEnabled>
 80149fa:	4603      	mov	r3, r0
 80149fc:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 80149fe:	79fb      	ldrb	r3, [r7, #7]
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d004      	beq.n	8014a0e <APP_THREAD_DeviceConfig+0x18e>
		APP_THREAD_Error(ERR_THREAD_IPV6_ENABLE, error);
 8014a04:	79fb      	ldrb	r3, [r7, #7]
 8014a06:	4619      	mov	r1, r3
 8014a08:	2004      	movs	r0, #4
 8014a0a:	f7ff feb3 	bl	8014774 <APP_THREAD_Error>
	}

	error = otThreadSetEnabled(NULL, true);
 8014a0e:	2101      	movs	r1, #1
 8014a10:	2000      	movs	r0, #0
 8014a12:	f7ff fb33 	bl	801407c <otThreadSetEnabled>
 8014a16:	4603      	mov	r3, r0
 8014a18:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE) {
 8014a1a:	79fb      	ldrb	r3, [r7, #7]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d004      	beq.n	8014a2a <APP_THREAD_DeviceConfig+0x1aa>
		APP_THREAD_Error(ERR_THREAD_START, error);
 8014a20:	79fb      	ldrb	r3, [r7, #7]
 8014a22:	4619      	mov	r1, r3
 8014a24:	2005      	movs	r0, #5
 8014a26:	f7ff fea5 	bl	8014774 <APP_THREAD_Error>
	}

	error = otCoapStart(NULL, OT_DEFAULT_COAP_PORT);
 8014a2a:	f241 6133 	movw	r1, #5683	; 0x1633
 8014a2e:	2000      	movs	r0, #0
 8014a30:	f7fe fb60 	bl	80130f4 <otCoapStart>
 8014a34:	4603      	mov	r3, r0
 8014a36:	71fb      	strb	r3, [r7, #7]
	//  error = otCoapAddResource(NULL, &OT_Light_Ressource);
	error = otCoapAddResource(NULL, &OT_Lights_Complex_Ressource);
 8014a38:	4922      	ldr	r1, [pc, #136]	; (8014ac4 <APP_THREAD_DeviceConfig+0x244>)
 8014a3a:	2000      	movs	r0, #0
 8014a3c:	f7fe fb8a 	bl	8013154 <otCoapAddResource>
 8014a40:	4603      	mov	r3, r0
 8014a42:	71fb      	strb	r3, [r7, #7]
	error = otCoapAddResource(NULL, &OT_Lights_Simple_Ressource);
 8014a44:	4920      	ldr	r1, [pc, #128]	; (8014ac8 <APP_THREAD_DeviceConfig+0x248>)
 8014a46:	2000      	movs	r0, #0
 8014a48:	f7fe fb84 	bl	8013154 <otCoapAddResource>
 8014a4c:	4603      	mov	r3, r0
 8014a4e:	71fb      	strb	r3, [r7, #7]
	error = otCoapAddResource(NULL, &OT_Border_Time_Ressource);
 8014a50:	491e      	ldr	r1, [pc, #120]	; (8014acc <APP_THREAD_DeviceConfig+0x24c>)
 8014a52:	2000      	movs	r0, #0
 8014a54:	f7fe fb7e 	bl	8013154 <otCoapAddResource>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	71fb      	strb	r3, [r7, #7]
	error = otCoapAddResource(NULL, &OT_Node_Info_Ressource);
 8014a5c:	491c      	ldr	r1, [pc, #112]	; (8014ad0 <APP_THREAD_DeviceConfig+0x250>)
 8014a5e:	2000      	movs	r0, #0
 8014a60:	f7fe fb78 	bl	8013154 <otCoapAddResource>
 8014a64:	4603      	mov	r3, r0
 8014a66:	71fb      	strb	r3, [r7, #7]
#ifdef OTA_ENABLED
	  error = otCoapAddResource(NULL, &OT_RessourceFuotaProvisioning);
 8014a68:	491a      	ldr	r1, [pc, #104]	; (8014ad4 <APP_THREAD_DeviceConfig+0x254>)
 8014a6a:	2000      	movs	r0, #0
 8014a6c:	f7fe fb72 	bl	8013154 <otCoapAddResource>
 8014a70:	4603      	mov	r3, r0
 8014a72:	71fb      	strb	r3, [r7, #7]
	  error = otCoapAddResource(NULL, &OT_RessourceFuotaParameters);
 8014a74:	4918      	ldr	r1, [pc, #96]	; (8014ad8 <APP_THREAD_DeviceConfig+0x258>)
 8014a76:	2000      	movs	r0, #0
 8014a78:	f7fe fb6c 	bl	8013154 <otCoapAddResource>
 8014a7c:	4603      	mov	r3, r0
 8014a7e:	71fb      	strb	r3, [r7, #7]
	  error = otCoapAddResource(NULL, &OT_RessourceFuotaSend);
 8014a80:	4916      	ldr	r1, [pc, #88]	; (8014adc <APP_THREAD_DeviceConfig+0x25c>)
 8014a82:	2000      	movs	r0, #0
 8014a84:	f7fe fb66 	bl	8013154 <otCoapAddResource>
 8014a88:	4603      	mov	r3, r0
 8014a8a:	71fb      	strb	r3, [r7, #7]
#ifndef DONGLE_CODE
    error = otCoapAddResource(NULL, &OT_Toggle_Logging_Ressource);
#endif
	// set default multicast address for border router
//    otIp6AddressFromString("ff03::1", &borderRouter.ipv6);
	otIp6AddressFromString("ff03::1", &multicastAddr);
 8014a8c:	4914      	ldr	r1, [pc, #80]	; (8014ae0 <APP_THREAD_DeviceConfig+0x260>)
 8014a8e:	4815      	ldr	r0, [pc, #84]	; (8014ae4 <APP_THREAD_DeviceConfig+0x264>)
 8014a90:	f7fe fcd5 	bl	801343e <otIp6AddressFromString>
	memcpy(&borderRouter.ipv6, &multicastAddr, sizeof(multicastAddr));
 8014a94:	4a14      	ldr	r2, [pc, #80]	; (8014ae8 <APP_THREAD_DeviceConfig+0x268>)
 8014a96:	4b12      	ldr	r3, [pc, #72]	; (8014ae0 <APP_THREAD_DeviceConfig+0x260>)
 8014a98:	4614      	mov	r4, r2
 8014a9a:	6818      	ldr	r0, [r3, #0]
 8014a9c:	6859      	ldr	r1, [r3, #4]
 8014a9e:	689a      	ldr	r2, [r3, #8]
 8014aa0:	68db      	ldr	r3, [r3, #12]
 8014aa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}

	// set UID in local state variable
//	msgSendMyIP.uid = (uint32_t)  DBGMCU->IDCODE;
//	 = UID64_BASE;
	stm32UID(msgSendMyIP.uid);
 8014aa4:	4811      	ldr	r0, [pc, #68]	; (8014aec <APP_THREAD_DeviceConfig+0x26c>)
 8014aa6:	f000 f903 	bl	8014cb0 <stm32UID>

	/* USER CODE END DEVICECONFIG */
}
 8014aaa:	bf00      	nop
 8014aac:	370c      	adds	r7, #12
 8014aae:	46bd      	mov	sp, r7
 8014ab0:	bd90      	pop	{r4, r7, pc}
 8014ab2:	bf00      	nop
 8014ab4:	08014af1 	.word	0x08014af1
 8014ab8:	08018cf4 	.word	0x08018cf4
 8014abc:	08018d0c 	.word	0x08018d0c
 8014ac0:	08018d04 	.word	0x08018d04
 8014ac4:	20000088 	.word	0x20000088
 8014ac8:	20000098 	.word	0x20000098
 8014acc:	200000a8 	.word	0x200000a8
 8014ad0:	200000b8 	.word	0x200000b8
 8014ad4:	200000e8 	.word	0x200000e8
 8014ad8:	200000f8 	.word	0x200000f8
 8014adc:	20000108 	.word	0x20000108
 8014ae0:	20028924 	.word	0x20028924
 8014ae4:	080181f4 	.word	0x080181f4
 8014ae8:	200276f0 	.word	0x200276f0
 8014aec:	200000e0 	.word	0x200000e0

08014af0 <APP_THREAD_StateNotif>:
 * @param  aFlags  : Define the item that has been modified
 *         aContext: Context
 *
 * @retval None
 */
static void APP_THREAD_StateNotif(uint32_t NotifFlags, void *pContext) {
 8014af0:	b590      	push	{r4, r7, lr}
 8014af2:	b083      	sub	sp, #12
 8014af4:	af00      	add	r7, sp, #0
 8014af6:	6078      	str	r0, [r7, #4]
 8014af8:	6039      	str	r1, [r7, #0]

	/* USER CODE BEGIN APP_THREAD_STATENOTIF */

	/* USER CODE END APP_THREAD_STATENOTIF */

	if ((NotifFlags & (uint32_t) OT_CHANGED_THREAD_ROLE) == (uint32_t) OT_CHANGED_THREAD_ROLE) {
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	f003 0304 	and.w	r3, r3, #4
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d04a      	beq.n	8014b9a <APP_THREAD_StateNotif+0xaa>
		switch (otThreadGetDeviceRole(NULL)) {
 8014b04:	2000      	movs	r0, #0
 8014b06:	f7ff fb9e 	bl	8014246 <otThreadGetDeviceRole>
 8014b0a:	4603      	mov	r3, r0
 8014b0c:	2b04      	cmp	r3, #4
 8014b0e:	d841      	bhi.n	8014b94 <APP_THREAD_StateNotif+0xa4>
 8014b10:	a201      	add	r2, pc, #4	; (adr r2, 8014b18 <APP_THREAD_StateNotif+0x28>)
 8014b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b16:	bf00      	nop
 8014b18:	08014b2d 	.word	0x08014b2d
 8014b1c:	08014b3d 	.word	0x08014b3d
 8014b20:	08014b4d 	.word	0x08014b4d
 8014b24:	08014b65 	.word	0x08014b65
 8014b28:	08014b7d 	.word	0x08014b7d
		case OT_DEVICE_ROLE_DISABLED:
			/* USER CODE BEGIN OT_DEVICE_ROLE_DISABLED */
			borderRouter.epoch = 0;
 8014b2c:	4a1d      	ldr	r2, [pc, #116]	; (8014ba4 <APP_THREAD_StateNotif+0xb4>)
 8014b2e:	f04f 0300 	mov.w	r3, #0
 8014b32:	f04f 0400 	mov.w	r4, #0
 8014b36:	e9c2 3404 	strd	r3, r4, [r2, #16]
			/* USER CODE END OT_DEVICE_ROLE_DISABLED */
			break;
 8014b3a:	e02f      	b.n	8014b9c <APP_THREAD_StateNotif+0xac>
		case OT_DEVICE_ROLE_DETACHED:
			/* USER CODE BEGIN OT_DEVICE_ROLE_DETACHED */
			borderRouter.epoch = 0;
 8014b3c:	4a19      	ldr	r2, [pc, #100]	; (8014ba4 <APP_THREAD_StateNotif+0xb4>)
 8014b3e:	f04f 0300 	mov.w	r3, #0
 8014b42:	f04f 0400 	mov.w	r4, #0
 8014b46:	e9c2 3404 	strd	r3, r4, [r2, #16]
			/* USER CODE END OT_DEVICE_ROLE_DETACHED */
			break;
 8014b4a:	e027      	b.n	8014b9c <APP_THREAD_StateNotif+0xac>
		case OT_DEVICE_ROLE_CHILD:
			/* USER CODE BEGIN OT_DEVICE_ROLE_CHILD */
#ifdef DONGLE_CODE
			BSP_LED_On(LED_GREEN);
 8014b4c:	2001      	movs	r0, #1
 8014b4e:	f7ef fa77 	bl	8004040 <BSP_LED_On>
			BSP_LED_Off(LED_RED);
 8014b52:	2002      	movs	r0, #2
 8014b54:	f7ef fa8e 	bl	8004074 <BSP_LED_Off>
			BSP_LED_Off(LED_BLUE);
 8014b58:	2000      	movs	r0, #0
 8014b5a:	f7ef fa8b 	bl	8004074 <BSP_LED_Off>
#endif
			APP_THREAD_UpdateBorderRouter();
 8014b5e:	f000 fd47 	bl	80155f0 <APP_THREAD_UpdateBorderRouter>
			/* USER CODE END OT_DEVICE_ROLE_CHILD */
			break;
 8014b62:	e01b      	b.n	8014b9c <APP_THREAD_StateNotif+0xac>
		case OT_DEVICE_ROLE_ROUTER:
			/* USER CODE BEGIN OT_DEVICE_ROLE_ROUTER */
#ifdef DONGLE_CODE
			BSP_LED_Off(LED_GREEN);
 8014b64:	2001      	movs	r0, #1
 8014b66:	f7ef fa85 	bl	8004074 <BSP_LED_Off>
			BSP_LED_Off(LED_RED);
 8014b6a:	2002      	movs	r0, #2
 8014b6c:	f7ef fa82 	bl	8004074 <BSP_LED_Off>
			BSP_LED_On(LED_BLUE);
 8014b70:	2000      	movs	r0, #0
 8014b72:	f7ef fa65 	bl	8004040 <BSP_LED_On>
#endif
			APP_THREAD_UpdateBorderRouter();
 8014b76:	f000 fd3b 	bl	80155f0 <APP_THREAD_UpdateBorderRouter>
			/* USER CODE END OT_DEVICE_ROLE_ROUTER */
			break;
 8014b7a:	e00f      	b.n	8014b9c <APP_THREAD_StateNotif+0xac>
		case OT_DEVICE_ROLE_LEADER:
			/* USER CODE BEGIN OT_DEVICE_ROLE_LEADER */
#ifdef DONGLE_CODE
			BSP_LED_On(LED_GREEN);
 8014b7c:	2001      	movs	r0, #1
 8014b7e:	f7ef fa5f 	bl	8004040 <BSP_LED_On>
			BSP_LED_Off(LED_RED);
 8014b82:	2002      	movs	r0, #2
 8014b84:	f7ef fa76 	bl	8004074 <BSP_LED_Off>
			BSP_LED_On(LED_BLUE);
 8014b88:	2000      	movs	r0, #0
 8014b8a:	f7ef fa59 	bl	8004040 <BSP_LED_On>
#endif
			APP_THREAD_UpdateBorderRouter();
 8014b8e:	f000 fd2f 	bl	80155f0 <APP_THREAD_UpdateBorderRouter>
			/* USER CODE END OT_DEVICE_ROLE_LEADER */
			break;
 8014b92:	e003      	b.n	8014b9c <APP_THREAD_StateNotif+0xac>
		default:
			/* USER CODE BEGIN DEFAULT */
			APP_THREAD_UpdateBorderRouter();
 8014b94:	f000 fd2c 	bl	80155f0 <APP_THREAD_UpdateBorderRouter>
			/* USER CODE END DEFAULT */
			break;
 8014b98:	e000      	b.n	8014b9c <APP_THREAD_StateNotif+0xac>
		}
	}
 8014b9a:	bf00      	nop
}
 8014b9c:	bf00      	nop
 8014b9e:	370c      	adds	r7, #12
 8014ba0:	46bd      	mov	sp, r7
 8014ba2:	bd90      	pop	{r4, r7, pc}
 8014ba4:	200276f0 	.word	0x200276f0

08014ba8 <APP_THREAD_TraceError>:
 *
 * @param  pMess  : Message associated to the error.
 * @param  ErrCode: Error code associated to the module (OpenThread or other module if any)
 * @retval None
 */
static void APP_THREAD_TraceError(const char *pMess, uint32_t ErrCode) {
 8014ba8:	b480      	push	{r7}
 8014baa:	b083      	sub	sp, #12
 8014bac:	af00      	add	r7, sp, #0
 8014bae:	6078      	str	r0, [r7, #4]
 8014bb0:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN TRACE_ERROR */

	/* USER CODE END TRACE_ERROR */
}
 8014bb2:	bf00      	nop
 8014bb4:	370c      	adds	r7, #12
 8014bb6:	46bd      	mov	sp, r7
 8014bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bbc:	4770      	bx	lr
	...

08014bc0 <APP_THREAD_CheckWirelessFirmwareInfo>:
 * @brief Check if the Coprocessor Wireless Firmware loaded supports Thread
 *        and display associated informations
 * @param  None
 * @retval None
 */
static void APP_THREAD_CheckWirelessFirmwareInfo(void) {
 8014bc0:	b580      	push	{r7, lr}
 8014bc2:	b088      	sub	sp, #32
 8014bc4:	af02      	add	r7, sp, #8
	WirelessFwInfo_t wireless_info_instance;
	WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;
 8014bc6:	1d3b      	adds	r3, r7, #4
 8014bc8:	617b      	str	r3, [r7, #20]

	if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success) {
 8014bca:	6978      	ldr	r0, [r7, #20]
 8014bcc:	f7fe ffe4 	bl	8013b98 <SHCI_GetWirelessFwInfo>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	d004      	beq.n	8014be0 <APP_THREAD_CheckWirelessFirmwareInfo+0x20>
		APP_THREAD_Error((uint32_t) ERR_THREAD_CHECK_WIRELESS, (uint32_t) ERR_INTERFACE_FATAL);
 8014bd6:	2101      	movs	r1, #1
 8014bd8:	201a      	movs	r0, #26
 8014bda:	f7ff fdcb 	bl	8014774 <APP_THREAD_Error>
			APP_THREAD_Error((uint32_t) ERR_THREAD_CHECK_WIRELESS, (uint32_t) ERR_INTERFACE_FATAL);
			break;
		}
		APP_DBG("**********************************************************");
	}
}
 8014bde:	e03d      	b.n	8014c5c <APP_THREAD_CheckWirelessFirmwareInfo+0x9c>
		APP_DBG("**********************************************************");
 8014be0:	4a20      	ldr	r2, [pc, #128]	; (8014c64 <APP_THREAD_CheckWirelessFirmwareInfo+0xa4>)
 8014be2:	2101      	movs	r1, #1
 8014be4:	2000      	movs	r0, #0
 8014be6:	f7f0 fc1d 	bl	8005424 <logApplication>
		APP_DBG("WIRELESS COPROCESSOR FW:");
 8014bea:	4a1f      	ldr	r2, [pc, #124]	; (8014c68 <APP_THREAD_CheckWirelessFirmwareInfo+0xa8>)
 8014bec:	2101      	movs	r1, #1
 8014bee:	2000      	movs	r0, #0
 8014bf0:	f7f0 fc18 	bl	8005424 <logApplication>
		APP_DBG("VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor,
 8014bf4:	697b      	ldr	r3, [r7, #20]
 8014bf6:	781b      	ldrb	r3, [r3, #0]
 8014bf8:	4619      	mov	r1, r3
 8014bfa:	697b      	ldr	r3, [r7, #20]
 8014bfc:	785b      	ldrb	r3, [r3, #1]
 8014bfe:	461a      	mov	r2, r3
 8014c00:	697b      	ldr	r3, [r7, #20]
 8014c02:	789b      	ldrb	r3, [r3, #2]
 8014c04:	9301      	str	r3, [sp, #4]
 8014c06:	9200      	str	r2, [sp, #0]
 8014c08:	460b      	mov	r3, r1
 8014c0a:	4a18      	ldr	r2, [pc, #96]	; (8014c6c <APP_THREAD_CheckWirelessFirmwareInfo+0xac>)
 8014c0c:	2101      	movs	r1, #1
 8014c0e:	2000      	movs	r0, #0
 8014c10:	f7f0 fc08 	bl	8005424 <logApplication>
		switch (p_wireless_info->StackType) {
 8014c14:	697b      	ldr	r3, [r7, #20]
 8014c16:	7a5b      	ldrb	r3, [r3, #9]
 8014c18:	2b11      	cmp	r3, #17
 8014c1a:	d009      	beq.n	8014c30 <APP_THREAD_CheckWirelessFirmwareInfo+0x70>
 8014c1c:	2b50      	cmp	r3, #80	; 0x50
 8014c1e:	d00d      	beq.n	8014c3c <APP_THREAD_CheckWirelessFirmwareInfo+0x7c>
 8014c20:	2b10      	cmp	r3, #16
 8014c22:	d111      	bne.n	8014c48 <APP_THREAD_CheckWirelessFirmwareInfo+0x88>
			APP_DBG("FW Type : Thread FTD")
 8014c24:	4a12      	ldr	r2, [pc, #72]	; (8014c70 <APP_THREAD_CheckWirelessFirmwareInfo+0xb0>)
 8014c26:	2101      	movs	r1, #1
 8014c28:	2000      	movs	r0, #0
 8014c2a:	f7f0 fbfb 	bl	8005424 <logApplication>
			break;
 8014c2e:	e010      	b.n	8014c52 <APP_THREAD_CheckWirelessFirmwareInfo+0x92>
			APP_DBG("FW Type : Thread MTD")
 8014c30:	4a10      	ldr	r2, [pc, #64]	; (8014c74 <APP_THREAD_CheckWirelessFirmwareInfo+0xb4>)
 8014c32:	2101      	movs	r1, #1
 8014c34:	2000      	movs	r0, #0
 8014c36:	f7f0 fbf5 	bl	8005424 <logApplication>
			break;
 8014c3a:	e00a      	b.n	8014c52 <APP_THREAD_CheckWirelessFirmwareInfo+0x92>
			APP_DBG("FW Type : Static Concurrent Mode BLE/Thread")
 8014c3c:	4a0e      	ldr	r2, [pc, #56]	; (8014c78 <APP_THREAD_CheckWirelessFirmwareInfo+0xb8>)
 8014c3e:	2101      	movs	r1, #1
 8014c40:	2000      	movs	r0, #0
 8014c42:	f7f0 fbef 	bl	8005424 <logApplication>
			break;
 8014c46:	e004      	b.n	8014c52 <APP_THREAD_CheckWirelessFirmwareInfo+0x92>
			APP_THREAD_Error((uint32_t) ERR_THREAD_CHECK_WIRELESS, (uint32_t) ERR_INTERFACE_FATAL);
 8014c48:	2101      	movs	r1, #1
 8014c4a:	201a      	movs	r0, #26
 8014c4c:	f7ff fd92 	bl	8014774 <APP_THREAD_Error>
			break;
 8014c50:	bf00      	nop
		APP_DBG("**********************************************************");
 8014c52:	4a04      	ldr	r2, [pc, #16]	; (8014c64 <APP_THREAD_CheckWirelessFirmwareInfo+0xa4>)
 8014c54:	2101      	movs	r1, #1
 8014c56:	2000      	movs	r0, #0
 8014c58:	f7f0 fbe4 	bl	8005424 <logApplication>
}
 8014c5c:	bf00      	nop
 8014c5e:	3718      	adds	r7, #24
 8014c60:	46bd      	mov	sp, r7
 8014c62:	bd80      	pop	{r7, pc}
 8014c64:	080181fc 	.word	0x080181fc
 8014c68:	08018238 	.word	0x08018238
 8014c6c:	08018254 	.word	0x08018254
 8014c70:	0801826c 	.word	0x0801826c
 8014c74:	08018284 	.word	0x08018284
 8014c78:	0801829c 	.word	0x0801829c

08014c7c <APP_THREAD_FreeRTOSProcessMsgM0ToM4Task>:
/*************************************************************
 *
 * FREERTOS WRAPPER FUNCTIONS
 *
 *************************************************************/
static void APP_THREAD_FreeRTOSProcessMsgM0ToM4Task(void *argument) {
 8014c7c:	b580      	push	{r7, lr}
 8014c7e:	b082      	sub	sp, #8
 8014c80:	af00      	add	r7, sp, #0
 8014c82:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	for (;;) {
		/* USER CODE BEGIN APP_THREAD_FREERTOS_PROCESS_MSG_M0_TO_M4_1 */

		/* USER END END APP_THREAD_FREERTOS_PROCESS_MSG_M0_TO_M4_1 */
		osThreadFlagsWait(1, osFlagsWaitAll, osWaitForever);
 8014c84:	f04f 32ff 	mov.w	r2, #4294967295
 8014c88:	2101      	movs	r1, #1
 8014c8a:	2001      	movs	r0, #1
 8014c8c:	f7f9 fcee 	bl	800e66c <osThreadFlagsWait>
		APP_THREAD_ProcessMsgM0ToM4();
 8014c90:	f001 f9ac 	bl	8015fec <APP_THREAD_ProcessMsgM0ToM4>
		osThreadFlagsWait(1, osFlagsWaitAll, osWaitForever);
 8014c94:	e7f6      	b.n	8014c84 <APP_THREAD_FreeRTOSProcessMsgM0ToM4Task+0x8>

08014c96 <APP_THREAD_FreeRTOSSendCLIToM0Task>:
		/* USER END END APP_THREAD_FREERTOS_PROCESS_MSG_M0_TO_M4_2 */
	}
}

#if (CFG_FULL_LOW_POWER == 0)
static void APP_THREAD_FreeRTOSSendCLIToM0Task(void *argument) {
 8014c96:	b580      	push	{r7, lr}
 8014c98:	b082      	sub	sp, #8
 8014c9a:	af00      	add	r7, sp, #0
 8014c9c:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	for (;;) {
		/* USER CODE BEGIN APP_THREAD_FREERTOS_SEND_CLI_TO_M0_1 */

		/* USER END END APP_THREAD_FREERTOS_SEND_CLI_TO_M0_1 */
		osThreadFlagsWait(1, osFlagsWaitAll, osWaitForever);
 8014c9e:	f04f 32ff 	mov.w	r2, #4294967295
 8014ca2:	2101      	movs	r1, #1
 8014ca4:	2001      	movs	r0, #1
 8014ca6:	f7f9 fce1 	bl	800e66c <osThreadFlagsWait>
		Send_CLI_To_M0();
 8014caa:	f001 f921 	bl	8015ef0 <Send_CLI_To_M0>
		osThreadFlagsWait(1, osFlagsWaitAll, osWaitForever);
 8014cae:	e7f6      	b.n	8014c9e <APP_THREAD_FreeRTOSSendCLIToM0Task+0x8>

08014cb0 <stm32UID>:
	}
}
#endif /* (CFG_FULL_LOW_POWER == 0) */

/* USER CODE BEGIN FREERTOS_WRAPPER_FUNCTIONS */
void stm32UID(uint8_t* uid) {
 8014cb0:	b480      	push	{r7}
 8014cb2:	b085      	sub	sp, #20
 8014cb4:	af00      	add	r7, sp, #0
 8014cb6:	6078      	str	r0, [r7, #4]
  for(uint8_t i = 0; i < 12; i++) {
 8014cb8:	2300      	movs	r3, #0
 8014cba:	73fb      	strb	r3, [r7, #15]
 8014cbc:	e00c      	b.n	8014cd8 <stm32UID+0x28>
    uid[i] = *(volatile uint8_t *)(UID_BASE + i);
 8014cbe:	7bfa      	ldrb	r2, [r7, #15]
 8014cc0:	4b0a      	ldr	r3, [pc, #40]	; (8014cec <stm32UID+0x3c>)
 8014cc2:	4413      	add	r3, r2
 8014cc4:	4619      	mov	r1, r3
 8014cc6:	7bfb      	ldrb	r3, [r7, #15]
 8014cc8:	687a      	ldr	r2, [r7, #4]
 8014cca:	4413      	add	r3, r2
 8014ccc:	780a      	ldrb	r2, [r1, #0]
 8014cce:	b2d2      	uxtb	r2, r2
 8014cd0:	701a      	strb	r2, [r3, #0]
  for(uint8_t i = 0; i < 12; i++) {
 8014cd2:	7bfb      	ldrb	r3, [r7, #15]
 8014cd4:	3301      	adds	r3, #1
 8014cd6:	73fb      	strb	r3, [r7, #15]
 8014cd8:	7bfb      	ldrb	r3, [r7, #15]
 8014cda:	2b0b      	cmp	r3, #11
 8014cdc:	d9ef      	bls.n	8014cbe <stm32UID+0xe>
    }
  }
 8014cde:	bf00      	nop
 8014ce0:	3714      	adds	r7, #20
 8014ce2:	46bd      	mov	sp, r7
 8014ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ce8:	4770      	bx	lr
 8014cea:	bf00      	nop
 8014cec:	1fff7590 	.word	0x1fff7590

08014cf0 <Delete_Sectors>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */

#ifdef OTA_ENABLED
static void Delete_Sectors( void )
{
 8014cf0:	b590      	push	{r4, r7, lr}
 8014cf2:	b08b      	sub	sp, #44	; 0x2c
 8014cf4:	af04      	add	r7, sp, #16

  uint32_t page_error;
  FLASH_EraseInitTypeDef p_erase_init;
  uint32_t first_secure_sector_idx;

  first_secure_sector_idx = (READ_BIT(FLASH->SFR, FLASH_SFR_SFSA) >> FLASH_SFR_SFSA_Pos);
 8014cf6:	4b25      	ldr	r3, [pc, #148]	; (8014d8c <Delete_Sectors+0x9c>)
 8014cf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014cfc:	b2db      	uxtb	r3, r3
 8014cfe:	617b      	str	r3, [r7, #20]

  p_erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8014d00:	2302      	movs	r3, #2
 8014d02:	607b      	str	r3, [r7, #4]
  p_erase_init.Page = *((uint8_t*) SRAM1_BASE + 1);
 8014d04:	4b22      	ldr	r3, [pc, #136]	; (8014d90 <Delete_Sectors+0xa0>)
 8014d06:	781b      	ldrb	r3, [r3, #0]
 8014d08:	60bb      	str	r3, [r7, #8]
  if(p_erase_init.Page < (CFG_APP_START_SECTOR_INDEX - 1))
 8014d0a:	68bb      	ldr	r3, [r7, #8]
 8014d0c:	2b0e      	cmp	r3, #14
 8014d0e:	d805      	bhi.n	8014d1c <Delete_Sectors+0x2c>
  {
    /**
     * Something has been wrong as there is no case we should delete the BLE_Ota application
     * Reboot on the firmware application
     */
    *(uint8_t*)SRAM1_BASE = CFG_REBOOT_ON_FW_APP;
 8014d10:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8014d14:	2200      	movs	r2, #0
 8014d16:	701a      	strb	r2, [r3, #0]
    NVIC_SystemReset();
 8014d18:	f7ff fc9e 	bl	8014658 <__NVIC_SystemReset>
  }
  p_erase_init.NbPages = *((uint8_t*) SRAM1_BASE + 2);
 8014d1c:	4b1d      	ldr	r3, [pc, #116]	; (8014d94 <Delete_Sectors+0xa4>)
 8014d1e:	781b      	ldrb	r3, [r3, #0]
 8014d20:	60fb      	str	r3, [r7, #12]

  if ((p_erase_init.Page + p_erase_init.NbPages) > first_secure_sector_idx)
 8014d22:	68ba      	ldr	r2, [r7, #8]
 8014d24:	68fb      	ldr	r3, [r7, #12]
 8014d26:	4413      	add	r3, r2
 8014d28:	697a      	ldr	r2, [r7, #20]
 8014d2a:	429a      	cmp	r2, r3
 8014d2c:	d203      	bcs.n	8014d36 <Delete_Sectors+0x46>
  {
    p_erase_init.NbPages = first_secure_sector_idx - p_erase_init.Page;
 8014d2e:	68bb      	ldr	r3, [r7, #8]
 8014d30:	697a      	ldr	r2, [r7, #20]
 8014d32:	1ad3      	subs	r3, r2, r3
 8014d34:	60fb      	str	r3, [r7, #12]
  }

  APP_DBG("SFSA Option Bytes set to sector = %d (0x080%x)", first_secure_sector_idx, first_secure_sector_idx*4096);
 8014d36:	697b      	ldr	r3, [r7, #20]
 8014d38:	031b      	lsls	r3, r3, #12
 8014d3a:	9300      	str	r3, [sp, #0]
 8014d3c:	697b      	ldr	r3, [r7, #20]
 8014d3e:	4a16      	ldr	r2, [pc, #88]	; (8014d98 <Delete_Sectors+0xa8>)
 8014d40:	2101      	movs	r1, #1
 8014d42:	2000      	movs	r0, #0
 8014d44:	f7f0 fb6e 	bl	8005424 <logApplication>
  APP_DBG("Erase FLASH Memory from sector %d (0x080%x) to sector %d (0x080%x)", p_erase_init.Page, p_erase_init.Page*4096, p_erase_init.NbPages+p_erase_init.Page, (p_erase_init.NbPages+p_erase_init.Page)*4096);
 8014d48:	68bc      	ldr	r4, [r7, #8]
 8014d4a:	68bb      	ldr	r3, [r7, #8]
 8014d4c:	031b      	lsls	r3, r3, #12
 8014d4e:	68f9      	ldr	r1, [r7, #12]
 8014d50:	68ba      	ldr	r2, [r7, #8]
 8014d52:	440a      	add	r2, r1
 8014d54:	68f8      	ldr	r0, [r7, #12]
 8014d56:	68b9      	ldr	r1, [r7, #8]
 8014d58:	4401      	add	r1, r0
 8014d5a:	0309      	lsls	r1, r1, #12
 8014d5c:	9102      	str	r1, [sp, #8]
 8014d5e:	9201      	str	r2, [sp, #4]
 8014d60:	9300      	str	r3, [sp, #0]
 8014d62:	4623      	mov	r3, r4
 8014d64:	4a0d      	ldr	r2, [pc, #52]	; (8014d9c <Delete_Sectors+0xac>)
 8014d66:	2101      	movs	r1, #1
 8014d68:	2000      	movs	r0, #0
 8014d6a:	f7f0 fb5b 	bl	8005424 <logApplication>

  HAL_FLASH_Unlock();
 8014d6e:	f7f3 fb33 	bl	80083d8 <HAL_FLASH_Unlock>

  HAL_FLASHEx_Erase(&p_erase_init, &page_error);
 8014d72:	f107 0210 	add.w	r2, r7, #16
 8014d76:	1d3b      	adds	r3, r7, #4
 8014d78:	4611      	mov	r1, r2
 8014d7a:	4618      	mov	r0, r3
 8014d7c:	f7f3 fbee 	bl	800855c <HAL_FLASHEx_Erase>

  HAL_FLASH_Lock();
 8014d80:	f7f3 fb4c 	bl	800841c <HAL_FLASH_Lock>

  return;
 8014d84:	bf00      	nop
}
 8014d86:	371c      	adds	r7, #28
 8014d88:	46bd      	mov	sp, r7
 8014d8a:	bd90      	pop	{r4, r7, pc}
 8014d8c:	58004000 	.word	0x58004000
 8014d90:	20000001 	.word	0x20000001
 8014d94:	20000002 	.word	0x20000002
 8014d98:	080182c8 	.word	0x080182c8
 8014d9c:	080182f8 	.word	0x080182f8

08014da0 <APP_THREAD_DummyRespHandler>:
#endif

static void APP_THREAD_DummyRespHandler(void *p_context, otCoapHeader *pHeader, otMessage *pMessage,
		const otMessageInfo *pMessageInfo, otError Result) {
 8014da0:	b480      	push	{r7}
 8014da2:	b085      	sub	sp, #20
 8014da4:	af00      	add	r7, sp, #0
 8014da6:	60f8      	str	r0, [r7, #12]
 8014da8:	60b9      	str	r1, [r7, #8]
 8014daa:	607a      	str	r2, [r7, #4]
 8014dac:	603b      	str	r3, [r7, #0]
	UNUSED(p_context);
	UNUSED(pHeader);
	UNUSED(pMessage);
	UNUSED(pMessageInfo);
	UNUSED(Result);
}
 8014dae:	bf00      	nop
 8014db0:	3714      	adds	r7, #20
 8014db2:	46bd      	mov	sp, r7
 8014db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014db8:	4770      	bx	lr
	...

08014dbc <APP_THREAD_CoapRespHandler_UpdateBorderRouter>:

static void APP_THREAD_CoapRespHandler_UpdateBorderRouter(otCoapHeader *pHeader, otMessage *pMessage,
		const otMessageInfo *pMessageInfo, otError Result) {
 8014dbc:	b5b0      	push	{r4, r5, r7, lr}
 8014dbe:	b084      	sub	sp, #16
 8014dc0:	af00      	add	r7, sp, #0
 8014dc2:	60f8      	str	r0, [r7, #12]
 8014dc4:	60b9      	str	r1, [r7, #8]
 8014dc6:	607a      	str	r2, [r7, #4]
 8014dc8:	70fb      	strb	r3, [r7, #3]

	if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &receivedSystemCal, sizeof(receivedSystemCal))
 8014dca:	68b8      	ldr	r0, [r7, #8]
 8014dcc:	f7fe fbf4 	bl	80135b8 <otMessageGetOffset>
 8014dd0:	4603      	mov	r3, r0
 8014dd2:	4619      	mov	r1, r3
 8014dd4:	2318      	movs	r3, #24
 8014dd6:	4a0e      	ldr	r2, [pc, #56]	; (8014e10 <APP_THREAD_CoapRespHandler_UpdateBorderRouter+0x54>)
 8014dd8:	68b8      	ldr	r0, [r7, #8]
 8014dda:	f7fe fc52 	bl	8013682 <otMessageRead>
 8014dde:	4603      	mov	r3, r0
 8014de0:	2b18      	cmp	r3, #24
 8014de2:	d110      	bne.n	8014e06 <APP_THREAD_CoapRespHandler_UpdateBorderRouter+0x4a>
			== sizeof(receivedSystemCal)) {

			// if successful, update border router state variable
			memcpy(&borderRouter, &receivedSystemCal, sizeof(receivedSystemCal));
 8014de4:	4a0b      	ldr	r2, [pc, #44]	; (8014e14 <APP_THREAD_CoapRespHandler_UpdateBorderRouter+0x58>)
 8014de6:	4b0a      	ldr	r3, [pc, #40]	; (8014e10 <APP_THREAD_CoapRespHandler_UpdateBorderRouter+0x54>)
 8014de8:	4614      	mov	r4, r2
 8014dea:	461d      	mov	r5, r3
 8014dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014df0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8014df4:	e884 0003 	stmia.w	r4, {r0, r1}

			// update the onboard RTC unix time
			updateRTC(borderRouter.epoch);
 8014df8:	4b06      	ldr	r3, [pc, #24]	; (8014e14 <APP_THREAD_CoapRespHandler_UpdateBorderRouter+0x58>)
 8014dfa:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8014dfe:	4618      	mov	r0, r3
 8014e00:	4621      	mov	r1, r4
 8014e02:	f000 fd33 	bl	801586c <updateRTC>
	}

}
 8014e06:	bf00      	nop
 8014e08:	3710      	adds	r7, #16
 8014e0a:	46bd      	mov	sp, r7
 8014e0c:	bdb0      	pop	{r4, r5, r7, pc}
 8014e0e:	bf00      	nop
 8014e10:	20027708 	.word	0x20027708
 8014e14:	200276f0 	.word	0x200276f0

08014e18 <APP_THREAD_DummyReqHandler>:
 * @brief Dummy request handler
 * @param
 * @retval None
 */
static void APP_THREAD_DummyReqHandler(void *p_context, otCoapHeader *pHeader, otMessage *pMessage,
		const otMessageInfo *pMessageInfo) {
 8014e18:	b480      	push	{r7}
 8014e1a:	b085      	sub	sp, #20
 8014e1c:	af00      	add	r7, sp, #0
 8014e1e:	60f8      	str	r0, [r7, #12]
 8014e20:	60b9      	str	r1, [r7, #8]
 8014e22:	607a      	str	r2, [r7, #4]
 8014e24:	603b      	str	r3, [r7, #0]
	tempMessageInfo = pMessageInfo;
 8014e26:	4a06      	ldr	r2, [pc, #24]	; (8014e40 <APP_THREAD_DummyReqHandler+0x28>)
 8014e28:	683b      	ldr	r3, [r7, #0]
 8014e2a:	6013      	str	r3, [r2, #0]
	receivedMessage = (otMessageInfo*) pMessage;
 8014e2c:	4a05      	ldr	r2, [pc, #20]	; (8014e44 <APP_THREAD_DummyReqHandler+0x2c>)
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	6013      	str	r3, [r2, #0]
}
 8014e32:	bf00      	nop
 8014e34:	3714      	adds	r7, #20
 8014e36:	46bd      	mov	sp, r7
 8014e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e3c:	4770      	bx	lr
 8014e3e:	bf00      	nop
 8014e40:	200288e0 	.word	0x200288e0
 8014e44:	20028938 	.word	0x20028938

08014e48 <APP_THREAD_CoapReqHandlerFuotaProvisioning>:
 * @retval None
 */
static void APP_THREAD_CoapReqHandlerFuotaProvisioning(otCoapHeader * pHeader,
    otMessage            * pMessage,
    const otMessageInfo  * pMessageInfo)
{
 8014e48:	b5b0      	push	{r4, r5, r7, lr}
 8014e4a:	b084      	sub	sp, #16
 8014e4c:	af00      	add	r7, sp, #0
 8014e4e:	60f8      	str	r0, [r7, #12]
 8014e50:	60b9      	str	r1, [r7, #8]
 8014e52:	607a      	str	r2, [r7, #4]
  APP_DBG(" Received CoAP request on FUOTA_PROVISIONING ressource");
 8014e54:	4a14      	ldr	r2, [pc, #80]	; (8014ea8 <APP_THREAD_CoapReqHandlerFuotaProvisioning+0x60>)
 8014e56:	2101      	movs	r1, #1
 8014e58:	2000      	movs	r0, #0
 8014e5a:	f7f0 fae3 	bl	8005424 <logApplication>

  if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_NON_CONFIRMABLE &&
 8014e5e:	68f8      	ldr	r0, [r7, #12]
 8014e60:	f7fd fffb 	bl	8012e5a <otCoapHeaderGetType>
 8014e64:	4603      	mov	r3, r0
 8014e66:	2b10      	cmp	r3, #16
 8014e68:	d11a      	bne.n	8014ea0 <APP_THREAD_CoapReqHandlerFuotaProvisioning+0x58>
      otCoapHeaderGetCode(pHeader) == OT_COAP_CODE_GET)
 8014e6a:	68f8      	ldr	r0, [r7, #12]
 8014e6c:	f7fe f823 	bl	8012eb6 <otCoapHeaderGetCode>
 8014e70:	4603      	mov	r3, r0
  if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_NON_CONFIRMABLE &&
 8014e72:	2b01      	cmp	r3, #1
 8014e74:	d114      	bne.n	8014ea0 <APP_THREAD_CoapReqHandlerFuotaProvisioning+0x58>
  {
    OT_MessageInfo = *pMessageInfo;
 8014e76:	4a0d      	ldr	r2, [pc, #52]	; (8014eac <APP_THREAD_CoapReqHandlerFuotaProvisioning+0x64>)
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	4614      	mov	r4, r2
 8014e7c:	461d      	mov	r5, r3
 8014e7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014e80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014e82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014e84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014e86:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8014e8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    memset(&OT_MessageInfo.mSockAddr, 0, sizeof(OT_MessageInfo.mSockAddr));
 8014e8e:	2210      	movs	r2, #16
 8014e90:	2100      	movs	r1, #0
 8014e92:	4806      	ldr	r0, [pc, #24]	; (8014eac <APP_THREAD_CoapReqHandlerFuotaProvisioning+0x64>)
 8014e94:	f001 fed1 	bl	8016c3a <memset>
    APP_THREAD_ProvisioningRespSend(pHeader, pMessageInfo);
 8014e98:	6879      	ldr	r1, [r7, #4]
 8014e9a:	68f8      	ldr	r0, [r7, #12]
 8014e9c:	f000 f808 	bl	8014eb0 <APP_THREAD_ProvisioningRespSend>
  }
}
 8014ea0:	bf00      	nop
 8014ea2:	3710      	adds	r7, #16
 8014ea4:	46bd      	mov	sp, r7
 8014ea6:	bdb0      	pop	{r4, r5, r7, pc}
 8014ea8:	0801833c 	.word	0x0801833c
 8014eac:	20027628 	.word	0x20027628

08014eb0 <APP_THREAD_ProvisioningRespSend>:
 * @param  pMessageInfo message info pointer
 * @retval None
 */
static void APP_THREAD_ProvisioningRespSend(otCoapHeader    * pRequestHeader,
    const otMessageInfo * pMessageInfo)
{
 8014eb0:	b590      	push	{r4, r7, lr}
 8014eb2:	b085      	sub	sp, #20
 8014eb4:	af00      	add	r7, sp, #0
 8014eb6:	6078      	str	r0, [r7, #4]
 8014eb8:	6039      	str	r1, [r7, #0]
  otError  error = OT_ERROR_NONE;
 8014eba:	2300      	movs	r3, #0
 8014ebc:	73fb      	strb	r3, [r7, #15]

  do{
    APP_DBG("Provisiong: Send CoAP response");
 8014ebe:	4a38      	ldr	r2, [pc, #224]	; (8014fa0 <APP_THREAD_ProvisioningRespSend+0xf0>)
 8014ec0:	2101      	movs	r1, #1
 8014ec2:	2000      	movs	r0, #0
 8014ec4:	f7f0 faae 	bl	8005424 <logApplication>
    otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_CONTENT);
 8014ec8:	2245      	movs	r2, #69	; 0x45
 8014eca:	2110      	movs	r1, #16
 8014ecc:	4835      	ldr	r0, [pc, #212]	; (8014fa4 <APP_THREAD_ProvisioningRespSend+0xf4>)
 8014ece:	f7fd fe68 	bl	8012ba2 <otCoapHeaderInit>
    otCoapHeaderSetToken(&OT_Header,
 8014ed2:	6878      	ldr	r0, [r7, #4]
 8014ed4:	f7fe f879 	bl	8012fca <otCoapHeaderGetToken>
 8014ed8:	4604      	mov	r4, r0
 8014eda:	6878      	ldr	r0, [r7, #4]
 8014edc:	f7fe f847 	bl	8012f6e <otCoapHeaderGetTokenLength>
 8014ee0:	4603      	mov	r3, r0
 8014ee2:	461a      	mov	r2, r3
 8014ee4:	4621      	mov	r1, r4
 8014ee6:	482f      	ldr	r0, [pc, #188]	; (8014fa4 <APP_THREAD_ProvisioningRespSend+0xf4>)
 8014ee8:	f7fd fe90 	bl	8012c0c <otCoapHeaderSetToken>
        otCoapHeaderGetToken(pRequestHeader),
        otCoapHeaderGetTokenLength(pRequestHeader));
    otCoapHeaderSetPayloadMarker(&OT_Header);
 8014eec:	482d      	ldr	r0, [pc, #180]	; (8014fa4 <APP_THREAD_ProvisioningRespSend+0xf4>)
 8014eee:	f7fd ff56 	bl	8012d9e <otCoapHeaderSetPayloadMarker>

    pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 8014ef2:	492c      	ldr	r1, [pc, #176]	; (8014fa4 <APP_THREAD_ProvisioningRespSend+0xf4>)
 8014ef4:	2000      	movs	r0, #0
 8014ef6:	f7fe f895 	bl	8013024 <otCoapNewMessage>
 8014efa:	4602      	mov	r2, r0
 8014efc:	4b2a      	ldr	r3, [pc, #168]	; (8014fa8 <APP_THREAD_ProvisioningRespSend+0xf8>)
 8014efe:	601a      	str	r2, [r3, #0]
    if (pOT_Message == NULL)
 8014f00:	4b29      	ldr	r3, [pc, #164]	; (8014fa8 <APP_THREAD_ProvisioningRespSend+0xf8>)
 8014f02:	681b      	ldr	r3, [r3, #0]
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d105      	bne.n	8014f14 <APP_THREAD_ProvisioningRespSend+0x64>
    {
      APP_THREAD_Error(ERR_THREAD_COAP_APPEND_MSG, error);
 8014f08:	7bfb      	ldrb	r3, [r7, #15]
 8014f0a:	4619      	mov	r1, r3
 8014f0c:	2014      	movs	r0, #20
 8014f0e:	f7ff fc31 	bl	8014774 <APP_THREAD_Error>
      break;
 8014f12:	e041      	b.n	8014f98 <APP_THREAD_ProvisioningRespSend+0xe8>
    }

    error = otMessageAppend(pOT_Message, &OT_Command, sizeof(OT_Command));
 8014f14:	4b24      	ldr	r3, [pc, #144]	; (8014fa8 <APP_THREAD_ProvisioningRespSend+0xf8>)
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	2201      	movs	r2, #1
 8014f1a:	4924      	ldr	r1, [pc, #144]	; (8014fac <APP_THREAD_ProvisioningRespSend+0xfc>)
 8014f1c:	4618      	mov	r0, r3
 8014f1e:	f7fe fb79 	bl	8013614 <otMessageAppend>
 8014f22:	4603      	mov	r3, r0
 8014f24:	73fb      	strb	r3, [r7, #15]
    if (error != OT_ERROR_NONE)
 8014f26:	7bfb      	ldrb	r3, [r7, #15]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d004      	beq.n	8014f36 <APP_THREAD_ProvisioningRespSend+0x86>
    {
      APP_THREAD_Error(ERR_THREAD_COAP_APPEND_MSG, error);
 8014f2c:	7bfb      	ldrb	r3, [r7, #15]
 8014f2e:	4619      	mov	r1, r3
 8014f30:	2014      	movs	r0, #20
 8014f32:	f7ff fc1f 	bl	8014774 <APP_THREAD_Error>
    }

    error = otMessageAppend(pOT_Message, otThreadGetMeshLocalEid(NULL), sizeof(otIp6Address));
 8014f36:	4b1c      	ldr	r3, [pc, #112]	; (8014fa8 <APP_THREAD_ProvisioningRespSend+0xf8>)
 8014f38:	681c      	ldr	r4, [r3, #0]
 8014f3a:	2000      	movs	r0, #0
 8014f3c:	f7ff f92c 	bl	8014198 <otThreadGetMeshLocalEid>
 8014f40:	4603      	mov	r3, r0
 8014f42:	2210      	movs	r2, #16
 8014f44:	4619      	mov	r1, r3
 8014f46:	4620      	mov	r0, r4
 8014f48:	f7fe fb64 	bl	8013614 <otMessageAppend>
 8014f4c:	4603      	mov	r3, r0
 8014f4e:	73fb      	strb	r3, [r7, #15]
    if (error != OT_ERROR_NONE)
 8014f50:	7bfb      	ldrb	r3, [r7, #15]
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d005      	beq.n	8014f62 <APP_THREAD_ProvisioningRespSend+0xb2>
    {
      APP_THREAD_Error(ERR_THREAD_COAP_APPEND_MSG, error);
 8014f56:	7bfb      	ldrb	r3, [r7, #15]
 8014f58:	4619      	mov	r1, r3
 8014f5a:	2014      	movs	r0, #20
 8014f5c:	f7ff fc0a 	bl	8014774 <APP_THREAD_Error>
      break;
 8014f60:	e01a      	b.n	8014f98 <APP_THREAD_ProvisioningRespSend+0xe8>
    }

    error = otCoapSendResponse(NULL, pOT_Message, pMessageInfo);
 8014f62:	4b11      	ldr	r3, [pc, #68]	; (8014fa8 <APP_THREAD_ProvisioningRespSend+0xf8>)
 8014f64:	681b      	ldr	r3, [r3, #0]
 8014f66:	683a      	ldr	r2, [r7, #0]
 8014f68:	4619      	mov	r1, r3
 8014f6a:	2000      	movs	r0, #0
 8014f6c:	f7fe f921 	bl	80131b2 <otCoapSendResponse>
 8014f70:	4603      	mov	r3, r0
 8014f72:	73fb      	strb	r3, [r7, #15]
    if (error != OT_ERROR_NONE && pOT_Message != NULL)
 8014f74:	7bfb      	ldrb	r3, [r7, #15]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d00e      	beq.n	8014f98 <APP_THREAD_ProvisioningRespSend+0xe8>
 8014f7a:	4b0b      	ldr	r3, [pc, #44]	; (8014fa8 <APP_THREAD_ProvisioningRespSend+0xf8>)
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	d00a      	beq.n	8014f98 <APP_THREAD_ProvisioningRespSend+0xe8>
    {
      otMessageFree(pOT_Message);
 8014f82:	4b09      	ldr	r3, [pc, #36]	; (8014fa8 <APP_THREAD_ProvisioningRespSend+0xf8>)
 8014f84:	681b      	ldr	r3, [r3, #0]
 8014f86:	4618      	mov	r0, r3
 8014f88:	f7fe faeb 	bl	8013562 <otMessageFree>
      APP_THREAD_Error(ERR_THREAD_COAP_DATA_RESPONSE,error);
 8014f8c:	7bfb      	ldrb	r3, [r7, #15]
 8014f8e:	4619      	mov	r1, r3
 8014f90:	200e      	movs	r0, #14
 8014f92:	f7ff fbef 	bl	8014774 <APP_THREAD_Error>
    }
  }while(false);
}
 8014f96:	e7ff      	b.n	8014f98 <APP_THREAD_ProvisioningRespSend+0xe8>
 8014f98:	bf00      	nop
 8014f9a:	3714      	adds	r7, #20
 8014f9c:	46bd      	mov	sp, r7
 8014f9e:	bd90      	pop	{r4, r7, pc}
 8014fa0:	08018374 	.word	0x08018374
 8014fa4:	20027654 	.word	0x20027654
 8014fa8:	200276e4 	.word	0x200276e4
 8014fac:	20027720 	.word	0x20027720

08014fb0 <APP_THREAD_CoapReqHandlerFuotaParameters>:
 * @retval None
 */
static void APP_THREAD_CoapReqHandlerFuotaParameters(otCoapHeader * pHeader,
    otMessage            * pMessage,
    const otMessageInfo  * pMessageInfo)
{
 8014fb0:	b580      	push	{r7, lr}
 8014fb2:	b084      	sub	sp, #16
 8014fb4:	af00      	add	r7, sp, #0
 8014fb6:	60f8      	str	r0, [r7, #12]
 8014fb8:	60b9      	str	r1, [r7, #8]
 8014fba:	607a      	str	r2, [r7, #4]
  if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OtaContext, sizeof(OtaContext)) != sizeof(OtaContext))
 8014fbc:	68b8      	ldr	r0, [r7, #8]
 8014fbe:	f7fe fafb 	bl	80135b8 <otMessageGetOffset>
 8014fc2:	4603      	mov	r3, r0
 8014fc4:	4619      	mov	r1, r3
 8014fc6:	2310      	movs	r3, #16
 8014fc8:	4a2e      	ldr	r2, [pc, #184]	; (8015084 <APP_THREAD_CoapReqHandlerFuotaParameters+0xd4>)
 8014fca:	68b8      	ldr	r0, [r7, #8]
 8014fcc:	f7fe fb59 	bl	8013682 <otMessageRead>
 8014fd0:	4603      	mov	r3, r0
 8014fd2:	2b10      	cmp	r3, #16
 8014fd4:	d003      	beq.n	8014fde <APP_THREAD_CoapReqHandlerFuotaParameters+0x2e>
  {
    APP_THREAD_Error(ERR_THREAD_MESSAGE_READ, 0);
 8014fd6:	2100      	movs	r1, #0
 8014fd8:	2009      	movs	r0, #9
 8014fda:	f7ff fbcb 	bl	8014774 <APP_THREAD_Error>
  }

  /* Display Ota_Context values */
  if(OtaContext.file_type == APP_THREAD_OTA_FILE_TYPE_FW_APP)
 8014fde:	4b29      	ldr	r3, [pc, #164]	; (8015084 <APP_THREAD_CoapReqHandlerFuotaParameters+0xd4>)
 8014fe0:	781b      	ldrb	r3, [r3, #0]
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d105      	bne.n	8014ff2 <APP_THREAD_CoapReqHandlerFuotaParameters+0x42>
  {
    APP_DBG("FUOTA_PARAMETERS: File Type set to : FW_APP");
 8014fe6:	4a28      	ldr	r2, [pc, #160]	; (8015088 <APP_THREAD_CoapReqHandlerFuotaParameters+0xd8>)
 8014fe8:	2101      	movs	r1, #1
 8014fea:	2000      	movs	r0, #0
 8014fec:	f7f0 fa1a 	bl	8005424 <logApplication>
 8014ff0:	e012      	b.n	8015018 <APP_THREAD_CoapReqHandlerFuotaParameters+0x68>
  }
  else  if (OtaContext.file_type == APP_THREAD_OTA_FILE_TYPE_FW_COPRO_WIRELESS)
 8014ff2:	4b24      	ldr	r3, [pc, #144]	; (8015084 <APP_THREAD_CoapReqHandlerFuotaParameters+0xd4>)
 8014ff4:	781b      	ldrb	r3, [r3, #0]
 8014ff6:	2b01      	cmp	r3, #1
 8014ff8:	d105      	bne.n	8015006 <APP_THREAD_CoapReqHandlerFuotaParameters+0x56>
  {
    APP_DBG("FUOTA_PARAMETERS: File Type set to : FW_COPRO_WIRELESS");
 8014ffa:	4a24      	ldr	r2, [pc, #144]	; (801508c <APP_THREAD_CoapReqHandlerFuotaParameters+0xdc>)
 8014ffc:	2101      	movs	r1, #1
 8014ffe:	2000      	movs	r0, #0
 8015000:	f7f0 fa10 	bl	8005424 <logApplication>
 8015004:	e008      	b.n	8015018 <APP_THREAD_CoapReqHandlerFuotaParameters+0x68>
  }
  else
  {
    APP_DBG("FUOTA_PARAMETERS: File Type not recognized");
 8015006:	4a22      	ldr	r2, [pc, #136]	; (8015090 <APP_THREAD_CoapReqHandlerFuotaParameters+0xe0>)
 8015008:	2101      	movs	r1, #1
 801500a:	2000      	movs	r0, #0
 801500c:	f7f0 fa0a 	bl	8005424 <logApplication>
    APP_THREAD_Error(ERR_THREAD_FUOTA_FILE_TYPE_NOT_RECOGNIZED, 0);
 8015010:	2100      	movs	r1, #0
 8015012:	2018      	movs	r0, #24
 8015014:	f7ff fbae 	bl	8014774 <APP_THREAD_Error>
  }

  APP_DBG("FUOTA_PARAMETERS: Binary Size = 0x%x", OtaContext.binary_size);
 8015018:	4b1a      	ldr	r3, [pc, #104]	; (8015084 <APP_THREAD_CoapReqHandlerFuotaParameters+0xd4>)
 801501a:	685b      	ldr	r3, [r3, #4]
 801501c:	4a1d      	ldr	r2, [pc, #116]	; (8015094 <APP_THREAD_CoapReqHandlerFuotaParameters+0xe4>)
 801501e:	2101      	movs	r1, #1
 8015020:	2000      	movs	r0, #0
 8015022:	f7f0 f9ff 	bl	8005424 <logApplication>
  APP_DBG("FUOTA_PARAMETERS: Address = 0x%x", OtaContext.base_address);
 8015026:	4b17      	ldr	r3, [pc, #92]	; (8015084 <APP_THREAD_CoapReqHandlerFuotaParameters+0xd4>)
 8015028:	689b      	ldr	r3, [r3, #8]
 801502a:	4a1b      	ldr	r2, [pc, #108]	; (8015098 <APP_THREAD_CoapReqHandlerFuotaParameters+0xe8>)
 801502c:	2101      	movs	r1, #1
 801502e:	2000      	movs	r0, #0
 8015030:	f7f0 f9f8 	bl	8005424 <logApplication>
  APP_DBG("FUOTA_PARAMETERS: Magic Keyword = 0x%x", OtaContext.magic_keyword);
 8015034:	4b13      	ldr	r3, [pc, #76]	; (8015084 <APP_THREAD_CoapReqHandlerFuotaParameters+0xd4>)
 8015036:	68db      	ldr	r3, [r3, #12]
 8015038:	4a18      	ldr	r2, [pc, #96]	; (801509c <APP_THREAD_CoapReqHandlerFuotaParameters+0xec>)
 801503a:	2101      	movs	r1, #1
 801503c:	2000      	movs	r0, #0
 801503e:	f7f0 f9f1 	bl	8005424 <logApplication>

  /* Check if Device can be updated with Fuota Server request */
  if (APP_THREAD_CheckDeviceCapabilities() == APP_THREAD_OK)
 8015042:	f000 f831 	bl	80150a8 <APP_THREAD_CheckDeviceCapabilities>
 8015046:	4603      	mov	r3, r0
 8015048:	2b00      	cmp	r3, #0
 801504a:	d103      	bne.n	8015054 <APP_THREAD_CoapReqHandlerFuotaParameters+0xa4>
  {
    OT_Command = APP_THREAD_OK;
 801504c:	4b14      	ldr	r3, [pc, #80]	; (80150a0 <APP_THREAD_CoapReqHandlerFuotaParameters+0xf0>)
 801504e:	2200      	movs	r2, #0
 8015050:	701a      	strb	r2, [r3, #0]
 8015052:	e007      	b.n	8015064 <APP_THREAD_CoapReqHandlerFuotaParameters+0xb4>
    // TODO : add LED toggling here
//    HW_TS_Start(TimerID, (uint32_t)LED_TOGGLE_TIMING);
  }
  else
  {
    OT_Command = APP_THREAD_ERROR;
 8015054:	4b12      	ldr	r3, [pc, #72]	; (80150a0 <APP_THREAD_CoapReqHandlerFuotaParameters+0xf0>)
 8015056:	2201      	movs	r2, #1
 8015058:	701a      	strb	r2, [r3, #0]
    APP_DBG("WARNING: Current Device capabilities cannot handle FUOTA. Check memory size available!");
 801505a:	4a12      	ldr	r2, [pc, #72]	; (80150a4 <APP_THREAD_CoapReqHandlerFuotaParameters+0xf4>)
 801505c:	2101      	movs	r1, #1
 801505e:	2000      	movs	r0, #0
 8015060:	f7f0 f9e0 	bl	8005424 <logApplication>
  }
  /* If Message is Confirmable, send response */
  if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE)
 8015064:	68f8      	ldr	r0, [r7, #12]
 8015066:	f7fd fef8 	bl	8012e5a <otCoapHeaderGetType>
 801506a:	4603      	mov	r3, r0
 801506c:	2b00      	cmp	r3, #0
 801506e:	d104      	bne.n	801507a <APP_THREAD_CoapReqHandlerFuotaParameters+0xca>
  {
    APP_THREAD_CoapSendRespFuotaParameters(pHeader, pMessageInfo, &OT_Command);
 8015070:	4a0b      	ldr	r2, [pc, #44]	; (80150a0 <APP_THREAD_CoapReqHandlerFuotaParameters+0xf0>)
 8015072:	6879      	ldr	r1, [r7, #4]
 8015074:	68f8      	ldr	r0, [r7, #12]
 8015076:	f000 f9f1 	bl	801545c <APP_THREAD_CoapSendRespFuotaParameters>
  }
}
 801507a:	bf00      	nop
 801507c:	3710      	adds	r7, #16
 801507e:	46bd      	mov	sp, r7
 8015080:	bd80      	pop	{r7, pc}
 8015082:	bf00      	nop
 8015084:	200278b8 	.word	0x200278b8
 8015088:	08018394 	.word	0x08018394
 801508c:	080183c0 	.word	0x080183c0
 8015090:	080183f8 	.word	0x080183f8
 8015094:	08018424 	.word	0x08018424
 8015098:	0801844c 	.word	0x0801844c
 801509c:	08018470 	.word	0x08018470
 80150a0:	20027720 	.word	0x20027720
 80150a4:	08018498 	.word	0x08018498

080150a8 <APP_THREAD_CheckDeviceCapabilities>:

static APP_THREAD_StatusTypeDef APP_THREAD_CheckDeviceCapabilities(void)
{
 80150a8:	b580      	push	{r7, lr}
 80150aa:	b088      	sub	sp, #32
 80150ac:	af02      	add	r7, sp, #8
  APP_THREAD_StatusTypeDef status = APP_THREAD_OK;
 80150ae:	2300      	movs	r3, #0
 80150b0:	74fb      	strb	r3, [r7, #19]
  uint32_t first_sector_idx;
  uint32_t first_secure_sector_idx;
  uint32_t free_sectors;
  uint32_t free_size;

  APP_DBG("Check Device capabilities");
 80150b2:	4a2e      	ldr	r2, [pc, #184]	; (801516c <APP_THREAD_CheckDeviceCapabilities+0xc4>)
 80150b4:	2101      	movs	r1, #1
 80150b6:	2000      	movs	r0, #0
 80150b8:	f7f0 f9b4 	bl	8005424 <logApplication>

  first_secure_sector_idx = (READ_BIT(FLASH->SFR, FLASH_SFR_SFSA) >> FLASH_SFR_SFSA_Pos);
 80150bc:	4b2c      	ldr	r3, [pc, #176]	; (8015170 <APP_THREAD_CheckDeviceCapabilities+0xc8>)
 80150be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80150c2:	b2db      	uxtb	r3, r3
 80150c4:	617b      	str	r3, [r7, #20]
  APP_DBG("SFSA Option Bytes set to sector = %d (0x080%x)", first_secure_sector_idx, first_secure_sector_idx*4096);
 80150c6:	697b      	ldr	r3, [r7, #20]
 80150c8:	031b      	lsls	r3, r3, #12
 80150ca:	9300      	str	r3, [sp, #0]
 80150cc:	697b      	ldr	r3, [r7, #20]
 80150ce:	4a29      	ldr	r2, [pc, #164]	; (8015174 <APP_THREAD_CheckDeviceCapabilities+0xcc>)
 80150d0:	2101      	movs	r1, #1
 80150d2:	2000      	movs	r0, #0
 80150d4:	f7f0 f9a6 	bl	8005424 <logApplication>

  first_sector_idx = *((uint8_t*) SRAM1_BASE + 1);
 80150d8:	4b27      	ldr	r3, [pc, #156]	; (8015178 <APP_THREAD_CheckDeviceCapabilities+0xd0>)
 80150da:	781b      	ldrb	r3, [r3, #0]
 80150dc:	60fb      	str	r3, [r7, #12]
  if (first_sector_idx == 0)
 80150de:	68fb      	ldr	r3, [r7, #12]
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d106      	bne.n	80150f2 <APP_THREAD_CheckDeviceCapabilities+0x4a>
  {
    APP_DBG("ERROR : SRAM1_BASE + 1 == 0");
 80150e4:	4a25      	ldr	r2, [pc, #148]	; (801517c <APP_THREAD_CheckDeviceCapabilities+0xd4>)
 80150e6:	2101      	movs	r1, #1
 80150e8:	2000      	movs	r0, #0
 80150ea:	f7f0 f99b 	bl	8005424 <logApplication>
    first_sector_idx = CFG_APP_START_SECTOR_INDEX;
 80150ee:	2310      	movs	r3, #16
 80150f0:	60fb      	str	r3, [r7, #12]
  }
  APP_DBG("First available sector = %d (0x080%x)", first_sector_idx, first_sector_idx*4096);
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	031b      	lsls	r3, r3, #12
 80150f6:	9300      	str	r3, [sp, #0]
 80150f8:	68fb      	ldr	r3, [r7, #12]
 80150fa:	4a21      	ldr	r2, [pc, #132]	; (8015180 <APP_THREAD_CheckDeviceCapabilities+0xd8>)
 80150fc:	2101      	movs	r1, #1
 80150fe:	2000      	movs	r0, #0
 8015100:	f7f0 f990 	bl	8005424 <logApplication>

  free_sectors = first_secure_sector_idx - first_sector_idx;
 8015104:	697a      	ldr	r2, [r7, #20]
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	1ad3      	subs	r3, r2, r3
 801510a:	60bb      	str	r3, [r7, #8]
  free_size = free_sectors*4096;
 801510c:	68bb      	ldr	r3, [r7, #8]
 801510e:	031b      	lsls	r3, r3, #12
 8015110:	607b      	str	r3, [r7, #4]

  APP_DBG("free_sectors = %d , -> %d bytes of FLASH Free", free_sectors, free_size);
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	9300      	str	r3, [sp, #0]
 8015116:	68bb      	ldr	r3, [r7, #8]
 8015118:	4a1a      	ldr	r2, [pc, #104]	; (8015184 <APP_THREAD_CheckDeviceCapabilities+0xdc>)
 801511a:	2101      	movs	r1, #1
 801511c:	2000      	movs	r0, #0
 801511e:	f7f0 f981 	bl	8005424 <logApplication>

  APP_DBG("Server requests    : %d bytes", OtaContext.binary_size);
 8015122:	4b19      	ldr	r3, [pc, #100]	; (8015188 <APP_THREAD_CheckDeviceCapabilities+0xe0>)
 8015124:	685b      	ldr	r3, [r3, #4]
 8015126:	4a19      	ldr	r2, [pc, #100]	; (801518c <APP_THREAD_CheckDeviceCapabilities+0xe4>)
 8015128:	2101      	movs	r1, #1
 801512a:	2000      	movs	r0, #0
 801512c:	f7f0 f97a 	bl	8005424 <logApplication>
  APP_DBG("Client Free memory : %d bytes", free_size);
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	4a17      	ldr	r2, [pc, #92]	; (8015190 <APP_THREAD_CheckDeviceCapabilities+0xe8>)
 8015134:	2101      	movs	r1, #1
 8015136:	2000      	movs	r0, #0
 8015138:	f7f0 f974 	bl	8005424 <logApplication>

  if (free_size < OtaContext.binary_size)
 801513c:	4b12      	ldr	r3, [pc, #72]	; (8015188 <APP_THREAD_CheckDeviceCapabilities+0xe0>)
 801513e:	685b      	ldr	r3, [r3, #4]
 8015140:	687a      	ldr	r2, [r7, #4]
 8015142:	429a      	cmp	r2, r3
 8015144:	d207      	bcs.n	8015156 <APP_THREAD_CheckDeviceCapabilities+0xae>
  {
    status = APP_THREAD_ERROR;
 8015146:	2301      	movs	r3, #1
 8015148:	74fb      	strb	r3, [r7, #19]
    APP_DBG("WARNING: Not enough Free Flash Memory available to download binary from Server!");
 801514a:	4a12      	ldr	r2, [pc, #72]	; (8015194 <APP_THREAD_CheckDeviceCapabilities+0xec>)
 801514c:	2101      	movs	r1, #1
 801514e:	2000      	movs	r0, #0
 8015150:	f7f0 f968 	bl	8005424 <logApplication>
 8015154:	e004      	b.n	8015160 <APP_THREAD_CheckDeviceCapabilities+0xb8>
  }
  else
  {
    APP_DBG("Device contains enough Flash Memory to download binary");
 8015156:	4a10      	ldr	r2, [pc, #64]	; (8015198 <APP_THREAD_CheckDeviceCapabilities+0xf0>)
 8015158:	2101      	movs	r1, #1
 801515a:	2000      	movs	r0, #0
 801515c:	f7f0 f962 	bl	8005424 <logApplication>
  }

  return status;
 8015160:	7cfb      	ldrb	r3, [r7, #19]
}
 8015162:	4618      	mov	r0, r3
 8015164:	3718      	adds	r7, #24
 8015166:	46bd      	mov	sp, r7
 8015168:	bd80      	pop	{r7, pc}
 801516a:	bf00      	nop
 801516c:	080184f0 	.word	0x080184f0
 8015170:	58004000 	.word	0x58004000
 8015174:	080182c8 	.word	0x080182c8
 8015178:	20000001 	.word	0x20000001
 801517c:	0801850c 	.word	0x0801850c
 8015180:	08018528 	.word	0x08018528
 8015184:	08018550 	.word	0x08018550
 8015188:	200278b8 	.word	0x200278b8
 801518c:	08018580 	.word	0x08018580
 8015190:	080185a0 	.word	0x080185a0
 8015194:	080185c0 	.word	0x080185c0
 8015198:	08018610 	.word	0x08018610

0801519c <APP_THREAD_CoapReqHandlerFuota>:
 * @retval None
 */
static void APP_THREAD_CoapReqHandlerFuota(otCoapHeader * pHeader,
    otMessage            * pMessage,
    const otMessageInfo  * pMessageInfo)
{
 801519c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80151a0:	b08e      	sub	sp, #56	; 0x38
 80151a2:	af04      	add	r7, sp, #16
 80151a4:	60f8      	str	r0, [r7, #12]
 80151a6:	60b9      	str	r1, [r7, #8]
 80151a8:	607a      	str	r2, [r7, #4]
  bool l_end_full_bin_transfer = FALSE;
 80151aa:	2300      	movs	r3, #0
 80151ac:	77fb      	strb	r3, [r7, #31]
  uint32_t flash_index = 0;
 80151ae:	2300      	movs	r3, #0
 80151b0:	623b      	str	r3, [r7, #32]
  uint64_t l_read64 = 0;
 80151b2:	f04f 0300 	mov.w	r3, #0
 80151b6:	f04f 0400 	mov.w	r4, #0
 80151ba:	e9c7 3404 	strd	r3, r4, [r7, #16]

  if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &FuotaTransferArray, FUOTA_PAYLOAD_SIZE) != FUOTA_PAYLOAD_SIZE)
 80151be:	68b8      	ldr	r0, [r7, #8]
 80151c0:	f7fe f9fa 	bl	80135b8 <otMessageGetOffset>
 80151c4:	4603      	mov	r3, r0
 80151c6:	4619      	mov	r1, r3
 80151c8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80151cc:	4a6f      	ldr	r2, [pc, #444]	; (801538c <APP_THREAD_CoapReqHandlerFuota+0x1f0>)
 80151ce:	68b8      	ldr	r0, [r7, #8]
 80151d0:	f7fe fa57 	bl	8013682 <otMessageRead>
 80151d4:	4603      	mov	r3, r0
 80151d6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80151da:	d003      	beq.n	80151e4 <APP_THREAD_CoapReqHandlerFuota+0x48>
  {
    APP_THREAD_Error(ERR_THREAD_MESSAGE_READ, 0);
 80151dc:	2100      	movs	r1, #0
 80151de:	2009      	movs	r0, #9
 80151e0:	f7ff fac8 	bl	8014774 <APP_THREAD_Error>
  }

  /* Test if magic Keyword is in FuotaBinData */
  for (int index = 0; index < FUOTA_NUMBER_WORDS_64BITS; ++index) {
 80151e4:	2300      	movs	r3, #0
 80151e6:	627b      	str	r3, [r7, #36]	; 0x24
 80151e8:	e046      	b.n	8015278 <APP_THREAD_CoapReqHandlerFuota+0xdc>
    if((FuotaTransferArray[index] & 0x00000000FFFFFFFF) == OtaContext.magic_keyword)
 80151ea:	4a68      	ldr	r2, [pc, #416]	; (801538c <APP_THREAD_CoapReqHandlerFuota+0x1f0>)
 80151ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151ee:	00db      	lsls	r3, r3, #3
 80151f0:	4413      	add	r3, r2
 80151f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80151f6:	f04f 31ff 	mov.w	r1, #4294967295
 80151fa:	f04f 0200 	mov.w	r2, #0
 80151fe:	ea01 0b03 	and.w	fp, r1, r3
 8015202:	ea02 0c04 	and.w	ip, r2, r4
 8015206:	4b62      	ldr	r3, [pc, #392]	; (8015390 <APP_THREAD_CoapReqHandlerFuota+0x1f4>)
 8015208:	68db      	ldr	r3, [r3, #12]
 801520a:	f04f 0400 	mov.w	r4, #0
 801520e:	45a4      	cmp	ip, r4
 8015210:	bf08      	it	eq
 8015212:	459b      	cmpeq	fp, r3
 8015214:	d10c      	bne.n	8015230 <APP_THREAD_CoapReqHandlerFuota+0x94>
    {
      APP_DBG("1 - FUOTA_MAGIC_KEYWORD found at flash_current_offset = %d", (FuotaBinData_index + index)*8);
 8015216:	4b5f      	ldr	r3, [pc, #380]	; (8015394 <APP_THREAD_CoapReqHandlerFuota+0x1f8>)
 8015218:	681a      	ldr	r2, [r3, #0]
 801521a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801521c:	4413      	add	r3, r2
 801521e:	00db      	lsls	r3, r3, #3
 8015220:	4a5d      	ldr	r2, [pc, #372]	; (8015398 <APP_THREAD_CoapReqHandlerFuota+0x1fc>)
 8015222:	2101      	movs	r1, #1
 8015224:	2000      	movs	r0, #0
 8015226:	f7f0 f8fd 	bl	8005424 <logApplication>
      l_end_full_bin_transfer = TRUE;
 801522a:	2301      	movs	r3, #1
 801522c:	77fb      	strb	r3, [r7, #31]
 801522e:	e020      	b.n	8015272 <APP_THREAD_CoapReqHandlerFuota+0xd6>
    }
    else
    if (((FuotaTransferArray[index] & 0xFFFFFFFF00000000) >> 32) == OtaContext.magic_keyword)
 8015230:	4a56      	ldr	r2, [pc, #344]	; (801538c <APP_THREAD_CoapReqHandlerFuota+0x1f0>)
 8015232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015234:	00db      	lsls	r3, r3, #3
 8015236:	4413      	add	r3, r2
 8015238:	e9d3 1200 	ldrd	r1, r2, [r3]
 801523c:	f04f 0300 	mov.w	r3, #0
 8015240:	f04f 0400 	mov.w	r4, #0
 8015244:	0013      	movs	r3, r2
 8015246:	2400      	movs	r4, #0
 8015248:	4a51      	ldr	r2, [pc, #324]	; (8015390 <APP_THREAD_CoapReqHandlerFuota+0x1f4>)
 801524a:	68d2      	ldr	r2, [r2, #12]
 801524c:	4611      	mov	r1, r2
 801524e:	f04f 0200 	mov.w	r2, #0
 8015252:	4294      	cmp	r4, r2
 8015254:	bf08      	it	eq
 8015256:	428b      	cmpeq	r3, r1
 8015258:	d10b      	bne.n	8015272 <APP_THREAD_CoapReqHandlerFuota+0xd6>
    {
      APP_DBG("2 - FUOTA_MAGIC_KEYWORD found at flash_current_offset = %d", (FuotaBinData_index + index)*8);
 801525a:	4b4e      	ldr	r3, [pc, #312]	; (8015394 <APP_THREAD_CoapReqHandlerFuota+0x1f8>)
 801525c:	681a      	ldr	r2, [r3, #0]
 801525e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015260:	4413      	add	r3, r2
 8015262:	00db      	lsls	r3, r3, #3
 8015264:	4a4d      	ldr	r2, [pc, #308]	; (801539c <APP_THREAD_CoapReqHandlerFuota+0x200>)
 8015266:	2101      	movs	r1, #1
 8015268:	2000      	movs	r0, #0
 801526a:	f7f0 f8db 	bl	8005424 <logApplication>
      l_end_full_bin_transfer = TRUE;
 801526e:	2301      	movs	r3, #1
 8015270:	77fb      	strb	r3, [r7, #31]
  for (int index = 0; index < FUOTA_NUMBER_WORDS_64BITS; ++index) {
 8015272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015274:	3301      	adds	r3, #1
 8015276:	627b      	str	r3, [r7, #36]	; 0x24
 8015278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801527a:	2b31      	cmp	r3, #49	; 0x31
 801527c:	ddb5      	ble.n	80151ea <APP_THREAD_CoapReqHandlerFuota+0x4e>
    }
  }

  FuotaBinData_index += FUOTA_NUMBER_WORDS_64BITS;
 801527e:	4b45      	ldr	r3, [pc, #276]	; (8015394 <APP_THREAD_CoapReqHandlerFuota+0x1f8>)
 8015280:	681b      	ldr	r3, [r3, #0]
 8015282:	3332      	adds	r3, #50	; 0x32
 8015284:	4a43      	ldr	r2, [pc, #268]	; (8015394 <APP_THREAD_CoapReqHandlerFuota+0x1f8>)
 8015286:	6013      	str	r3, [r2, #0]

  /* Write to Flash Memory */
  for(flash_index = 0; flash_index < FUOTA_NUMBER_WORDS_64BITS; flash_index++)
 8015288:	2300      	movs	r3, #0
 801528a:	623b      	str	r3, [r7, #32]
 801528c:	e066      	b.n	801535c <APP_THREAD_CoapReqHandlerFuota+0x1c0>
  {
    while( LL_HSEM_1StepLock( HSEM, CFG_HW_FLASH_SEMID ) );
 801528e:	bf00      	nop
 8015290:	2102      	movs	r1, #2
 8015292:	4843      	ldr	r0, [pc, #268]	; (80153a0 <APP_THREAD_CoapReqHandlerFuota+0x204>)
 8015294:	f7ff fa08 	bl	80146a8 <LL_HSEM_1StepLock>
 8015298:	4603      	mov	r3, r0
 801529a:	2b00      	cmp	r3, #0
 801529c:	d1f8      	bne.n	8015290 <APP_THREAD_CoapReqHandlerFuota+0xf4>
    HAL_FLASH_Unlock();
 801529e:	f7f3 f89b 	bl	80083d8 <HAL_FLASH_Unlock>
    while(LL_FLASH_IsActiveFlag_OperationSuspended());
 80152a2:	bf00      	nop
 80152a4:	f7ff f9ec 	bl	8014680 <LL_FLASH_IsActiveFlag_OperationSuspended>
 80152a8:	4603      	mov	r3, r0
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d1fa      	bne.n	80152a4 <APP_THREAD_CoapReqHandlerFuota+0x108>

    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
        OtaContext.base_address + flash_current_offset,
 80152ae:	4b38      	ldr	r3, [pc, #224]	; (8015390 <APP_THREAD_CoapReqHandlerFuota+0x1f4>)
 80152b0:	689a      	ldr	r2, [r3, #8]
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 80152b2:	4b3c      	ldr	r3, [pc, #240]	; (80153a4 <APP_THREAD_CoapReqHandlerFuota+0x208>)
 80152b4:	681b      	ldr	r3, [r3, #0]
 80152b6:	18d1      	adds	r1, r2, r3
 80152b8:	4a34      	ldr	r2, [pc, #208]	; (801538c <APP_THREAD_CoapReqHandlerFuota+0x1f0>)
 80152ba:	6a3b      	ldr	r3, [r7, #32]
 80152bc:	00db      	lsls	r3, r3, #3
 80152be:	4413      	add	r3, r2
 80152c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80152c4:	461a      	mov	r2, r3
 80152c6:	4623      	mov	r3, r4
 80152c8:	2001      	movs	r0, #1
 80152ca:	f7f3 f841 	bl	8008350 <HAL_FLASH_Program>
 80152ce:	4603      	mov	r3, r0
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d12a      	bne.n	801532a <APP_THREAD_CoapReqHandlerFuota+0x18e>
        FuotaTransferArray[flash_index]) == HAL_OK)
    {
      /* Read back value for verification */
      l_read64 = *(uint64_t*)(OtaContext.base_address + flash_current_offset);
 80152d4:	4b2e      	ldr	r3, [pc, #184]	; (8015390 <APP_THREAD_CoapReqHandlerFuota+0x1f4>)
 80152d6:	689a      	ldr	r2, [r3, #8]
 80152d8:	4b32      	ldr	r3, [pc, #200]	; (80153a4 <APP_THREAD_CoapReqHandlerFuota+0x208>)
 80152da:	681b      	ldr	r3, [r3, #0]
 80152dc:	4413      	add	r3, r2
 80152de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80152e2:	e9c7 3404 	strd	r3, r4, [r7, #16]
      if(l_read64 != FuotaTransferArray[flash_index])
 80152e6:	4a29      	ldr	r2, [pc, #164]	; (801538c <APP_THREAD_CoapReqHandlerFuota+0x1f0>)
 80152e8:	6a3b      	ldr	r3, [r7, #32]
 80152ea:	00db      	lsls	r3, r3, #3
 80152ec:	4413      	add	r3, r2
 80152ee:	e9d3 3400 	ldrd	r3, r4, [r3]
 80152f2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80152f6:	42a2      	cmp	r2, r4
 80152f8:	bf08      	it	eq
 80152fa:	4299      	cmpeq	r1, r3
 80152fc:	d01f      	beq.n	801533e <APP_THREAD_CoapReqHandlerFuota+0x1a2>
      {
        APP_DBG("FLASH: Comparison failed l_read64 = 0x%jx / ram_array = 0x%jx", l_read64, FuotaTransferArray[flash_index])
 80152fe:	4a23      	ldr	r2, [pc, #140]	; (801538c <APP_THREAD_CoapReqHandlerFuota+0x1f0>)
 8015300:	6a3b      	ldr	r3, [r7, #32]
 8015302:	00db      	lsls	r3, r3, #3
 8015304:	4413      	add	r3, r2
 8015306:	e9d3 3400 	ldrd	r3, r4, [r3]
 801530a:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801530e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8015312:	e9cd 3400 	strd	r3, r4, [sp]
 8015316:	4a24      	ldr	r2, [pc, #144]	; (80153a8 <APP_THREAD_CoapReqHandlerFuota+0x20c>)
 8015318:	2101      	movs	r1, #1
 801531a:	2000      	movs	r0, #0
 801531c:	f7f0 f882 	bl	8005424 <logApplication>
                  APP_THREAD_Error(ERR_THREAD_MSG_COMPARE_FAILED,0);
 8015320:	2100      	movs	r1, #0
 8015322:	2013      	movs	r0, #19
 8015324:	f7ff fa26 	bl	8014774 <APP_THREAD_Error>
 8015328:	e009      	b.n	801533e <APP_THREAD_CoapReqHandlerFuota+0x1a2>
      }
    }
    else
    {
      APP_DBG("HAL_FLASH_Program FAILED at flash_index = %d", flash_index)
 801532a:	6a3b      	ldr	r3, [r7, #32]
 801532c:	4a1f      	ldr	r2, [pc, #124]	; (80153ac <APP_THREAD_CoapReqHandlerFuota+0x210>)
 801532e:	2101      	movs	r1, #1
 8015330:	2000      	movs	r0, #0
 8015332:	f7f0 f877 	bl	8005424 <logApplication>
      APP_THREAD_Error(ERR_THREAD_FLASH_PROGRAM,0);
 8015336:	2100      	movs	r1, #0
 8015338:	2017      	movs	r0, #23
 801533a:	f7ff fa1b 	bl	8014774 <APP_THREAD_Error>
    }

    HAL_FLASH_Lock();
 801533e:	f7f3 f86d 	bl	800841c <HAL_FLASH_Lock>
    LL_HSEM_ReleaseLock( HSEM, CFG_HW_FLASH_SEMID, 0 );
 8015342:	2200      	movs	r2, #0
 8015344:	2102      	movs	r1, #2
 8015346:	4816      	ldr	r0, [pc, #88]	; (80153a0 <APP_THREAD_CoapReqHandlerFuota+0x204>)
 8015348:	f7ff f9c6 	bl	80146d8 <LL_HSEM_ReleaseLock>

    flash_current_offset += 8;
 801534c:	4b15      	ldr	r3, [pc, #84]	; (80153a4 <APP_THREAD_CoapReqHandlerFuota+0x208>)
 801534e:	681b      	ldr	r3, [r3, #0]
 8015350:	3308      	adds	r3, #8
 8015352:	4a14      	ldr	r2, [pc, #80]	; (80153a4 <APP_THREAD_CoapReqHandlerFuota+0x208>)
 8015354:	6013      	str	r3, [r2, #0]
  for(flash_index = 0; flash_index < FUOTA_NUMBER_WORDS_64BITS; flash_index++)
 8015356:	6a3b      	ldr	r3, [r7, #32]
 8015358:	3301      	adds	r3, #1
 801535a:	623b      	str	r3, [r7, #32]
 801535c:	6a3b      	ldr	r3, [r7, #32]
 801535e:	2b31      	cmp	r3, #49	; 0x31
 8015360:	d995      	bls.n	801528e <APP_THREAD_CoapReqHandlerFuota+0xf2>
  }

  /* If Message is Confirmable, send response */
  if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE)
 8015362:	68f8      	ldr	r0, [r7, #12]
 8015364:	f7fd fd79 	bl	8012e5a <otCoapHeaderGetType>
 8015368:	4603      	mov	r3, r0
 801536a:	2b00      	cmp	r3, #0
 801536c:	d103      	bne.n	8015376 <APP_THREAD_CoapReqHandlerFuota+0x1da>
  {
    APP_THREAD_CoapSendDataResponseFuota(pHeader, pMessageInfo);
 801536e:	6879      	ldr	r1, [r7, #4]
 8015370:	68f8      	ldr	r0, [r7, #12]
 8015372:	f000 f81d 	bl	80153b0 <APP_THREAD_CoapSendDataResponseFuota>
  }

  if(l_end_full_bin_transfer == TRUE)
 8015376:	7ffb      	ldrb	r3, [r7, #31]
 8015378:	2b00      	cmp	r3, #0
 801537a:	d001      	beq.n	8015380 <APP_THREAD_CoapReqHandlerFuota+0x1e4>
  {
	  // TODO : add FREERTOS task flag enable here

	  APP_THREAD_PerformReset();
 801537c:	f000 f8e4 	bl	8015548 <APP_THREAD_PerformReset>

//    UTIL_SEQ_SetTask(TASK_FUOTA_RESET, CFG_SCH_PRIO_0);
  }
}
 8015380:	bf00      	nop
 8015382:	3728      	adds	r7, #40	; 0x28
 8015384:	46bd      	mov	sp, r7
 8015386:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 801538a:	bf00      	nop
 801538c:	20027728 	.word	0x20027728
 8015390:	200278b8 	.word	0x200278b8
 8015394:	20027724 	.word	0x20027724
 8015398:	08018648 	.word	0x08018648
 801539c:	08018684 	.word	0x08018684
 80153a0:	58001400 	.word	0x58001400
 80153a4:	200278c8 	.word	0x200278c8
 80153a8:	080186c0 	.word	0x080186c0
 80153ac:	08018700 	.word	0x08018700

080153b0 <APP_THREAD_CoapSendDataResponseFuota>:
 * @param  pMessageInfo message info pointer
 * @retval None
 */
static void APP_THREAD_CoapSendDataResponseFuota(otCoapHeader    * pRequestHeader,
    const otMessageInfo * pMessageInfo)
{
 80153b0:	b590      	push	{r4, r7, lr}
 80153b2:	b085      	sub	sp, #20
 80153b4:	af00      	add	r7, sp, #0
 80153b6:	6078      	str	r0, [r7, #4]
 80153b8:	6039      	str	r1, [r7, #0]
  otError  error = OT_ERROR_NONE;
 80153ba:	2300      	movs	r3, #0
 80153bc:	73fb      	strb	r3, [r7, #15]
  static otCoapHeader  OT_Header = {0};

  do{
    otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_ACKNOWLEDGMENT, OT_COAP_CODE_CHANGED);
 80153be:	2244      	movs	r2, #68	; 0x44
 80153c0:	2120      	movs	r1, #32
 80153c2:	4824      	ldr	r0, [pc, #144]	; (8015454 <APP_THREAD_CoapSendDataResponseFuota+0xa4>)
 80153c4:	f7fd fbed 	bl	8012ba2 <otCoapHeaderInit>
    otCoapHeaderSetMessageId(&OT_Header, otCoapHeaderGetMessageId(pRequestHeader));
 80153c8:	6878      	ldr	r0, [r7, #4]
 80153ca:	f7fd fda2 	bl	8012f12 <otCoapHeaderGetMessageId>
 80153ce:	4603      	mov	r3, r0
 80153d0:	4619      	mov	r1, r3
 80153d2:	4820      	ldr	r0, [pc, #128]	; (8015454 <APP_THREAD_CoapSendDataResponseFuota+0xa4>)
 80153d4:	f7fd fd11 	bl	8012dfa <otCoapHeaderSetMessageId>
    otCoapHeaderSetToken(&OT_Header,
 80153d8:	6878      	ldr	r0, [r7, #4]
 80153da:	f7fd fdf6 	bl	8012fca <otCoapHeaderGetToken>
 80153de:	4604      	mov	r4, r0
 80153e0:	6878      	ldr	r0, [r7, #4]
 80153e2:	f7fd fdc4 	bl	8012f6e <otCoapHeaderGetTokenLength>
 80153e6:	4603      	mov	r3, r0
 80153e8:	461a      	mov	r2, r3
 80153ea:	4621      	mov	r1, r4
 80153ec:	4819      	ldr	r0, [pc, #100]	; (8015454 <APP_THREAD_CoapSendDataResponseFuota+0xa4>)
 80153ee:	f7fd fc0d 	bl	8012c0c <otCoapHeaderSetToken>
        otCoapHeaderGetToken(pRequestHeader),
        otCoapHeaderGetTokenLength(pRequestHeader));

    pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 80153f2:	4918      	ldr	r1, [pc, #96]	; (8015454 <APP_THREAD_CoapSendDataResponseFuota+0xa4>)
 80153f4:	2000      	movs	r0, #0
 80153f6:	f7fd fe15 	bl	8013024 <otCoapNewMessage>
 80153fa:	4602      	mov	r2, r0
 80153fc:	4b16      	ldr	r3, [pc, #88]	; (8015458 <APP_THREAD_CoapSendDataResponseFuota+0xa8>)
 80153fe:	601a      	str	r2, [r3, #0]
    if (pOT_Message == NULL)
 8015400:	4b15      	ldr	r3, [pc, #84]	; (8015458 <APP_THREAD_CoapSendDataResponseFuota+0xa8>)
 8015402:	681b      	ldr	r3, [r3, #0]
 8015404:	2b00      	cmp	r3, #0
 8015406:	d106      	bne.n	8015416 <APP_THREAD_CoapSendDataResponseFuota+0x66>
    {
      APP_THREAD_Error(ERR_THREAD_COAP_APPEND_MSG, error);
 8015408:	7bfb      	ldrb	r3, [r7, #15]
 801540a:	4619      	mov	r1, r3
 801540c:	2014      	movs	r0, #20
 801540e:	f7ff f9b1 	bl	8014774 <APP_THREAD_Error>
      break;
 8015412:	bf00      	nop
    {
      otMessageFree(pOT_Message);
      APP_THREAD_Error(ERR_THREAD_COAP_DATA_RESPONSE,error);
    }
  }while(false);
}
 8015414:	e019      	b.n	801544a <APP_THREAD_CoapSendDataResponseFuota+0x9a>
    error = otCoapSendResponse(NULL, pOT_Message, pMessageInfo);
 8015416:	4b10      	ldr	r3, [pc, #64]	; (8015458 <APP_THREAD_CoapSendDataResponseFuota+0xa8>)
 8015418:	681b      	ldr	r3, [r3, #0]
 801541a:	683a      	ldr	r2, [r7, #0]
 801541c:	4619      	mov	r1, r3
 801541e:	2000      	movs	r0, #0
 8015420:	f7fd fec7 	bl	80131b2 <otCoapSendResponse>
 8015424:	4603      	mov	r3, r0
 8015426:	73fb      	strb	r3, [r7, #15]
    if (error != OT_ERROR_NONE && pOT_Message != NULL)
 8015428:	7bfb      	ldrb	r3, [r7, #15]
 801542a:	2b00      	cmp	r3, #0
 801542c:	d00d      	beq.n	801544a <APP_THREAD_CoapSendDataResponseFuota+0x9a>
 801542e:	4b0a      	ldr	r3, [pc, #40]	; (8015458 <APP_THREAD_CoapSendDataResponseFuota+0xa8>)
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	2b00      	cmp	r3, #0
 8015434:	d009      	beq.n	801544a <APP_THREAD_CoapSendDataResponseFuota+0x9a>
      otMessageFree(pOT_Message);
 8015436:	4b08      	ldr	r3, [pc, #32]	; (8015458 <APP_THREAD_CoapSendDataResponseFuota+0xa8>)
 8015438:	681b      	ldr	r3, [r3, #0]
 801543a:	4618      	mov	r0, r3
 801543c:	f7fe f891 	bl	8013562 <otMessageFree>
      APP_THREAD_Error(ERR_THREAD_COAP_DATA_RESPONSE,error);
 8015440:	7bfb      	ldrb	r3, [r7, #15]
 8015442:	4619      	mov	r1, r3
 8015444:	200e      	movs	r0, #14
 8015446:	f7ff f995 	bl	8014774 <APP_THREAD_Error>
}
 801544a:	bf00      	nop
 801544c:	3714      	adds	r7, #20
 801544e:	46bd      	mov	sp, r7
 8015450:	bd90      	pop	{r4, r7, pc}
 8015452:	bf00      	nop
 8015454:	200278cc 	.word	0x200278cc
 8015458:	200276e4 	.word	0x200276e4

0801545c <APP_THREAD_CoapSendRespFuotaParameters>:
 * @retval None
 */
static void APP_THREAD_CoapSendRespFuotaParameters(otCoapHeader    * pRequestHeader,
    const otMessageInfo * pMessageInfo,
    uint8_t * pData)
{
 801545c:	b590      	push	{r4, r7, lr}
 801545e:	b087      	sub	sp, #28
 8015460:	af00      	add	r7, sp, #0
 8015462:	60f8      	str	r0, [r7, #12]
 8015464:	60b9      	str	r1, [r7, #8]
 8015466:	607a      	str	r2, [r7, #4]
  otError  error = OT_ERROR_NONE;
 8015468:	2300      	movs	r3, #0
 801546a:	75fb      	strb	r3, [r7, #23]
  static otCoapHeader  OT_Header = {0};
  uint8_t data = *pData;
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	781b      	ldrb	r3, [r3, #0]
 8015470:	75bb      	strb	r3, [r7, #22]
  APP_DBG("APP_THREAD_CoapSendRespFuotaParameters data = %d", data);
 8015472:	7dbb      	ldrb	r3, [r7, #22]
 8015474:	4a30      	ldr	r2, [pc, #192]	; (8015538 <APP_THREAD_CoapSendRespFuotaParameters+0xdc>)
 8015476:	2101      	movs	r1, #1
 8015478:	2000      	movs	r0, #0
 801547a:	f7ef ffd3 	bl	8005424 <logApplication>

  do{
    APP_DBG("FUOTA: Send CoAP response for Fuota Parameters");
 801547e:	4a2f      	ldr	r2, [pc, #188]	; (801553c <APP_THREAD_CoapSendRespFuotaParameters+0xe0>)
 8015480:	2101      	movs	r1, #1
 8015482:	2000      	movs	r0, #0
 8015484:	f7ef ffce 	bl	8005424 <logApplication>
    otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_CONTENT);
 8015488:	2245      	movs	r2, #69	; 0x45
 801548a:	2110      	movs	r1, #16
 801548c:	482c      	ldr	r0, [pc, #176]	; (8015540 <APP_THREAD_CoapSendRespFuotaParameters+0xe4>)
 801548e:	f7fd fb88 	bl	8012ba2 <otCoapHeaderInit>
    otCoapHeaderSetToken(&OT_Header,
 8015492:	68f8      	ldr	r0, [r7, #12]
 8015494:	f7fd fd99 	bl	8012fca <otCoapHeaderGetToken>
 8015498:	4604      	mov	r4, r0
 801549a:	68f8      	ldr	r0, [r7, #12]
 801549c:	f7fd fd67 	bl	8012f6e <otCoapHeaderGetTokenLength>
 80154a0:	4603      	mov	r3, r0
 80154a2:	461a      	mov	r2, r3
 80154a4:	4621      	mov	r1, r4
 80154a6:	4826      	ldr	r0, [pc, #152]	; (8015540 <APP_THREAD_CoapSendRespFuotaParameters+0xe4>)
 80154a8:	f7fd fbb0 	bl	8012c0c <otCoapHeaderSetToken>
        otCoapHeaderGetToken(pRequestHeader),
        otCoapHeaderGetTokenLength(pRequestHeader));
    otCoapHeaderSetPayloadMarker(&OT_Header);
 80154ac:	4824      	ldr	r0, [pc, #144]	; (8015540 <APP_THREAD_CoapSendRespFuotaParameters+0xe4>)
 80154ae:	f7fd fc76 	bl	8012d9e <otCoapHeaderSetPayloadMarker>

    pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 80154b2:	4923      	ldr	r1, [pc, #140]	; (8015540 <APP_THREAD_CoapSendRespFuotaParameters+0xe4>)
 80154b4:	2000      	movs	r0, #0
 80154b6:	f7fd fdb5 	bl	8013024 <otCoapNewMessage>
 80154ba:	4602      	mov	r2, r0
 80154bc:	4b21      	ldr	r3, [pc, #132]	; (8015544 <APP_THREAD_CoapSendRespFuotaParameters+0xe8>)
 80154be:	601a      	str	r2, [r3, #0]
    if (pOT_Message == NULL)
 80154c0:	4b20      	ldr	r3, [pc, #128]	; (8015544 <APP_THREAD_CoapSendRespFuotaParameters+0xe8>)
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d106      	bne.n	80154d6 <APP_THREAD_CoapSendRespFuotaParameters+0x7a>
    {
      APP_THREAD_Error(ERR_THREAD_COAP_APPEND_MSG, error);
 80154c8:	7dfb      	ldrb	r3, [r7, #23]
 80154ca:	4619      	mov	r1, r3
 80154cc:	2014      	movs	r0, #20
 80154ce:	f7ff f951 	bl	8014774 <APP_THREAD_Error>
      break;
 80154d2:	bf00      	nop
    {
      otMessageFree(pOT_Message);
      APP_THREAD_Error(ERR_THREAD_COAP_DATA_RESPONSE,error);
    }
  }while(false);
}
 80154d4:	e02b      	b.n	801552e <APP_THREAD_CoapSendRespFuotaParameters+0xd2>
    error = otMessageAppend(pOT_Message, &data, sizeof(data));
 80154d6:	4b1b      	ldr	r3, [pc, #108]	; (8015544 <APP_THREAD_CoapSendRespFuotaParameters+0xe8>)
 80154d8:	681b      	ldr	r3, [r3, #0]
 80154da:	f107 0116 	add.w	r1, r7, #22
 80154de:	2201      	movs	r2, #1
 80154e0:	4618      	mov	r0, r3
 80154e2:	f7fe f897 	bl	8013614 <otMessageAppend>
 80154e6:	4603      	mov	r3, r0
 80154e8:	75fb      	strb	r3, [r7, #23]
    if (error != OT_ERROR_NONE)
 80154ea:	7dfb      	ldrb	r3, [r7, #23]
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d004      	beq.n	80154fa <APP_THREAD_CoapSendRespFuotaParameters+0x9e>
      APP_THREAD_Error(ERR_THREAD_COAP_APPEND_MSG, error);
 80154f0:	7dfb      	ldrb	r3, [r7, #23]
 80154f2:	4619      	mov	r1, r3
 80154f4:	2014      	movs	r0, #20
 80154f6:	f7ff f93d 	bl	8014774 <APP_THREAD_Error>
    error = otCoapSendResponse(NULL, pOT_Message, pMessageInfo);
 80154fa:	4b12      	ldr	r3, [pc, #72]	; (8015544 <APP_THREAD_CoapSendRespFuotaParameters+0xe8>)
 80154fc:	681b      	ldr	r3, [r3, #0]
 80154fe:	68ba      	ldr	r2, [r7, #8]
 8015500:	4619      	mov	r1, r3
 8015502:	2000      	movs	r0, #0
 8015504:	f7fd fe55 	bl	80131b2 <otCoapSendResponse>
 8015508:	4603      	mov	r3, r0
 801550a:	75fb      	strb	r3, [r7, #23]
    if (error != OT_ERROR_NONE && pOT_Message != NULL)
 801550c:	7dfb      	ldrb	r3, [r7, #23]
 801550e:	2b00      	cmp	r3, #0
 8015510:	d00d      	beq.n	801552e <APP_THREAD_CoapSendRespFuotaParameters+0xd2>
 8015512:	4b0c      	ldr	r3, [pc, #48]	; (8015544 <APP_THREAD_CoapSendRespFuotaParameters+0xe8>)
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	2b00      	cmp	r3, #0
 8015518:	d009      	beq.n	801552e <APP_THREAD_CoapSendRespFuotaParameters+0xd2>
      otMessageFree(pOT_Message);
 801551a:	4b0a      	ldr	r3, [pc, #40]	; (8015544 <APP_THREAD_CoapSendRespFuotaParameters+0xe8>)
 801551c:	681b      	ldr	r3, [r3, #0]
 801551e:	4618      	mov	r0, r3
 8015520:	f7fe f81f 	bl	8013562 <otMessageFree>
      APP_THREAD_Error(ERR_THREAD_COAP_DATA_RESPONSE,error);
 8015524:	7dfb      	ldrb	r3, [r7, #23]
 8015526:	4619      	mov	r1, r3
 8015528:	200e      	movs	r0, #14
 801552a:	f7ff f923 	bl	8014774 <APP_THREAD_Error>
}
 801552e:	bf00      	nop
 8015530:	371c      	adds	r7, #28
 8015532:	46bd      	mov	sp, r7
 8015534:	bd90      	pop	{r4, r7, pc}
 8015536:	bf00      	nop
 8015538:	08018730 	.word	0x08018730
 801553c:	08018764 	.word	0x08018764
 8015540:	2002795c 	.word	0x2002795c
 8015544:	200276e4 	.word	0x200276e4

08015548 <APP_THREAD_PerformReset>:
 * @brief Task responsible for the reset at the end of OTA transfer.
 * @param  None
 * @retval None
 */
static void APP_THREAD_PerformReset(void)
{
 8015548:	b580      	push	{r7, lr}
 801554a:	af00      	add	r7, sp, #0
  APP_DBG("*******************************************************");
 801554c:	4a22      	ldr	r2, [pc, #136]	; (80155d8 <APP_THREAD_PerformReset+0x90>)
 801554e:	2101      	movs	r1, #1
 8015550:	2000      	movs	r0, #0
 8015552:	f7ef ff67 	bl	8005424 <logApplication>
  APP_DBG(" FUOTA_CLIENT : END OF TRANSFER COMPLETED");
 8015556:	4a21      	ldr	r2, [pc, #132]	; (80155dc <APP_THREAD_PerformReset+0x94>)
 8015558:	2101      	movs	r1, #1
 801555a:	2000      	movs	r0, #0
 801555c:	f7ef ff62 	bl	8005424 <logApplication>
  /* Stop Toggling of the LED */
//  HW_TS_Stop(TimerID);
//  BSP_LED_On(LED1);

  /* Insert delay to make sure CoAP response has been sent */
  HAL_Delay(200);
 8015560:	20c8      	movs	r0, #200	; 0xc8
 8015562:	f7f0 fe53 	bl	800620c <HAL_Delay>

  if(OtaContext.file_type == APP_THREAD_OTA_FILE_TYPE_FW_APP)
 8015566:	4b1e      	ldr	r3, [pc, #120]	; (80155e0 <APP_THREAD_PerformReset+0x98>)
 8015568:	781b      	ldrb	r3, [r3, #0]
 801556a:	2b00      	cmp	r3, #0
 801556c:	d10f      	bne.n	801558e <APP_THREAD_PerformReset+0x46>
  {
    APP_DBG("  --> Request to reboot on FW Application");
 801556e:	4a1d      	ldr	r2, [pc, #116]	; (80155e4 <APP_THREAD_PerformReset+0x9c>)
 8015570:	2101      	movs	r1, #1
 8015572:	2000      	movs	r0, #0
 8015574:	f7ef ff56 	bl	8005424 <logApplication>
    APP_DBG("*******************************************************");
 8015578:	4a17      	ldr	r2, [pc, #92]	; (80155d8 <APP_THREAD_PerformReset+0x90>)
 801557a:	2101      	movs	r1, #1
 801557c:	2000      	movs	r0, #0
 801557e:	f7ef ff51 	bl	8005424 <logApplication>
    /**
     * Reboot on FW Application
     */
    *(uint8_t*)SRAM1_BASE = CFG_REBOOT_ON_FW_APP;
 8015582:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8015586:	2200      	movs	r2, #0
 8015588:	701a      	strb	r2, [r3, #0]
    NVIC_SystemReset();
 801558a:	f7ff f865 	bl	8014658 <__NVIC_SystemReset>
  }
  else if(OtaContext.file_type == APP_THREAD_OTA_FILE_TYPE_FW_COPRO_WIRELESS)
 801558e:	4b14      	ldr	r3, [pc, #80]	; (80155e0 <APP_THREAD_PerformReset+0x98>)
 8015590:	781b      	ldrb	r3, [r3, #0]
 8015592:	2b01      	cmp	r3, #1
 8015594:	d114      	bne.n	80155c0 <APP_THREAD_PerformReset+0x78>
  {
    APP_DBG("  --> Request to reboot on FUS");
 8015596:	4a14      	ldr	r2, [pc, #80]	; (80155e8 <APP_THREAD_PerformReset+0xa0>)
 8015598:	2101      	movs	r1, #1
 801559a:	2000      	movs	r0, #0
 801559c:	f7ef ff42 	bl	8005424 <logApplication>
    APP_DBG("*******************************************************");
 80155a0:	4a0d      	ldr	r2, [pc, #52]	; (80155d8 <APP_THREAD_PerformReset+0x90>)
 80155a2:	2101      	movs	r1, #1
 80155a4:	2000      	movs	r0, #0
 80155a6:	f7ef ff3d 	bl	8005424 <logApplication>
    /**
     * Wireless firmware update is requested
     * Request CPU2 to reboot on FUS by sending two FUS command
     */
    SHCI_C2_FUS_GetState( NULL );
 80155aa:	2000      	movs	r0, #0
 80155ac:	f7fe faab 	bl	8013b06 <SHCI_C2_FUS_GetState>
    SHCI_C2_FUS_GetState( NULL );
 80155b0:	2000      	movs	r0, #0
 80155b2:	f7fe faa8 	bl	8013b06 <SHCI_C2_FUS_GetState>
    while(1)
    {
      HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80155b6:	2101      	movs	r1, #1
 80155b8:	2000      	movs	r0, #0
 80155ba:	f7f5 fa27 	bl	800aa0c <HAL_PWR_EnterSLEEPMode>
 80155be:	e7fa      	b.n	80155b6 <APP_THREAD_PerformReset+0x6e>
    }
  }
  else
  {
    APP_DBG("APP_THREAD_PerformReset: OtaContext.file_type not recognized");
 80155c0:	4a0a      	ldr	r2, [pc, #40]	; (80155ec <APP_THREAD_PerformReset+0xa4>)
 80155c2:	2101      	movs	r1, #1
 80155c4:	2000      	movs	r0, #0
 80155c6:	f7ef ff2d 	bl	8005424 <logApplication>
    APP_THREAD_Error(ERR_THREAD_FUOTA_FILE_TYPE_NOT_RECOGNIZED,0);
 80155ca:	2100      	movs	r1, #0
 80155cc:	2018      	movs	r0, #24
 80155ce:	f7ff f8d1 	bl	8014774 <APP_THREAD_Error>
  }

}
 80155d2:	bf00      	nop
 80155d4:	bd80      	pop	{r7, pc}
 80155d6:	bf00      	nop
 80155d8:	08018794 	.word	0x08018794
 80155dc:	080187cc 	.word	0x080187cc
 80155e0:	200278b8 	.word	0x200278b8
 80155e4:	080187f8 	.word	0x080187f8
 80155e8:	08018824 	.word	0x08018824
 80155ec:	08018844 	.word	0x08018844

080155f0 <APP_THREAD_UpdateBorderRouter>:
//volatile otNetifMulticastAddress *test_addr;
//volatile otExtAddress *test_ext_addr;
//volatile otExtAddress test_1;
//volatile otExtAddress test_2;

void APP_THREAD_UpdateBorderRouter() {
 80155f0:	b580      	push	{r7, lr}
 80155f2:	af00      	add	r7, sp, #0

	// if border router IP is still multicast (ff03::1), attempt to sync
	if (otIp6IsAddressEqual(&multicastAddr, &borderRouter.ipv6)) {
 80155f4:	4906      	ldr	r1, [pc, #24]	; (8015610 <APP_THREAD_UpdateBorderRouter+0x20>)
 80155f6:	4807      	ldr	r0, [pc, #28]	; (8015614 <APP_THREAD_UpdateBorderRouter+0x24>)
 80155f8:	f7fd feeb 	bl	80133d2 <otIp6IsAddressEqual>
 80155fc:	4603      	mov	r3, r0
 80155fe:	2b00      	cmp	r3, #0
 8015600:	d001      	beq.n	8015606 <APP_THREAD_UpdateBorderRouter+0x16>
		APP_THREAD_SyncWithBorderRouter();
 8015602:	f000 f809 	bl	8015618 <APP_THREAD_SyncWithBorderRouter>
	}

	// send IP to border router
	APP_THREAD_SendMyInfo();
 8015606:	f000 f81d 	bl	8015644 <APP_THREAD_SendMyInfo>
}
 801560a:	bf00      	nop
 801560c:	bd80      	pop	{r7, pc}
 801560e:	bf00      	nop
 8015610:	200276f0 	.word	0x200276f0
 8015614:	20028924 	.word	0x20028924

08015618 <APP_THREAD_SyncWithBorderRouter>:

// send a GET request to border router via multicast
void APP_THREAD_SyncWithBorderRouter() {
 8015618:	b580      	push	{r7, lr}
 801561a:	b084      	sub	sp, #16
 801561c:	af04      	add	r7, sp, #16
	APP_THREAD_SendCoapMsgForBorderSync(NULL, 0, &multicastAddr, borderSyncResource, REQUEST_ACK, OT_COAP_CODE_GET, 1U);
 801561e:	2301      	movs	r3, #1
 8015620:	9302      	str	r3, [sp, #8]
 8015622:	2301      	movs	r3, #1
 8015624:	9301      	str	r3, [sp, #4]
 8015626:	2301      	movs	r3, #1
 8015628:	9300      	str	r3, [sp, #0]
 801562a:	4b04      	ldr	r3, [pc, #16]	; (801563c <APP_THREAD_SyncWithBorderRouter+0x24>)
 801562c:	4a04      	ldr	r2, [pc, #16]	; (8015640 <APP_THREAD_SyncWithBorderRouter+0x28>)
 801562e:	2100      	movs	r1, #0
 8015630:	2000      	movs	r0, #0
 8015632:	f000 fa79 	bl	8015b28 <APP_THREAD_SendCoapMsgForBorderSync>
}
 8015636:	bf00      	nop
 8015638:	46bd      	mov	sp, r7
 801563a:	bd80      	pop	{r7, pc}
 801563c:	08018cc4 	.word	0x08018cc4
 8015640:	20028924 	.word	0x20028924

08015644 <APP_THREAD_SendMyInfo>:

void APP_THREAD_SendMyInfo() {
 8015644:	b580      	push	{r7, lr}
 8015646:	b084      	sub	sp, #16
 8015648:	af04      	add	r7, sp, #16
////	test_1 = test_ext_addr[0];
////	test_2 = &test_ext_addr;
//
//	error = otThreadGetNextNeighborInfo(NULL, &test_neighbor_iterator, &test_info_neighbor);
	// TODO: does this need an ACK
	APP_THREAD_SendCoapMsg(&msgSendMyIP, sizeof(msgSendMyIP), &borderRouter.ipv6, nodeInfoResource, REQUEST_ACK,
 801564a:	2301      	movs	r3, #1
 801564c:	9302      	str	r3, [sp, #8]
 801564e:	2303      	movs	r3, #3
 8015650:	9301      	str	r3, [sp, #4]
 8015652:	2301      	movs	r3, #1
 8015654:	9300      	str	r3, [sp, #0]
 8015656:	4b04      	ldr	r3, [pc, #16]	; (8015668 <APP_THREAD_SendMyInfo+0x24>)
 8015658:	4a04      	ldr	r2, [pc, #16]	; (801566c <APP_THREAD_SendMyInfo+0x28>)
 801565a:	2120      	movs	r1, #32
 801565c:	4804      	ldr	r0, [pc, #16]	; (8015670 <APP_THREAD_SendMyInfo+0x2c>)
 801565e:	f000 f96f 	bl	8015940 <APP_THREAD_SendCoapMsg>
			OT_COAP_CODE_PUT, 1U);
//	APP_THREAD_SendCoapUnicastMsg(NULL, NULL, borderRouter.ipv6  , borderSyncResource, 1U);
}
 8015662:	bf00      	nop
 8015664:	46bd      	mov	sp, r7
 8015666:	bd80      	pop	{r7, pc}
 8015668:	08018ce4 	.word	0x08018ce4
 801566c:	200276f0 	.word	0x200276f0
 8015670:	200000c8 	.word	0x200000c8

08015674 <APP_THREAD_SendBorderPacket>:
void APP_THREAD_SendBorderMessage(void *packet, uint8_t len) {
//	APP_THREAD_SendCoapMsg(sensorPacket, borderRouter.ipv6, borderPacket, otCoapType type);
	APP_THREAD_SendCoapMsg(packet, len, &borderRouter.ipv6, borderPacket, REQUEST_ACK, OT_COAP_CODE_PUT, 1U);
}

void APP_THREAD_SendBorderPacket(struct LogPacket *sensorPacket) {
 8015674:	b580      	push	{r7, lr}
 8015676:	b086      	sub	sp, #24
 8015678:	af04      	add	r7, sp, #16
 801567a:	6078      	str	r0, [r7, #4]
//	APP_THREAD_SendCoapMsg(sensorPacket, borderRouter.ipv6, borderPacket, otCoapType type);
	APP_THREAD_SendCoapMsg(sensorPacket, sizeof(struct LogPacket), &borderRouter.ipv6, borderPacket, NO_ACK,
 801567c:	2301      	movs	r3, #1
 801567e:	9302      	str	r3, [sp, #8]
 8015680:	2303      	movs	r3, #3
 8015682:	9301      	str	r3, [sp, #4]
 8015684:	2300      	movs	r3, #0
 8015686:	9300      	str	r3, [sp, #0]
 8015688:	4b04      	ldr	r3, [pc, #16]	; (801569c <APP_THREAD_SendBorderPacket+0x28>)
 801568a:	4a05      	ldr	r2, [pc, #20]	; (80156a0 <APP_THREAD_SendBorderPacket+0x2c>)
 801568c:	21cc      	movs	r1, #204	; 0xcc
 801568e:	6878      	ldr	r0, [r7, #4]
 8015690:	f000 f956 	bl	8015940 <APP_THREAD_SendCoapMsg>
			OT_COAP_CODE_PUT, 1U);

}
 8015694:	bf00      	nop
 8015696:	3708      	adds	r7, #8
 8015698:	46bd      	mov	sp, r7
 801569a:	bd80      	pop	{r7, pc}
 801569c:	08018cd4 	.word	0x08018cd4
 80156a0:	200276f0 	.word	0x200276f0

080156a4 <APP_THREAD_CoapLightsSimpleRequestHandler>:

static void APP_THREAD_CoapLightsSimpleRequestHandler(otCoapHeader *pHeader, otMessage *pMessage,
		const otMessageInfo *pMessageInfo) {
 80156a4:	b580      	push	{r7, lr}
 80156a6:	b084      	sub	sp, #16
 80156a8:	af00      	add	r7, sp, #0
 80156aa:	60f8      	str	r0, [r7, #12]
 80156ac:	60b9      	str	r1, [r7, #8]
 80156ae:	607a      	str	r2, [r7, #4]
	do {

		// if get, send response with current log message
		if (otCoapHeaderGetType(pHeader) == OT_COAP_CODE_GET) {
 80156b0:	68f8      	ldr	r0, [r7, #12]
 80156b2:	f7fd fbd2 	bl	8012e5a <otCoapHeaderGetType>
 80156b6:	4603      	mov	r3, r0
 80156b8:	2b01      	cmp	r3, #1
 80156ba:	d106      	bne.n	80156ca <APP_THREAD_CoapLightsSimpleRequestHandler+0x26>
			APP_THREAD_SendDataResponse(pHeader, pMessageInfo, &lightsSimpleMessage, sizeof(lightsSimpleMessage));
 80156bc:	2304      	movs	r3, #4
 80156be:	4a23      	ldr	r2, [pc, #140]	; (801574c <APP_THREAD_CoapLightsSimpleRequestHandler+0xa8>)
 80156c0:	6879      	ldr	r1, [r7, #4]
 80156c2:	68f8      	ldr	r0, [r7, #12]
 80156c4:	f000 fb14 	bl	8015cf0 <APP_THREAD_SendDataResponse>
			break;
 80156c8:	e03c      	b.n	8015744 <APP_THREAD_CoapLightsSimpleRequestHandler+0xa0>
		}

		if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &lightsSimpleMessage, sizeof(lightsSimpleMessage))
 80156ca:	68b8      	ldr	r0, [r7, #8]
 80156cc:	f7fd ff74 	bl	80135b8 <otMessageGetOffset>
 80156d0:	4603      	mov	r3, r0
 80156d2:	4619      	mov	r1, r3
 80156d4:	2304      	movs	r3, #4
 80156d6:	4a1d      	ldr	r2, [pc, #116]	; (801574c <APP_THREAD_CoapLightsSimpleRequestHandler+0xa8>)
 80156d8:	68b8      	ldr	r0, [r7, #8]
 80156da:	f7fd ffd2 	bl	8013682 <otMessageRead>
 80156de:	4603      	mov	r3, r0
 80156e0:	2b04      	cmp	r3, #4
 80156e2:	d112      	bne.n	801570a <APP_THREAD_CoapLightsSimpleRequestHandler+0x66>
				== 4U) {
			if ((otCoapHeaderGetCode(pHeader) == OT_COAP_CODE_PUT)
 80156e4:	68f8      	ldr	r0, [r7, #12]
 80156e6:	f7fd fbe6 	bl	8012eb6 <otCoapHeaderGetCode>
 80156ea:	4603      	mov	r3, r0
 80156ec:	2b03      	cmp	r3, #3
 80156ee:	d005      	beq.n	80156fc <APP_THREAD_CoapLightsSimpleRequestHandler+0x58>
					|| (otCoapHeaderGetCode(pHeader) == OT_COAP_CODE_POST)) {
 80156f0:	68f8      	ldr	r0, [r7, #12]
 80156f2:	f7fd fbe0 	bl	8012eb6 <otCoapHeaderGetCode>
 80156f6:	4603      	mov	r3, r0
 80156f8:	2b02      	cmp	r3, #2
 80156fa:	d106      	bne.n	801570a <APP_THREAD_CoapLightsSimpleRequestHandler+0x66>
				osMessageQueuePut(lightsSimpleQueueHandle, &lightsSimpleMessage, 0U, 0U);
 80156fc:	4b14      	ldr	r3, [pc, #80]	; (8015750 <APP_THREAD_CoapLightsSimpleRequestHandler+0xac>)
 80156fe:	6818      	ldr	r0, [r3, #0]
 8015700:	2300      	movs	r3, #0
 8015702:	2200      	movs	r2, #0
 8015704:	4911      	ldr	r1, [pc, #68]	; (801574c <APP_THREAD_CoapLightsSimpleRequestHandler+0xa8>)
 8015706:	f7f9 fcc1 	bl	800f08c <osMessageQueuePut>
			}

		}

		tempMessageInfo = pMessageInfo;
 801570a:	4a12      	ldr	r2, [pc, #72]	; (8015754 <APP_THREAD_CoapLightsSimpleRequestHandler+0xb0>)
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	6013      	str	r3, [r2, #0]
		receivedMessage = (otMessageInfo*) pMessage;
 8015710:	4a11      	ldr	r2, [pc, #68]	; (8015758 <APP_THREAD_CoapLightsSimpleRequestHandler+0xb4>)
 8015712:	68bb      	ldr	r3, [r7, #8]
 8015714:	6013      	str	r3, [r2, #0]

		if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE) {
 8015716:	68f8      	ldr	r0, [r7, #12]
 8015718:	f7fd fb9f 	bl	8012e5a <otCoapHeaderGetType>
 801571c:	4603      	mov	r3, r0
 801571e:	2b00      	cmp	r3, #0
 8015720:	d106      	bne.n	8015730 <APP_THREAD_CoapLightsSimpleRequestHandler+0x8c>
			APP_THREAD_SendDataResponse(pHeader, pMessageInfo, NULL, 0);
 8015722:	2300      	movs	r3, #0
 8015724:	2200      	movs	r2, #0
 8015726:	6879      	ldr	r1, [r7, #4]
 8015728:	68f8      	ldr	r0, [r7, #12]
 801572a:	f000 fae1 	bl	8015cf0 <APP_THREAD_SendDataResponse>
			break;
 801572e:	e009      	b.n	8015744 <APP_THREAD_CoapLightsSimpleRequestHandler+0xa0>
		}

		if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U) {
 8015730:	68b8      	ldr	r0, [r7, #8]
 8015732:	f7fd ff41 	bl	80135b8 <otMessageGetOffset>
 8015736:	4603      	mov	r3, r0
 8015738:	4619      	mov	r1, r3
 801573a:	2301      	movs	r3, #1
 801573c:	4a07      	ldr	r2, [pc, #28]	; (801575c <APP_THREAD_CoapLightsSimpleRequestHandler+0xb8>)
 801573e:	68b8      	ldr	r0, [r7, #8]
 8015740:	f7fd ff9f 	bl	8013682 <otMessageRead>

		if (OT_ReceivedCommand == 1U) {
			//BSP_LED_Toggle(LED1);
		}
	} while (false);
}
 8015744:	bf00      	nop
 8015746:	3710      	adds	r7, #16
 8015748:	46bd      	mov	sp, r7
 801574a:	bd80      	pop	{r7, pc}
 801574c:	20028010 	.word	0x20028010
 8015750:	20027bcc 	.word	0x20027bcc
 8015754:	200288e0 	.word	0x200288e0
 8015758:	20028938 	.word	0x20028938
 801575c:	200276e9 	.word	0x200276e9

08015760 <APP_THREAD_CoapBorderTimeRequestHandler>:
volatile char temp_var[100];
volatile uint8_t temp_num = 0;

// request handler for when receiving a message directed at the border router synchronizing resource
static void APP_THREAD_CoapBorderTimeRequestHandler(otCoapHeader *pHeader, otMessage *pMessage,
		const otMessageInfo *pMessageInfo) {
 8015760:	b5b0      	push	{r4, r5, r7, lr}
 8015762:	b084      	sub	sp, #16
 8015764:	af00      	add	r7, sp, #0
 8015766:	60f8      	str	r0, [r7, #12]
 8015768:	60b9      	str	r1, [r7, #8]
 801576a:	607a      	str	r2, [r7, #4]
	do {
#ifdef DONGLE_CODE
		BSP_LED_Toggle(LED_RED);
 801576c:	2002      	movs	r0, #2
 801576e:	f7ee fc9b 	bl	80040a8 <BSP_LED_Toggle>
#endif
		if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &receivedSystemCal, sizeof(receivedSystemCal))
 8015772:	68b8      	ldr	r0, [r7, #8]
 8015774:	f7fd ff20 	bl	80135b8 <otMessageGetOffset>
 8015778:	4603      	mov	r3, r0
 801577a:	4619      	mov	r1, r3
 801577c:	2318      	movs	r3, #24
 801577e:	4a1f      	ldr	r2, [pc, #124]	; (80157fc <APP_THREAD_CoapBorderTimeRequestHandler+0x9c>)
 8015780:	68b8      	ldr	r0, [r7, #8]
 8015782:	f7fd ff7e 	bl	8013682 <otMessageRead>
 8015786:	4603      	mov	r3, r0
 8015788:	2b18      	cmp	r3, #24
 801578a:	d11c      	bne.n	80157c6 <APP_THREAD_CoapBorderTimeRequestHandler+0x66>
				== sizeof(receivedSystemCal)) {
			// if the message was a put request, copy message over to border router info struct
			if ((otCoapHeaderGetCode(pHeader) == OT_COAP_CODE_PUT)
 801578c:	68f8      	ldr	r0, [r7, #12]
 801578e:	f7fd fb92 	bl	8012eb6 <otCoapHeaderGetCode>
 8015792:	4603      	mov	r3, r0
 8015794:	2b03      	cmp	r3, #3
 8015796:	d005      	beq.n	80157a4 <APP_THREAD_CoapBorderTimeRequestHandler+0x44>
					|| (otCoapHeaderGetCode(pHeader) == OT_COAP_CODE_POST)) {
 8015798:	68f8      	ldr	r0, [r7, #12]
 801579a:	f7fd fb8c 	bl	8012eb6 <otCoapHeaderGetCode>
 801579e:	4603      	mov	r3, r0
 80157a0:	2b02      	cmp	r3, #2
 80157a2:	d110      	bne.n	80157c6 <APP_THREAD_CoapBorderTimeRequestHandler+0x66>

				memcpy(&borderRouter, &receivedSystemCal, sizeof(receivedSystemCal));
 80157a4:	4a16      	ldr	r2, [pc, #88]	; (8015800 <APP_THREAD_CoapBorderTimeRequestHandler+0xa0>)
 80157a6:	4b15      	ldr	r3, [pc, #84]	; (80157fc <APP_THREAD_CoapBorderTimeRequestHandler+0x9c>)
 80157a8:	4614      	mov	r4, r2
 80157aa:	461d      	mov	r5, r3
 80157ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80157ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80157b0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80157b4:	e884 0003 	stmia.w	r4, {r0, r1}

				// update the onboard RTC unix time
				updateRTC(borderRouter.epoch);
 80157b8:	4b11      	ldr	r3, [pc, #68]	; (8015800 <APP_THREAD_CoapBorderTimeRequestHandler+0xa0>)
 80157ba:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80157be:	4618      	mov	r0, r3
 80157c0:	4621      	mov	r1, r4
 80157c2:	f000 f853 	bl	801586c <updateRTC>
			}
		}

		receivedMessage = (otMessageInfo*) pMessage;
 80157c6:	4a0f      	ldr	r2, [pc, #60]	; (8015804 <APP_THREAD_CoapBorderTimeRequestHandler+0xa4>)
 80157c8:	68bb      	ldr	r3, [r7, #8]
 80157ca:	6013      	str	r3, [r2, #0]

		if (otCoapHeaderGetCode(pHeader) == OT_COAP_CODE_GET) {
 80157cc:	68f8      	ldr	r0, [r7, #12]
 80157ce:	f7fd fb72 	bl	8012eb6 <otCoapHeaderGetCode>
 80157d2:	4603      	mov	r3, r0
 80157d4:	2b01      	cmp	r3, #1
 80157d6:	d00c      	beq.n	80157f2 <APP_THREAD_CoapBorderTimeRequestHandler+0x92>
			//APP_THREAD_SendDataResponse(pHeader, pMessageInfo, &borderRouter, sizeof(borderRouter));

			break;
		}

		if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE) {
 80157d8:	68f8      	ldr	r0, [r7, #12]
 80157da:	f7fd fb3e 	bl	8012e5a <otCoapHeaderGetType>
 80157de:	4603      	mov	r3, r0
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d107      	bne.n	80157f4 <APP_THREAD_CoapBorderTimeRequestHandler+0x94>
			APP_THREAD_SendDataResponse(pHeader, pMessageInfo, NULL, 0);
 80157e4:	2300      	movs	r3, #0
 80157e6:	2200      	movs	r2, #0
 80157e8:	6879      	ldr	r1, [r7, #4]
 80157ea:	68f8      	ldr	r0, [r7, #12]
 80157ec:	f000 fa80 	bl	8015cf0 <APP_THREAD_SendDataResponse>
			break;
 80157f0:	e000      	b.n	80157f4 <APP_THREAD_CoapBorderTimeRequestHandler+0x94>
			break;
 80157f2:	bf00      	nop
		}

	} while (false);
}
 80157f4:	bf00      	nop
 80157f6:	3710      	adds	r7, #16
 80157f8:	46bd      	mov	sp, r7
 80157fa:	bdb0      	pop	{r4, r5, r7, pc}
 80157fc:	20027708 	.word	0x20027708
 8015800:	200276f0 	.word	0x200276f0
 8015804:	20028938 	.word	0x20028938

08015808 <APP_THREAD_CoapNodeInfoRequestHandler>:

// Only get requests allowed for this resource
struct sendIP_struct tempVar = {"test","test",0};
//char test_string[200] = "test";
static void APP_THREAD_CoapNodeInfoRequestHandler(otCoapHeader *pHeader, otMessage *pMessage,
		const otMessageInfo *pMessageInfo) {
 8015808:	b580      	push	{r7, lr}
 801580a:	b084      	sub	sp, #16
 801580c:	af00      	add	r7, sp, #0
 801580e:	60f8      	str	r0, [r7, #12]
 8015810:	60b9      	str	r1, [r7, #8]
 8015812:	607a      	str	r2, [r7, #4]
	do {
#ifdef DONGLE_CODE
		BSP_LED_Toggle(LED_RED);
 8015814:	2002      	movs	r0, #2
 8015816:	f7ee fc47 	bl	80040a8 <BSP_LED_Toggle>
#endif

		if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &tempVar, sizeof(tempVar))
 801581a:	68b8      	ldr	r0, [r7, #8]
 801581c:	f7fd fecc 	bl	80135b8 <otMessageGetOffset>
 8015820:	4603      	mov	r3, r0
 8015822:	4619      	mov	r1, r3
 8015824:	2320      	movs	r3, #32
 8015826:	4a0f      	ldr	r2, [pc, #60]	; (8015864 <APP_THREAD_CoapNodeInfoRequestHandler+0x5c>)
 8015828:	68b8      	ldr	r0, [r7, #8]
 801582a:	f7fd ff2a 	bl	8013682 <otMessageRead>
//				// update the onboard RTC unix time
//				updateRTC(borderRouter.epoch);
//			}
		}

		receivedMessage = (otMessageInfo*) pMessage;
 801582e:	4a0e      	ldr	r2, [pc, #56]	; (8015868 <APP_THREAD_CoapNodeInfoRequestHandler+0x60>)
 8015830:	68bb      	ldr	r3, [r7, #8]
 8015832:	6013      	str	r3, [r2, #0]

		// send info if requested
		if (otCoapHeaderGetCode(pHeader) == OT_COAP_CODE_GET) {
 8015834:	68f8      	ldr	r0, [r7, #12]
 8015836:	f7fd fb3e 	bl	8012eb6 <otCoapHeaderGetCode>
 801583a:	4603      	mov	r3, r0
 801583c:	2b01      	cmp	r3, #1
 801583e:	d101      	bne.n	8015844 <APP_THREAD_CoapNodeInfoRequestHandler+0x3c>
//			APP_THREAD_SendDataResponse(pHeader, pMessageInfo, &msgSendMyIP, sizeof(msgSendMyIP));
			APP_THREAD_SendMyInfo();
 8015840:	f7ff ff00 	bl	8015644 <APP_THREAD_SendMyInfo>
//			APP_THREAD_SendDataResponse(pHeader, pMessageInfo, &tempVar, sizeof(tempVar));

//			break;
		}

		if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE) {
 8015844:	68f8      	ldr	r0, [r7, #12]
 8015846:	f7fd fb08 	bl	8012e5a <otCoapHeaderGetType>
 801584a:	4603      	mov	r3, r0
 801584c:	2b00      	cmp	r3, #0
 801584e:	d105      	bne.n	801585c <APP_THREAD_CoapNodeInfoRequestHandler+0x54>
			APP_THREAD_SendDataResponse(pHeader, pMessageInfo, NULL, 0);
 8015850:	2300      	movs	r3, #0
 8015852:	2200      	movs	r2, #0
 8015854:	6879      	ldr	r1, [r7, #4]
 8015856:	68f8      	ldr	r0, [r7, #12]
 8015858:	f000 fa4a 	bl	8015cf0 <APP_THREAD_SendDataResponse>
		}

	} while (false);
}
 801585c:	bf00      	nop
 801585e:	3710      	adds	r7, #16
 8015860:	46bd      	mov	sp, r7
 8015862:	bd80      	pop	{r7, pc}
 8015864:	20000118 	.word	0x20000118
 8015868:	20028938 	.word	0x20028938

0801586c <updateRTC>:

void updateRTC(time_t now) {
 801586c:	b580      	push	{r7, lr}
 801586e:	b088      	sub	sp, #32
 8015870:	af00      	add	r7, sp, #0
 8015872:	e9c7 0100 	strd	r0, r1, [r7]
	RTC_DateTypeDef sDate;

	// https://www.st.com/content/ccc/resource/technical/document/application_note/2a/c2/6f/74/fa/0d/46/3a/CD00015424.pdf/files/CD00015424.pdf/jcr:content/translations/en.CD00015424.pdf
	struct tm *time_tm;

	RTC_FromEpoch(now, &sTime, &sDate);
 8015876:	683b      	ldr	r3, [r7, #0]
 8015878:	f107 0208 	add.w	r2, r7, #8
 801587c:	f107 010c 	add.w	r1, r7, #12
 8015880:	4618      	mov	r0, r3
 8015882:	f7ef fb8f 	bl	8004fa4 <RTC_FromEpoch>

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) {
 8015886:	f107 030c 	add.w	r3, r7, #12
 801588a:	2200      	movs	r2, #0
 801588c:	4619      	mov	r1, r3
 801588e:	480a      	ldr	r0, [pc, #40]	; (80158b8 <updateRTC+0x4c>)
 8015890:	f7f6 ffbf 	bl	800c812 <HAL_RTC_SetTime>
	}

	/*
	 * update the RTC
	 */
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) {
 8015894:	f107 0308 	add.w	r3, r7, #8
 8015898:	2200      	movs	r2, #0
 801589a:	4619      	mov	r1, r3
 801589c:	4806      	ldr	r0, [pc, #24]	; (80158b8 <updateRTC+0x4c>)
 801589e:	f7f7 f8d8 	bl	800ca52 <HAL_RTC_SetDate>
	}

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0x32F2); // lock it in with the backup registers
 80158a2:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80158a6:	2100      	movs	r1, #0
 80158a8:	4803      	ldr	r0, [pc, #12]	; (80158b8 <updateRTC+0x4c>)
 80158aa:	f7f7 fa59 	bl	800cd60 <HAL_RTCEx_BKUPWrite>
}
 80158ae:	bf00      	nop
 80158b0:	3720      	adds	r7, #32
 80158b2:	46bd      	mov	sp, r7
 80158b4:	bd80      	pop	{r7, pc}
 80158b6:	bf00      	nop
 80158b8:	20028720 	.word	0x20028720

080158bc <APP_THREAD_CoapLightsComplexRequestHandler>:
//    BSP_LED_On(LED1);
//    APP_DBG(" ********* BUFFER HAS BEEN TRANFERED \r\n");
//  }
//}
static void APP_THREAD_CoapLightsComplexRequestHandler(otCoapHeader *pHeader, otMessage *pMessage,
		const otMessageInfo *pMessageInfo) {
 80158bc:	b580      	push	{r7, lr}
 80158be:	b084      	sub	sp, #16
 80158c0:	af00      	add	r7, sp, #0
 80158c2:	60f8      	str	r0, [r7, #12]
 80158c4:	60b9      	str	r1, [r7, #8]
 80158c6:	607a      	str	r2, [r7, #4]
	do {
		//APP_THREAD_SendCoapUnicastRequest();

		if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &lightMessageComplex, sizeof(lightMessageComplex))
 80158c8:	68b8      	ldr	r0, [r7, #8]
 80158ca:	f7fd fe75 	bl	80135b8 <otMessageGetOffset>
 80158ce:	4603      	mov	r3, r0
 80158d0:	4619      	mov	r1, r3
 80158d2:	2312      	movs	r3, #18
 80158d4:	4a16      	ldr	r2, [pc, #88]	; (8015930 <APP_THREAD_CoapLightsComplexRequestHandler+0x74>)
 80158d6:	68b8      	ldr	r0, [r7, #8]
 80158d8:	f7fd fed3 	bl	8013682 <otMessageRead>
 80158dc:	4603      	mov	r3, r0
 80158de:	2b12      	cmp	r3, #18
 80158e0:	d102      	bne.n	80158e8 <APP_THREAD_CoapLightsComplexRequestHandler+0x2c>
				== sizeof(lightMessageComplex)) {
			FrontLightsSet(&lightMessageComplex);
 80158e2:	4813      	ldr	r0, [pc, #76]	; (8015930 <APP_THREAD_CoapLightsComplexRequestHandler+0x74>)
 80158e4:	f7ee fa9c 	bl	8003e20 <FrontLightsSet>
		}

		tempMessageInfo = pMessageInfo;
 80158e8:	4a12      	ldr	r2, [pc, #72]	; (8015934 <APP_THREAD_CoapLightsComplexRequestHandler+0x78>)
 80158ea:	687b      	ldr	r3, [r7, #4]
 80158ec:	6013      	str	r3, [r2, #0]
		receivedMessage = (otMessageInfo*) pMessage;
 80158ee:	4a12      	ldr	r2, [pc, #72]	; (8015938 <APP_THREAD_CoapLightsComplexRequestHandler+0x7c>)
 80158f0:	68bb      	ldr	r3, [r7, #8]
 80158f2:	6013      	str	r3, [r2, #0]

		if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE) {
 80158f4:	68f8      	ldr	r0, [r7, #12]
 80158f6:	f7fd fab0 	bl	8012e5a <otCoapHeaderGetType>
 80158fa:	4603      	mov	r3, r0
 80158fc:	2b10      	cmp	r3, #16
 80158fe:	d110      	bne.n	8015922 <APP_THREAD_CoapLightsComplexRequestHandler+0x66>
			break;
		}

		if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT) {
 8015900:	68f8      	ldr	r0, [r7, #12]
 8015902:	f7fd fad8 	bl	8012eb6 <otCoapHeaderGetCode>
 8015906:	4603      	mov	r3, r0
 8015908:	2b03      	cmp	r3, #3
 801590a:	d10c      	bne.n	8015926 <APP_THREAD_CoapLightsComplexRequestHandler+0x6a>
			break;
		}

		if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U) {
 801590c:	68b8      	ldr	r0, [r7, #8]
 801590e:	f7fd fe53 	bl	80135b8 <otMessageGetOffset>
 8015912:	4603      	mov	r3, r0
 8015914:	4619      	mov	r1, r3
 8015916:	2301      	movs	r3, #1
 8015918:	4a08      	ldr	r2, [pc, #32]	; (801593c <APP_THREAD_CoapLightsComplexRequestHandler+0x80>)
 801591a:	68b8      	ldr	r0, [r7, #8]
 801591c:	f7fd feb1 	bl	8013682 <otMessageRead>
		if (OT_ReceivedCommand == 1U) {
			//BSP_LED_Toggle(LED1);
		}

	} while (false);
}
 8015920:	e002      	b.n	8015928 <APP_THREAD_CoapLightsComplexRequestHandler+0x6c>
			break;
 8015922:	bf00      	nop
 8015924:	e000      	b.n	8015928 <APP_THREAD_CoapLightsComplexRequestHandler+0x6c>
			break;
 8015926:	bf00      	nop
}
 8015928:	bf00      	nop
 801592a:	3710      	adds	r7, #16
 801592c:	46bd      	mov	sp, r7
 801592e:	bd80      	pop	{r7, pc}
 8015930:	20028910 	.word	0x20028910
 8015934:	200288e0 	.word	0x200288e0
 8015938:	20028938 	.word	0x20028938
 801593c:	200276e9 	.word	0x200276e9

08015940 <APP_THREAD_SendCoapMsg>:
//  }
//}

static char empty_message[10] = "empty";
static void APP_THREAD_SendCoapMsg(void *message, uint16_t msgSize, otIp6Address *ipv6_addr, char *resource,
		uint8_t request_ack, otCoapCode coapCode, uint8_t msgID) {
 8015940:	b590      	push	{r4, r7, lr}
 8015942:	b087      	sub	sp, #28
 8015944:	af02      	add	r7, sp, #8
 8015946:	60f8      	str	r0, [r7, #12]
 8015948:	607a      	str	r2, [r7, #4]
 801594a:	603b      	str	r3, [r7, #0]
 801594c:	460b      	mov	r3, r1
 801594e:	817b      	strh	r3, [r7, #10]
//			  multicastAddresses = otIp6GetMulticastAddresses(NULL);
//			  meshLocalEID =  otThreadGetMeshLocalEid(NULL);
//			  linkLocalIPV6 = otThreadGetLinkLocalIp6Address(NULL);

		// clear info
		memset(&OT_MessageInfo, 0, sizeof(OT_MessageInfo));
 8015950:	222c      	movs	r2, #44	; 0x2c
 8015952:	2100      	movs	r1, #0
 8015954:	486c      	ldr	r0, [pc, #432]	; (8015b08 <APP_THREAD_SendCoapMsg+0x1c8>)
 8015956:	f001 f970 	bl	8016c3a <memset>

		// add destination IPv6 address to header
		// TODO : swap the below statements once ST has their shit fixed

		if(msgSize > 100){ // TODO : semd to borderRouter if the message is a log message (this is a temporary fix)
 801595a:	897b      	ldrh	r3, [r7, #10]
 801595c:	2b64      	cmp	r3, #100	; 0x64
 801595e:	d90c      	bls.n	801597a <APP_THREAD_SendCoapMsg+0x3a>
			memcpy(&OT_MessageInfo.mPeerAddr, &borderRouter.ipv6, sizeof(otIp6Address));
 8015960:	4b69      	ldr	r3, [pc, #420]	; (8015b08 <APP_THREAD_SendCoapMsg+0x1c8>)
 8015962:	4a6a      	ldr	r2, [pc, #424]	; (8015b0c <APP_THREAD_SendCoapMsg+0x1cc>)
 8015964:	f103 0410 	add.w	r4, r3, #16
 8015968:	4613      	mov	r3, r2
 801596a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801596c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			otIp6AddressFromString("fd11:22::c34c:7994:cccc:4b82", &OT_MessageInfo.mSockAddr);
 8015970:	4965      	ldr	r1, [pc, #404]	; (8015b08 <APP_THREAD_SendCoapMsg+0x1c8>)
 8015972:	4867      	ldr	r0, [pc, #412]	; (8015b10 <APP_THREAD_SendCoapMsg+0x1d0>)
 8015974:	f7fd fd63 	bl	801343e <otIp6AddressFromString>
 8015978:	e009      	b.n	801598e <APP_THREAD_SendCoapMsg+0x4e>
		}else{
			memcpy(&OT_MessageInfo.mPeerAddr, &multicastAddr, sizeof(otIp6Address));
 801597a:	4b63      	ldr	r3, [pc, #396]	; (8015b08 <APP_THREAD_SendCoapMsg+0x1c8>)
 801597c:	4a65      	ldr	r2, [pc, #404]	; (8015b14 <APP_THREAD_SendCoapMsg+0x1d4>)
 801597e:	f103 0410 	add.w	r4, r3, #16
 8015982:	4613      	mov	r3, r2
 8015984:	6818      	ldr	r0, [r3, #0]
 8015986:	6859      	ldr	r1, [r3, #4]
 8015988:	689a      	ldr	r2, [r3, #8]
 801598a:	68db      	ldr	r3, [r3, #12]
 801598c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
//			  otIp6AddressFromString("fd11:22::c34c:7994:19f2:4b82", &OT_MessageInfo.mSockAddr);

//			  otIp6AddressFromString("fd11:22::c34c:7994:cccc:4b82", &OT_MessageInfo.mSockAddr);

		// populate message information
		OT_MessageInfo.mInterfaceId = OT_NETIF_INTERFACE_ID_THREAD;
 801598e:	4b5e      	ldr	r3, [pc, #376]	; (8015b08 <APP_THREAD_SendCoapMsg+0x1c8>)
 8015990:	2201      	movs	r2, #1
 8015992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		OT_MessageInfo.mPeerPort = OT_DEFAULT_COAP_PORT;
 8015996:	4b5c      	ldr	r3, [pc, #368]	; (8015b08 <APP_THREAD_SendCoapMsg+0x1c8>)
 8015998:	f241 6233 	movw	r2, #5683	; 0x1633
 801599c:	845a      	strh	r2, [r3, #34]	; 0x22
		OT_MessageInfo.mHopLimit = 64;
 801599e:	4b5a      	ldr	r3, [pc, #360]	; (8015b08 <APP_THREAD_SendCoapMsg+0x1c8>)
 80159a0:	2240      	movs	r2, #64	; 0x40
 80159a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		/************** CREATE NEW MESSAGE ********************ifco*/

		// create header
		if (request_ack && (coapCode == OT_COAP_CODE_PUT))
 80159a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d009      	beq.n	80159c2 <APP_THREAD_SendCoapMsg+0x82>
 80159ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80159b2:	2b03      	cmp	r3, #3
 80159b4:	d105      	bne.n	80159c2 <APP_THREAD_SendCoapMsg+0x82>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_CONFIRMABLE, OT_COAP_CODE_PUT);
 80159b6:	2203      	movs	r2, #3
 80159b8:	2100      	movs	r1, #0
 80159ba:	4857      	ldr	r0, [pc, #348]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 80159bc:	f7fd f8f1 	bl	8012ba2 <otCoapHeaderInit>
 80159c0:	e04a      	b.n	8015a58 <APP_THREAD_SendCoapMsg+0x118>
		else if (request_ack && (coapCode == OT_COAP_CODE_GET))
 80159c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d009      	beq.n	80159de <APP_THREAD_SendCoapMsg+0x9e>
 80159ca:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80159ce:	2b01      	cmp	r3, #1
 80159d0:	d105      	bne.n	80159de <APP_THREAD_SendCoapMsg+0x9e>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_CONFIRMABLE, OT_COAP_CODE_GET);
 80159d2:	2201      	movs	r2, #1
 80159d4:	2100      	movs	r1, #0
 80159d6:	4850      	ldr	r0, [pc, #320]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 80159d8:	f7fd f8e3 	bl	8012ba2 <otCoapHeaderInit>
 80159dc:	e03c      	b.n	8015a58 <APP_THREAD_SendCoapMsg+0x118>
		else if (request_ack && (coapCode == OT_COAP_CODE_POST))
 80159de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d009      	beq.n	80159fa <APP_THREAD_SendCoapMsg+0xba>
 80159e6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80159ea:	2b02      	cmp	r3, #2
 80159ec:	d105      	bne.n	80159fa <APP_THREAD_SendCoapMsg+0xba>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_CONFIRMABLE, OT_COAP_CODE_POST);
 80159ee:	2202      	movs	r2, #2
 80159f0:	2100      	movs	r1, #0
 80159f2:	4849      	ldr	r0, [pc, #292]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 80159f4:	f7fd f8d5 	bl	8012ba2 <otCoapHeaderInit>
 80159f8:	e02e      	b.n	8015a58 <APP_THREAD_SendCoapMsg+0x118>
		else if (!request_ack && (coapCode == OT_COAP_CODE_PUT))
 80159fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80159fe:	2b00      	cmp	r3, #0
 8015a00:	d109      	bne.n	8015a16 <APP_THREAD_SendCoapMsg+0xd6>
 8015a02:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015a06:	2b03      	cmp	r3, #3
 8015a08:	d105      	bne.n	8015a16 <APP_THREAD_SendCoapMsg+0xd6>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_PUT);
 8015a0a:	2203      	movs	r2, #3
 8015a0c:	2110      	movs	r1, #16
 8015a0e:	4842      	ldr	r0, [pc, #264]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 8015a10:	f7fd f8c7 	bl	8012ba2 <otCoapHeaderInit>
 8015a14:	e020      	b.n	8015a58 <APP_THREAD_SendCoapMsg+0x118>
		else if (!request_ack && (coapCode == OT_COAP_CODE_GET))
 8015a16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	d109      	bne.n	8015a32 <APP_THREAD_SendCoapMsg+0xf2>
 8015a1e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015a22:	2b01      	cmp	r3, #1
 8015a24:	d105      	bne.n	8015a32 <APP_THREAD_SendCoapMsg+0xf2>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_GET);
 8015a26:	2201      	movs	r2, #1
 8015a28:	2110      	movs	r1, #16
 8015a2a:	483b      	ldr	r0, [pc, #236]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 8015a2c:	f7fd f8b9 	bl	8012ba2 <otCoapHeaderInit>
 8015a30:	e012      	b.n	8015a58 <APP_THREAD_SendCoapMsg+0x118>
		else if (!request_ack && (coapCode == OT_COAP_CODE_POST))
 8015a32:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d109      	bne.n	8015a4e <APP_THREAD_SendCoapMsg+0x10e>
 8015a3a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015a3e:	2b02      	cmp	r3, #2
 8015a40:	d105      	bne.n	8015a4e <APP_THREAD_SendCoapMsg+0x10e>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_POST);
 8015a42:	2202      	movs	r2, #2
 8015a44:	2110      	movs	r1, #16
 8015a46:	4834      	ldr	r0, [pc, #208]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 8015a48:	f7fd f8ab 	bl	8012ba2 <otCoapHeaderInit>
 8015a4c:	e004      	b.n	8015a58 <APP_THREAD_SendCoapMsg+0x118>
		else
			return // this return should never happen

//			  otCoapHeaderSetMessageId(&OT_Header, msgID); `//may not need since sendRequest should set to 0
			otCoapHeaderGenerateToken(&OT_Header, 2U); //This function sets the Token length and randomizes its value.
 8015a4e:	2102      	movs	r1, #2
 8015a50:	4831      	ldr	r0, [pc, #196]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 8015a52:	f7fd f90f 	bl	8012c74 <otCoapHeaderGenerateToken>
 8015a56:	e053      	b.n	8015b00 <APP_THREAD_SendCoapMsg+0x1c0>

		// add the name of the resource
		error = otCoapHeaderAppendUriPathOptions(&OT_Header, resource);
 8015a58:	6839      	ldr	r1, [r7, #0]
 8015a5a:	482f      	ldr	r0, [pc, #188]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 8015a5c:	f7fd f96d 	bl	8012d3a <otCoapHeaderAppendUriPathOptions>
 8015a60:	4603      	mov	r3, r0
 8015a62:	461a      	mov	r2, r3
 8015a64:	4b2d      	ldr	r3, [pc, #180]	; (8015b1c <APP_THREAD_SendCoapMsg+0x1dc>)
 8015a66:	701a      	strb	r2, [r3, #0]
//			  if (error != OT_ERROR_NONE) while(1);

		// need this so the coap server doesnt try to parse as 'utf-8' and error out
		otCoapHeaderAppendContentFormatOption(&OT_Header, OT_COAP_OPTION_CONTENT_FORMAT_OCTET_STREAM);
 8015a68:	212a      	movs	r1, #42	; 0x2a
 8015a6a:	482b      	ldr	r0, [pc, #172]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 8015a6c:	f7fd f932 	bl	8012cd4 <otCoapHeaderAppendContentFormatOption>
//			  if (error != OT_ERROR_NONE) while(1);

		// This function adds Payload Marker indicating beginning of the payload to the CoAP header
		otCoapHeaderSetPayloadMarker(&OT_Header);
 8015a70:	4829      	ldr	r0, [pc, #164]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 8015a72:	f7fd f994 	bl	8012d9e <otCoapHeaderSetPayloadMarker>

		// creates new message with headers but with empty payload
		pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 8015a76:	4928      	ldr	r1, [pc, #160]	; (8015b18 <APP_THREAD_SendCoapMsg+0x1d8>)
 8015a78:	2000      	movs	r0, #0
 8015a7a:	f7fd fad3 	bl	8013024 <otCoapNewMessage>
 8015a7e:	4602      	mov	r2, r0
 8015a80:	4b27      	ldr	r3, [pc, #156]	; (8015b20 <APP_THREAD_SendCoapMsg+0x1e0>)
 8015a82:	601a      	str	r2, [r3, #0]
		if (pOT_Message == NULL)
 8015a84:	4b26      	ldr	r3, [pc, #152]	; (8015b20 <APP_THREAD_SendCoapMsg+0x1e0>)
 8015a86:	681b      	ldr	r3, [r3, #0]
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d100      	bne.n	8015a8e <APP_THREAD_SendCoapMsg+0x14e>
			while (1);
 8015a8c:	e7fe      	b.n	8015a8c <APP_THREAD_SendCoapMsg+0x14c>

		// Append bytes to a message (this is where the payload gets added)

		// append message if there was one given
		if (msgSize > 0) {
 8015a8e:	897b      	ldrh	r3, [r7, #10]
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d00b      	beq.n	8015aac <APP_THREAD_SendCoapMsg+0x16c>
			error = otMessageAppend(pOT_Message, message, msgSize);
 8015a94:	4b22      	ldr	r3, [pc, #136]	; (8015b20 <APP_THREAD_SendCoapMsg+0x1e0>)
 8015a96:	681b      	ldr	r3, [r3, #0]
 8015a98:	897a      	ldrh	r2, [r7, #10]
 8015a9a:	68f9      	ldr	r1, [r7, #12]
 8015a9c:	4618      	mov	r0, r3
 8015a9e:	f7fd fdb9 	bl	8013614 <otMessageAppend>
 8015aa2:	4603      	mov	r3, r0
 8015aa4:	461a      	mov	r2, r3
 8015aa6:	4b1d      	ldr	r3, [pc, #116]	; (8015b1c <APP_THREAD_SendCoapMsg+0x1dc>)
 8015aa8:	701a      	strb	r2, [r3, #0]
 8015aaa:	e00a      	b.n	8015ac2 <APP_THREAD_SendCoapMsg+0x182>
		}else{
			error = otMessageAppend(pOT_Message, empty_message, 10);
 8015aac:	4b1c      	ldr	r3, [pc, #112]	; (8015b20 <APP_THREAD_SendCoapMsg+0x1e0>)
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	220a      	movs	r2, #10
 8015ab2:	491c      	ldr	r1, [pc, #112]	; (8015b24 <APP_THREAD_SendCoapMsg+0x1e4>)
 8015ab4:	4618      	mov	r0, r3
 8015ab6:	f7fd fdad 	bl	8013614 <otMessageAppend>
 8015aba:	4603      	mov	r3, r0
 8015abc:	461a      	mov	r2, r3
 8015abe:	4b17      	ldr	r3, [pc, #92]	; (8015b1c <APP_THREAD_SendCoapMsg+0x1dc>)
 8015ac0:	701a      	strb	r2, [r3, #0]
		}

			  if (error != OT_ERROR_NONE) while(1);
 8015ac2:	4b16      	ldr	r3, [pc, #88]	; (8015b1c <APP_THREAD_SendCoapMsg+0x1dc>)
 8015ac4:	781b      	ldrb	r3, [r3, #0]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d000      	beq.n	8015acc <APP_THREAD_SendCoapMsg+0x18c>
 8015aca:	e7fe      	b.n	8015aca <APP_THREAD_SendCoapMsg+0x18a>

		// TODO: the response function should only be used for the border update event (I think only if message is embedded in ACK)?


		error = otCoapSendRequest(NULL,
 8015acc:	4b14      	ldr	r3, [pc, #80]	; (8015b20 <APP_THREAD_SendCoapMsg+0x1e0>)
 8015ace:	6819      	ldr	r1, [r3, #0]
 8015ad0:	2300      	movs	r3, #0
 8015ad2:	9300      	str	r3, [sp, #0]
 8015ad4:	2300      	movs	r3, #0
 8015ad6:	4a0c      	ldr	r2, [pc, #48]	; (8015b08 <APP_THREAD_SendCoapMsg+0x1c8>)
 8015ad8:	2000      	movs	r0, #0
 8015ada:	f7fd fad1 	bl	8013080 <otCoapSendRequest>
 8015ade:	4603      	mov	r3, r0
 8015ae0:	461a      	mov	r2, r3
 8015ae2:	4b0e      	ldr	r3, [pc, #56]	; (8015b1c <APP_THREAD_SendCoapMsg+0x1dc>)
 8015ae4:	701a      	strb	r2, [r3, #0]
								NULL,
								(void*) NULL);


		// if error: free allocated message buffer if one was allocated
		if (error != OT_ERROR_NONE && pOT_Message != NULL) {
 8015ae6:	4b0d      	ldr	r3, [pc, #52]	; (8015b1c <APP_THREAD_SendCoapMsg+0x1dc>)
 8015ae8:	781b      	ldrb	r3, [r3, #0]
 8015aea:	2b00      	cmp	r3, #0
 8015aec:	d008      	beq.n	8015b00 <APP_THREAD_SendCoapMsg+0x1c0>
 8015aee:	4b0c      	ldr	r3, [pc, #48]	; (8015b20 <APP_THREAD_SendCoapMsg+0x1e0>)
 8015af0:	681b      	ldr	r3, [r3, #0]
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	d004      	beq.n	8015b00 <APP_THREAD_SendCoapMsg+0x1c0>
			otMessageFree(pOT_Message);
 8015af6:	4b0a      	ldr	r3, [pc, #40]	; (8015b20 <APP_THREAD_SendCoapMsg+0x1e0>)
 8015af8:	681b      	ldr	r3, [r3, #0]
 8015afa:	4618      	mov	r0, r3
 8015afc:	f7fd fd31 	bl	8013562 <otMessageFree>
		}

	} while (false);
}
 8015b00:	3714      	adds	r7, #20
 8015b02:	46bd      	mov	sp, r7
 8015b04:	bd90      	pop	{r4, r7, pc}
 8015b06:	bf00      	nop
 8015b08:	20027628 	.word	0x20027628
 8015b0c:	200276f0 	.word	0x200276f0
 8015b10:	08018884 	.word	0x08018884
 8015b14:	20028924 	.word	0x20028924
 8015b18:	20027654 	.word	0x20027654
 8015b1c:	200276e8 	.word	0x200276e8
 8015b20:	200276e4 	.word	0x200276e4
 8015b24:	20000138 	.word	0x20000138

08015b28 <APP_THREAD_SendCoapMsgForBorderSync>:

static void APP_THREAD_SendCoapMsgForBorderSync(void *message, uint16_t msgSize, otIp6Address *ipv6_addr, char *resource,
		uint8_t request_ack, otCoapCode coapCode, uint8_t msgID) {
 8015b28:	b590      	push	{r4, r7, lr}
 8015b2a:	b087      	sub	sp, #28
 8015b2c:	af02      	add	r7, sp, #8
 8015b2e:	60f8      	str	r0, [r7, #12]
 8015b30:	607a      	str	r2, [r7, #4]
 8015b32:	603b      	str	r3, [r7, #0]
 8015b34:	460b      	mov	r3, r1
 8015b36:	817b      	strh	r3, [r7, #10]
//			  multicastAddresses = otIp6GetMulticastAddresses(NULL);
//			  meshLocalEID =  otThreadGetMeshLocalEid(NULL);
//			  linkLocalIPV6 = otThreadGetLinkLocalIp6Address(NULL);

		// clear info
		memset(&OT_MessageInfo, 0, sizeof(OT_MessageInfo));
 8015b38:	222c      	movs	r2, #44	; 0x2c
 8015b3a:	2100      	movs	r1, #0
 8015b3c:	4864      	ldr	r0, [pc, #400]	; (8015cd0 <APP_THREAD_SendCoapMsgForBorderSync+0x1a8>)
 8015b3e:	f001 f87c 	bl	8016c3a <memset>

		// add destination IPv6 address to header
		// TODO : swap the below statements once ST has their shit fixed


		memcpy(&OT_MessageInfo.mPeerAddr, &multicastAddr, sizeof(otIp6Address));
 8015b42:	4b63      	ldr	r3, [pc, #396]	; (8015cd0 <APP_THREAD_SendCoapMsgForBorderSync+0x1a8>)
 8015b44:	4a63      	ldr	r2, [pc, #396]	; (8015cd4 <APP_THREAD_SendCoapMsgForBorderSync+0x1ac>)
 8015b46:	f103 0410 	add.w	r4, r3, #16
 8015b4a:	4613      	mov	r3, r2
 8015b4c:	6818      	ldr	r0, [r3, #0]
 8015b4e:	6859      	ldr	r1, [r3, #4]
 8015b50:	689a      	ldr	r2, [r3, #8]
 8015b52:	68db      	ldr	r3, [r3, #12]
 8015b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
//			  otIp6AddressFromString("fd11:22::c34c:7994:19f2:4b82", &OT_MessageInfo.mSockAddr);

//			  otIp6AddressFromString("fd11:22::c34c:7994:cccc:4b82", &OT_MessageInfo.mSockAddr);

		// populate message information
		OT_MessageInfo.mInterfaceId = OT_NETIF_INTERFACE_ID_THREAD;
 8015b56:	4b5e      	ldr	r3, [pc, #376]	; (8015cd0 <APP_THREAD_SendCoapMsgForBorderSync+0x1a8>)
 8015b58:	2201      	movs	r2, #1
 8015b5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		OT_MessageInfo.mPeerPort = OT_DEFAULT_COAP_PORT;
 8015b5e:	4b5c      	ldr	r3, [pc, #368]	; (8015cd0 <APP_THREAD_SendCoapMsgForBorderSync+0x1a8>)
 8015b60:	f241 6233 	movw	r2, #5683	; 0x1633
 8015b64:	845a      	strh	r2, [r3, #34]	; 0x22
		OT_MessageInfo.mHopLimit = 64;
 8015b66:	4b5a      	ldr	r3, [pc, #360]	; (8015cd0 <APP_THREAD_SendCoapMsgForBorderSync+0x1a8>)
 8015b68:	2240      	movs	r2, #64	; 0x40
 8015b6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		/************** CREATE NEW MESSAGE ********************ifco*/

		// create header
		if (request_ack && (coapCode == OT_COAP_CODE_PUT))
 8015b6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d009      	beq.n	8015b8a <APP_THREAD_SendCoapMsgForBorderSync+0x62>
 8015b76:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015b7a:	2b03      	cmp	r3, #3
 8015b7c:	d105      	bne.n	8015b8a <APP_THREAD_SendCoapMsgForBorderSync+0x62>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_CONFIRMABLE, OT_COAP_CODE_PUT);
 8015b7e:	2203      	movs	r2, #3
 8015b80:	2100      	movs	r1, #0
 8015b82:	4855      	ldr	r0, [pc, #340]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015b84:	f7fd f80d 	bl	8012ba2 <otCoapHeaderInit>
 8015b88:	e04a      	b.n	8015c20 <APP_THREAD_SendCoapMsgForBorderSync+0xf8>
		else if (request_ack && (coapCode == OT_COAP_CODE_GET))
 8015b8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d009      	beq.n	8015ba6 <APP_THREAD_SendCoapMsgForBorderSync+0x7e>
 8015b92:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015b96:	2b01      	cmp	r3, #1
 8015b98:	d105      	bne.n	8015ba6 <APP_THREAD_SendCoapMsgForBorderSync+0x7e>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_CONFIRMABLE, OT_COAP_CODE_GET);
 8015b9a:	2201      	movs	r2, #1
 8015b9c:	2100      	movs	r1, #0
 8015b9e:	484e      	ldr	r0, [pc, #312]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015ba0:	f7fc ffff 	bl	8012ba2 <otCoapHeaderInit>
 8015ba4:	e03c      	b.n	8015c20 <APP_THREAD_SendCoapMsgForBorderSync+0xf8>
		else if (request_ack && (coapCode == OT_COAP_CODE_POST))
 8015ba6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	d009      	beq.n	8015bc2 <APP_THREAD_SendCoapMsgForBorderSync+0x9a>
 8015bae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015bb2:	2b02      	cmp	r3, #2
 8015bb4:	d105      	bne.n	8015bc2 <APP_THREAD_SendCoapMsgForBorderSync+0x9a>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_CONFIRMABLE, OT_COAP_CODE_POST);
 8015bb6:	2202      	movs	r2, #2
 8015bb8:	2100      	movs	r1, #0
 8015bba:	4847      	ldr	r0, [pc, #284]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015bbc:	f7fc fff1 	bl	8012ba2 <otCoapHeaderInit>
 8015bc0:	e02e      	b.n	8015c20 <APP_THREAD_SendCoapMsgForBorderSync+0xf8>
		else if (!request_ack && (coapCode == OT_COAP_CODE_PUT))
 8015bc2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d109      	bne.n	8015bde <APP_THREAD_SendCoapMsgForBorderSync+0xb6>
 8015bca:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015bce:	2b03      	cmp	r3, #3
 8015bd0:	d105      	bne.n	8015bde <APP_THREAD_SendCoapMsgForBorderSync+0xb6>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_PUT);
 8015bd2:	2203      	movs	r2, #3
 8015bd4:	2110      	movs	r1, #16
 8015bd6:	4840      	ldr	r0, [pc, #256]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015bd8:	f7fc ffe3 	bl	8012ba2 <otCoapHeaderInit>
 8015bdc:	e020      	b.n	8015c20 <APP_THREAD_SendCoapMsgForBorderSync+0xf8>
		else if (!request_ack && (coapCode == OT_COAP_CODE_GET))
 8015bde:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d109      	bne.n	8015bfa <APP_THREAD_SendCoapMsgForBorderSync+0xd2>
 8015be6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015bea:	2b01      	cmp	r3, #1
 8015bec:	d105      	bne.n	8015bfa <APP_THREAD_SendCoapMsgForBorderSync+0xd2>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_GET);
 8015bee:	2201      	movs	r2, #1
 8015bf0:	2110      	movs	r1, #16
 8015bf2:	4839      	ldr	r0, [pc, #228]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015bf4:	f7fc ffd5 	bl	8012ba2 <otCoapHeaderInit>
 8015bf8:	e012      	b.n	8015c20 <APP_THREAD_SendCoapMsgForBorderSync+0xf8>
		else if (!request_ack && (coapCode == OT_COAP_CODE_POST))
 8015bfa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d109      	bne.n	8015c16 <APP_THREAD_SendCoapMsgForBorderSync+0xee>
 8015c02:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015c06:	2b02      	cmp	r3, #2
 8015c08:	d105      	bne.n	8015c16 <APP_THREAD_SendCoapMsgForBorderSync+0xee>
			otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_POST);
 8015c0a:	2202      	movs	r2, #2
 8015c0c:	2110      	movs	r1, #16
 8015c0e:	4832      	ldr	r0, [pc, #200]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015c10:	f7fc ffc7 	bl	8012ba2 <otCoapHeaderInit>
 8015c14:	e004      	b.n	8015c20 <APP_THREAD_SendCoapMsgForBorderSync+0xf8>
		else
			return // this return should never happen

//			  otCoapHeaderSetMessageId(&OT_Header, msgID); `//may not need since sendRequest should set to 0
			otCoapHeaderGenerateToken(&OT_Header, 2U); //This function sets the Token length and randomizes its value.
 8015c16:	2102      	movs	r1, #2
 8015c18:	482f      	ldr	r0, [pc, #188]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015c1a:	f7fd f82b 	bl	8012c74 <otCoapHeaderGenerateToken>
 8015c1e:	e053      	b.n	8015cc8 <APP_THREAD_SendCoapMsgForBorderSync+0x1a0>

		// add the name of the resource
		error = otCoapHeaderAppendUriPathOptions(&OT_Header, resource);
 8015c20:	6839      	ldr	r1, [r7, #0]
 8015c22:	482d      	ldr	r0, [pc, #180]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015c24:	f7fd f889 	bl	8012d3a <otCoapHeaderAppendUriPathOptions>
 8015c28:	4603      	mov	r3, r0
 8015c2a:	461a      	mov	r2, r3
 8015c2c:	4b2b      	ldr	r3, [pc, #172]	; (8015cdc <APP_THREAD_SendCoapMsgForBorderSync+0x1b4>)
 8015c2e:	701a      	strb	r2, [r3, #0]
//			  if (error != OT_ERROR_NONE) while(1);

		// need this so the coap server doesnt try to parse as 'utf-8' and error out
		otCoapHeaderAppendContentFormatOption(&OT_Header, OT_COAP_OPTION_CONTENT_FORMAT_OCTET_STREAM);
 8015c30:	212a      	movs	r1, #42	; 0x2a
 8015c32:	4829      	ldr	r0, [pc, #164]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015c34:	f7fd f84e 	bl	8012cd4 <otCoapHeaderAppendContentFormatOption>
//			  if (error != OT_ERROR_NONE) while(1);

		// This function adds Payload Marker indicating beginning of the payload to the CoAP header
		otCoapHeaderSetPayloadMarker(&OT_Header);
 8015c38:	4827      	ldr	r0, [pc, #156]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015c3a:	f7fd f8b0 	bl	8012d9e <otCoapHeaderSetPayloadMarker>

		// creates new message with headers but with empty payload
		pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 8015c3e:	4926      	ldr	r1, [pc, #152]	; (8015cd8 <APP_THREAD_SendCoapMsgForBorderSync+0x1b0>)
 8015c40:	2000      	movs	r0, #0
 8015c42:	f7fd f9ef 	bl	8013024 <otCoapNewMessage>
 8015c46:	4602      	mov	r2, r0
 8015c48:	4b25      	ldr	r3, [pc, #148]	; (8015ce0 <APP_THREAD_SendCoapMsgForBorderSync+0x1b8>)
 8015c4a:	601a      	str	r2, [r3, #0]
		if (pOT_Message == NULL)
 8015c4c:	4b24      	ldr	r3, [pc, #144]	; (8015ce0 <APP_THREAD_SendCoapMsgForBorderSync+0x1b8>)
 8015c4e:	681b      	ldr	r3, [r3, #0]
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	d100      	bne.n	8015c56 <APP_THREAD_SendCoapMsgForBorderSync+0x12e>
			while (1);
 8015c54:	e7fe      	b.n	8015c54 <APP_THREAD_SendCoapMsgForBorderSync+0x12c>

		// Append bytes to a message (this is where the payload gets added)

		// append message if there was one given
		if (msgSize > 0) {
 8015c56:	897b      	ldrh	r3, [r7, #10]
 8015c58:	2b00      	cmp	r3, #0
 8015c5a:	d00b      	beq.n	8015c74 <APP_THREAD_SendCoapMsgForBorderSync+0x14c>
			error = otMessageAppend(pOT_Message, message, msgSize);
 8015c5c:	4b20      	ldr	r3, [pc, #128]	; (8015ce0 <APP_THREAD_SendCoapMsgForBorderSync+0x1b8>)
 8015c5e:	681b      	ldr	r3, [r3, #0]
 8015c60:	897a      	ldrh	r2, [r7, #10]
 8015c62:	68f9      	ldr	r1, [r7, #12]
 8015c64:	4618      	mov	r0, r3
 8015c66:	f7fd fcd5 	bl	8013614 <otMessageAppend>
 8015c6a:	4603      	mov	r3, r0
 8015c6c:	461a      	mov	r2, r3
 8015c6e:	4b1b      	ldr	r3, [pc, #108]	; (8015cdc <APP_THREAD_SendCoapMsgForBorderSync+0x1b4>)
 8015c70:	701a      	strb	r2, [r3, #0]
 8015c72:	e00a      	b.n	8015c8a <APP_THREAD_SendCoapMsgForBorderSync+0x162>
		}else{
			error = otMessageAppend(pOT_Message, empty_message, 10);
 8015c74:	4b1a      	ldr	r3, [pc, #104]	; (8015ce0 <APP_THREAD_SendCoapMsgForBorderSync+0x1b8>)
 8015c76:	681b      	ldr	r3, [r3, #0]
 8015c78:	220a      	movs	r2, #10
 8015c7a:	491a      	ldr	r1, [pc, #104]	; (8015ce4 <APP_THREAD_SendCoapMsgForBorderSync+0x1bc>)
 8015c7c:	4618      	mov	r0, r3
 8015c7e:	f7fd fcc9 	bl	8013614 <otMessageAppend>
 8015c82:	4603      	mov	r3, r0
 8015c84:	461a      	mov	r2, r3
 8015c86:	4b15      	ldr	r3, [pc, #84]	; (8015cdc <APP_THREAD_SendCoapMsgForBorderSync+0x1b4>)
 8015c88:	701a      	strb	r2, [r3, #0]
		}

			  if (error != OT_ERROR_NONE) while(1);
 8015c8a:	4b14      	ldr	r3, [pc, #80]	; (8015cdc <APP_THREAD_SendCoapMsgForBorderSync+0x1b4>)
 8015c8c:	781b      	ldrb	r3, [r3, #0]
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d000      	beq.n	8015c94 <APP_THREAD_SendCoapMsgForBorderSync+0x16c>
 8015c92:	e7fe      	b.n	8015c92 <APP_THREAD_SendCoapMsgForBorderSync+0x16a>

		// TODO: the response function should only be used for the border update event (I think only if message is embedded in ACK)?


		error = otCoapSendRequest(NULL, pOT_Message, &OT_MessageInfo, &APP_THREAD_DummyRespHandler,
 8015c94:	4b12      	ldr	r3, [pc, #72]	; (8015ce0 <APP_THREAD_SendCoapMsgForBorderSync+0x1b8>)
 8015c96:	6819      	ldr	r1, [r3, #0]
 8015c98:	4b13      	ldr	r3, [pc, #76]	; (8015ce8 <APP_THREAD_SendCoapMsgForBorderSync+0x1c0>)
 8015c9a:	9300      	str	r3, [sp, #0]
 8015c9c:	4b13      	ldr	r3, [pc, #76]	; (8015cec <APP_THREAD_SendCoapMsgForBorderSync+0x1c4>)
 8015c9e:	4a0c      	ldr	r2, [pc, #48]	; (8015cd0 <APP_THREAD_SendCoapMsgForBorderSync+0x1a8>)
 8015ca0:	2000      	movs	r0, #0
 8015ca2:	f7fd f9ed 	bl	8013080 <otCoapSendRequest>
 8015ca6:	4603      	mov	r3, r0
 8015ca8:	461a      	mov	r2, r3
 8015caa:	4b0c      	ldr	r3, [pc, #48]	; (8015cdc <APP_THREAD_SendCoapMsgForBorderSync+0x1b4>)
 8015cac:	701a      	strb	r2, [r3, #0]
				(void*) &APP_THREAD_CoapRespHandler_UpdateBorderRouter);



		// if error: free allocated message buffer if one was allocated
		if (error != OT_ERROR_NONE && pOT_Message != NULL) {
 8015cae:	4b0b      	ldr	r3, [pc, #44]	; (8015cdc <APP_THREAD_SendCoapMsgForBorderSync+0x1b4>)
 8015cb0:	781b      	ldrb	r3, [r3, #0]
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d008      	beq.n	8015cc8 <APP_THREAD_SendCoapMsgForBorderSync+0x1a0>
 8015cb6:	4b0a      	ldr	r3, [pc, #40]	; (8015ce0 <APP_THREAD_SendCoapMsgForBorderSync+0x1b8>)
 8015cb8:	681b      	ldr	r3, [r3, #0]
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d004      	beq.n	8015cc8 <APP_THREAD_SendCoapMsgForBorderSync+0x1a0>
			otMessageFree(pOT_Message);
 8015cbe:	4b08      	ldr	r3, [pc, #32]	; (8015ce0 <APP_THREAD_SendCoapMsgForBorderSync+0x1b8>)
 8015cc0:	681b      	ldr	r3, [r3, #0]
 8015cc2:	4618      	mov	r0, r3
 8015cc4:	f7fd fc4d 	bl	8013562 <otMessageFree>
		}

	} while (false);

}
 8015cc8:	3714      	adds	r7, #20
 8015cca:	46bd      	mov	sp, r7
 8015ccc:	bd90      	pop	{r4, r7, pc}
 8015cce:	bf00      	nop
 8015cd0:	20027628 	.word	0x20027628
 8015cd4:	20028924 	.word	0x20028924
 8015cd8:	20027654 	.word	0x20027654
 8015cdc:	200276e8 	.word	0x200276e8
 8015ce0:	200276e4 	.word	0x200276e4
 8015ce4:	20000138 	.word	0x20000138
 8015ce8:	08014dbd 	.word	0x08014dbd
 8015cec:	08014da1 	.word	0x08014da1

08015cf0 <APP_THREAD_SendDataResponse>:
response and original request MUST match.  In a separate
response, just the tokens of the response and original request
MUST match.*/

static void APP_THREAD_SendDataResponse(otCoapHeader *pRequestHeader, const otMessageInfo *pMessageInfo, void *message,
		uint16_t msgSize) {
 8015cf0:	b590      	push	{r4, r7, lr}
 8015cf2:	b087      	sub	sp, #28
 8015cf4:	af00      	add	r7, sp, #0
 8015cf6:	60f8      	str	r0, [r7, #12]
 8015cf8:	60b9      	str	r1, [r7, #8]
 8015cfa:	607a      	str	r2, [r7, #4]
 8015cfc:	807b      	strh	r3, [r7, #2]
	otError error = OT_ERROR_NONE;
 8015cfe:	2300      	movs	r3, #0
 8015d00:	75fb      	strb	r3, [r7, #23]

	//APP_DBG(" ********* APP_THREAD_SendDataResponse \r\n");
	otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_ACKNOWLEDGMENT, OT_COAP_CODE_CHANGED);
 8015d02:	2244      	movs	r2, #68	; 0x44
 8015d04:	2120      	movs	r1, #32
 8015d06:	4822      	ldr	r0, [pc, #136]	; (8015d90 <APP_THREAD_SendDataResponse+0xa0>)
 8015d08:	f7fc ff4b 	bl	8012ba2 <otCoapHeaderInit>
	otCoapHeaderSetMessageId(&OT_Header, otCoapHeaderGetMessageId(pRequestHeader));
 8015d0c:	68f8      	ldr	r0, [r7, #12]
 8015d0e:	f7fd f900 	bl	8012f12 <otCoapHeaderGetMessageId>
 8015d12:	4603      	mov	r3, r0
 8015d14:	4619      	mov	r1, r3
 8015d16:	481e      	ldr	r0, [pc, #120]	; (8015d90 <APP_THREAD_SendDataResponse+0xa0>)
 8015d18:	f7fd f86f 	bl	8012dfa <otCoapHeaderSetMessageId>
	otCoapHeaderSetToken(&OT_Header, otCoapHeaderGetToken(pRequestHeader), otCoapHeaderGetTokenLength(pRequestHeader));
 8015d1c:	68f8      	ldr	r0, [r7, #12]
 8015d1e:	f7fd f954 	bl	8012fca <otCoapHeaderGetToken>
 8015d22:	4604      	mov	r4, r0
 8015d24:	68f8      	ldr	r0, [r7, #12]
 8015d26:	f7fd f922 	bl	8012f6e <otCoapHeaderGetTokenLength>
 8015d2a:	4603      	mov	r3, r0
 8015d2c:	461a      	mov	r2, r3
 8015d2e:	4621      	mov	r1, r4
 8015d30:	4817      	ldr	r0, [pc, #92]	; (8015d90 <APP_THREAD_SendDataResponse+0xa0>)
 8015d32:	f7fc ff6b 	bl	8012c0c <otCoapHeaderSetToken>

	pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 8015d36:	4916      	ldr	r1, [pc, #88]	; (8015d90 <APP_THREAD_SendDataResponse+0xa0>)
 8015d38:	2000      	movs	r0, #0
 8015d3a:	f7fd f973 	bl	8013024 <otCoapNewMessage>
 8015d3e:	4602      	mov	r2, r0
 8015d40:	4b14      	ldr	r3, [pc, #80]	; (8015d94 <APP_THREAD_SendDataResponse+0xa4>)
 8015d42:	601a      	str	r2, [r3, #0]
	if (pOT_Message == NULL) {
		//APP_THREAD_Error(ERR_NEW_MSG_ALLOC,error);
	}

	// append message if there was one given
	if (msgSize > 0) {
 8015d44:	887b      	ldrh	r3, [r7, #2]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d008      	beq.n	8015d5c <APP_THREAD_SendDataResponse+0x6c>
		error = otMessageAppend(pOT_Message, message, msgSize);
 8015d4a:	4b12      	ldr	r3, [pc, #72]	; (8015d94 <APP_THREAD_SendDataResponse+0xa4>)
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	887a      	ldrh	r2, [r7, #2]
 8015d50:	6879      	ldr	r1, [r7, #4]
 8015d52:	4618      	mov	r0, r3
 8015d54:	f7fd fc5e 	bl	8013614 <otMessageAppend>
 8015d58:	4603      	mov	r3, r0
 8015d5a:	75fb      	strb	r3, [r7, #23]
	}

	error = otCoapSendResponse(NULL, pOT_Message, pMessageInfo);
 8015d5c:	4b0d      	ldr	r3, [pc, #52]	; (8015d94 <APP_THREAD_SendDataResponse+0xa4>)
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	68ba      	ldr	r2, [r7, #8]
 8015d62:	4619      	mov	r1, r3
 8015d64:	2000      	movs	r0, #0
 8015d66:	f7fd fa24 	bl	80131b2 <otCoapSendResponse>
 8015d6a:	4603      	mov	r3, r0
 8015d6c:	75fb      	strb	r3, [r7, #23]
	if (error != OT_ERROR_NONE && pOT_Message != NULL) {
 8015d6e:	7dfb      	ldrb	r3, [r7, #23]
 8015d70:	2b00      	cmp	r3, #0
 8015d72:	d008      	beq.n	8015d86 <APP_THREAD_SendDataResponse+0x96>
 8015d74:	4b07      	ldr	r3, [pc, #28]	; (8015d94 <APP_THREAD_SendDataResponse+0xa4>)
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d004      	beq.n	8015d86 <APP_THREAD_SendDataResponse+0x96>
		otMessageFree(pOT_Message);
 8015d7c:	4b05      	ldr	r3, [pc, #20]	; (8015d94 <APP_THREAD_SendDataResponse+0xa4>)
 8015d7e:	681b      	ldr	r3, [r3, #0]
 8015d80:	4618      	mov	r0, r3
 8015d82:	f7fd fbee 	bl	8013562 <otMessageFree>
		//APP_THREAD_Error(ERR_THREAD_DATA_RESPONSE,error);
	}
}
 8015d86:	bf00      	nop
 8015d88:	371c      	adds	r7, #28
 8015d8a:	46bd      	mov	sp, r7
 8015d8c:	bd90      	pop	{r4, r7, pc}
 8015d8e:	bf00      	nop
 8015d90:	20027654 	.word	0x20027654
 8015d94:	200276e4 	.word	0x200276e4

08015d98 <APP_THREAD_RegisterCmdBuffer>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/

void APP_THREAD_RegisterCmdBuffer(TL_CmdPacket_t *p_buffer) {
 8015d98:	b480      	push	{r7}
 8015d9a:	b083      	sub	sp, #12
 8015d9c:	af00      	add	r7, sp, #0
 8015d9e:	6078      	str	r0, [r7, #4]
	p_thread_otcmdbuffer = p_buffer;
 8015da0:	4a04      	ldr	r2, [pc, #16]	; (8015db4 <APP_THREAD_RegisterCmdBuffer+0x1c>)
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	6013      	str	r3, [r2, #0]
}
 8015da6:	bf00      	nop
 8015da8:	370c      	adds	r7, #12
 8015daa:	46bd      	mov	sp, r7
 8015dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015db0:	4770      	bx	lr
 8015db2:	bf00      	nop
 8015db4:	20027610 	.word	0x20027610

08015db8 <THREAD_Get_OTCmdPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdPayloadBuffer(void) {
 8015db8:	b480      	push	{r7}
 8015dba:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) p_thread_otcmdbuffer->cmdserial.cmd.payload;
 8015dbc:	4b03      	ldr	r3, [pc, #12]	; (8015dcc <THREAD_Get_OTCmdPayloadBuffer+0x14>)
 8015dbe:	681b      	ldr	r3, [r3, #0]
 8015dc0:	330c      	adds	r3, #12
}
 8015dc2:	4618      	mov	r0, r3
 8015dc4:	46bd      	mov	sp, r7
 8015dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dca:	4770      	bx	lr
 8015dcc:	20027610 	.word	0x20027610

08015dd0 <THREAD_Get_OTCmdRspPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdRspPayloadBuffer(void) {
 8015dd0:	b480      	push	{r7}
 8015dd2:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) ((TL_EvtPacket_t*) p_thread_otcmdbuffer)->evtserial.evt.payload;
 8015dd4:	4b03      	ldr	r3, [pc, #12]	; (8015de4 <THREAD_Get_OTCmdRspPayloadBuffer+0x14>)
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	330b      	adds	r3, #11
}
 8015dda:	4618      	mov	r0, r3
 8015ddc:	46bd      	mov	sp, r7
 8015dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015de2:	4770      	bx	lr
 8015de4:	20027610 	.word	0x20027610

08015de8 <THREAD_Get_NotificationPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_NotificationPayloadBuffer(void) {
 8015de8:	b480      	push	{r7}
 8015dea:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) (p_thread_notif_M0_to_M4)->evtserial.evt.payload;
 8015dec:	4b03      	ldr	r3, [pc, #12]	; (8015dfc <THREAD_Get_NotificationPayloadBuffer+0x14>)
 8015dee:	681b      	ldr	r3, [r3, #0]
 8015df0:	330b      	adds	r3, #11
}
 8015df2:	4618      	mov	r0, r3
 8015df4:	46bd      	mov	sp, r7
 8015df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dfa:	4770      	bx	lr
 8015dfc:	20027614 	.word	0x20027614

08015e00 <Ot_Cmd_Transfer>:
 *         M4 to the M0.
 *
 * @param   None
 * @return  None
 */
void Ot_Cmd_Transfer(void) {
 8015e00:	b580      	push	{r7, lr}
 8015e02:	b082      	sub	sp, #8
 8015e04:	af00      	add	r7, sp, #0
	/* OpenThread OT command cmdcode range 0x280 .. 0x3DF = 352 */
	p_thread_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 8015e06:	4b0f      	ldr	r3, [pc, #60]	; (8015e44 <Ot_Cmd_Transfer+0x44>)
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	2200      	movs	r2, #0
 8015e0c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8015e10:	725a      	strb	r2, [r3, #9]
 8015e12:	2200      	movs	r2, #0
 8015e14:	f042 0202 	orr.w	r2, r2, #2
 8015e18:	729a      	strb	r2, [r3, #10]
	/* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
	 * + ID (4 bytes) + Size (4 bytes) */
	uint32_t l_size = ((Thread_OT_Cmd_Request_t*) (p_thread_otcmdbuffer->cmdserial.cmd.payload))->Size * 4U + 8U;
 8015e1a:	4b0a      	ldr	r3, [pc, #40]	; (8015e44 <Ot_Cmd_Transfer+0x44>)
 8015e1c:	681b      	ldr	r3, [r3, #0]
 8015e1e:	330c      	adds	r3, #12
 8015e20:	685b      	ldr	r3, [r3, #4]
 8015e22:	3302      	adds	r3, #2
 8015e24:	009b      	lsls	r3, r3, #2
 8015e26:	607b      	str	r3, [r7, #4]
	p_thread_otcmdbuffer->cmdserial.cmd.plen = l_size;
 8015e28:	4b06      	ldr	r3, [pc, #24]	; (8015e44 <Ot_Cmd_Transfer+0x44>)
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	687a      	ldr	r2, [r7, #4]
 8015e2e:	b2d2      	uxtb	r2, r2
 8015e30:	72da      	strb	r2, [r3, #11]

	TL_OT_SendCmd();
 8015e32:	f7fe fb19 	bl	8014468 <TL_OT_SendCmd>

	/* Wait completion of cmd */
	Wait_Getting_Ack_From_M0();
 8015e36:	f000 f829 	bl	8015e8c <Wait_Getting_Ack_From_M0>
}
 8015e3a:	bf00      	nop
 8015e3c:	3708      	adds	r7, #8
 8015e3e:	46bd      	mov	sp, r7
 8015e40:	bd80      	pop	{r7, pc}
 8015e42:	bf00      	nop
 8015e44:	20027610 	.word	0x20027610

08015e48 <TL_OT_CmdEvtReceived>:
 * @brief  This function is called when acknowledge from OT command is received from the M0+.
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_OT_CmdEvtReceived(TL_EvtPacket_t *Otbuffer) {
 8015e48:	b580      	push	{r7, lr}
 8015e4a:	b082      	sub	sp, #8
 8015e4c:	af00      	add	r7, sp, #0
 8015e4e:	6078      	str	r0, [r7, #4]
	/* Prevent unused argument(s) compilation warning */
	UNUSED(Otbuffer);

	Receive_Ack_From_M0();
 8015e50:	f000 f82e 	bl	8015eb0 <Receive_Ack_From_M0>
}
 8015e54:	bf00      	nop
 8015e56:	3708      	adds	r7, #8
 8015e58:	46bd      	mov	sp, r7
 8015e5a:	bd80      	pop	{r7, pc}

08015e5c <TL_THREAD_NotReceived>:
 * @brief  This function is called when notification from M0+ is received.
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_NotReceived(TL_EvtPacket_t *Notbuffer) {
 8015e5c:	b580      	push	{r7, lr}
 8015e5e:	b082      	sub	sp, #8
 8015e60:	af00      	add	r7, sp, #0
 8015e62:	6078      	str	r0, [r7, #4]
	p_thread_notif_M0_to_M4 = Notbuffer;
 8015e64:	4a04      	ldr	r2, [pc, #16]	; (8015e78 <TL_THREAD_NotReceived+0x1c>)
 8015e66:	687b      	ldr	r3, [r7, #4]
 8015e68:	6013      	str	r3, [r2, #0]

	Receive_Notification_From_M0();
 8015e6a:	f000 f82d 	bl	8015ec8 <Receive_Notification_From_M0>
}
 8015e6e:	bf00      	nop
 8015e70:	3708      	adds	r7, #8
 8015e72:	46bd      	mov	sp, r7
 8015e74:	bd80      	pop	{r7, pc}
 8015e76:	bf00      	nop
 8015e78:	20027614 	.word	0x20027614

08015e7c <Pre_OtCmdProcessing>:
 *         there are no notifications coming from the M0 core which are
 *         pending before sending a new ot command.
 * @param  None
 * @retval None
 */
void Pre_OtCmdProcessing(void) {
 8015e7c:	b480      	push	{r7}
 8015e7e:	af00      	add	r7, sp, #0

}
 8015e80:	bf00      	nop
 8015e82:	46bd      	mov	sp, r7
 8015e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e88:	4770      	bx	lr
	...

08015e8c <Wait_Getting_Ack_From_M0>:
 * @brief  This function waits for getting an acknowledgment from the M0.
 *
 * @param  None
 * @retval None
 */
static void Wait_Getting_Ack_From_M0(void) {
 8015e8c:	b480      	push	{r7}
 8015e8e:	af00      	add	r7, sp, #0
	while (FlagReceiveAckFromM0 == 0) {
 8015e90:	bf00      	nop
 8015e92:	4b06      	ldr	r3, [pc, #24]	; (8015eac <Wait_Getting_Ack_From_M0+0x20>)
 8015e94:	681b      	ldr	r3, [r3, #0]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d0fb      	beq.n	8015e92 <Wait_Getting_Ack_From_M0+0x6>
	}
	FlagReceiveAckFromM0 = 0;
 8015e9a:	4b04      	ldr	r3, [pc, #16]	; (8015eac <Wait_Getting_Ack_From_M0+0x20>)
 8015e9c:	2200      	movs	r2, #0
 8015e9e:	601a      	str	r2, [r3, #0]
}
 8015ea0:	bf00      	nop
 8015ea2:	46bd      	mov	sp, r7
 8015ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ea8:	4770      	bx	lr
 8015eaa:	bf00      	nop
 8015eac:	2002761c 	.word	0x2002761c

08015eb0 <Receive_Ack_From_M0>:
 *         Each command send by the M4 to the M0 are acknowledged.
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Ack_From_M0(void) {
 8015eb0:	b480      	push	{r7}
 8015eb2:	af00      	add	r7, sp, #0
	FlagReceiveAckFromM0 = 1;
 8015eb4:	4b03      	ldr	r3, [pc, #12]	; (8015ec4 <Receive_Ack_From_M0+0x14>)
 8015eb6:	2201      	movs	r2, #1
 8015eb8:	601a      	str	r2, [r3, #0]
}
 8015eba:	bf00      	nop
 8015ebc:	46bd      	mov	sp, r7
 8015ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ec2:	4770      	bx	lr
 8015ec4:	2002761c 	.word	0x2002761c

08015ec8 <Receive_Notification_From_M0>:
 * @brief  Receive a notification from the M0+ through the IPCC.
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Notification_From_M0(void) {
 8015ec8:	b580      	push	{r7, lr}
 8015eca:	af00      	add	r7, sp, #0
	CptReceiveMsgFromM0++;
 8015ecc:	4b06      	ldr	r3, [pc, #24]	; (8015ee8 <Receive_Notification_From_M0+0x20>)
 8015ece:	681b      	ldr	r3, [r3, #0]
 8015ed0:	3301      	adds	r3, #1
 8015ed2:	4a05      	ldr	r2, [pc, #20]	; (8015ee8 <Receive_Notification_From_M0+0x20>)
 8015ed4:	6013      	str	r3, [r2, #0]
	osThreadFlagsSet(OsTaskMsgM0ToM4Id, 1);
 8015ed6:	4b05      	ldr	r3, [pc, #20]	; (8015eec <Receive_Notification_From_M0+0x24>)
 8015ed8:	681b      	ldr	r3, [r3, #0]
 8015eda:	2101      	movs	r1, #1
 8015edc:	4618      	mov	r0, r3
 8015ede:	f7f8 fb13 	bl	800e508 <osThreadFlagsSet>
}
 8015ee2:	bf00      	nop
 8015ee4:	bd80      	pop	{r7, pc}
 8015ee6:	bf00      	nop
 8015ee8:	20027618 	.word	0x20027618
 8015eec:	20027620 	.word	0x20027620

08015ef0 <Send_CLI_To_M0>:
/**
 * @brief Process sends receive CLI command to M0.
 * @param  None
 * @retval None
 */
static void Send_CLI_To_M0(void) {
 8015ef0:	b580      	push	{r7, lr}
 8015ef2:	af00      	add	r7, sp, #0
	memset(ThreadCliCmdBuffer.cmdserial.cmd.payload, 0x0U, 255U);
 8015ef4:	22ff      	movs	r2, #255	; 0xff
 8015ef6:	2100      	movs	r1, #0
 8015ef8:	4812      	ldr	r0, [pc, #72]	; (8015f44 <Send_CLI_To_M0+0x54>)
 8015efa:	f000 fe9e 	bl	8016c3a <memset>
	memcpy(ThreadCliCmdBuffer.cmdserial.cmd.payload, CommandString, indexReceiveChar);
 8015efe:	4b12      	ldr	r3, [pc, #72]	; (8015f48 <Send_CLI_To_M0+0x58>)
 8015f00:	881b      	ldrh	r3, [r3, #0]
 8015f02:	b29b      	uxth	r3, r3
 8015f04:	461a      	mov	r2, r3
 8015f06:	4911      	ldr	r1, [pc, #68]	; (8015f4c <Send_CLI_To_M0+0x5c>)
 8015f08:	480e      	ldr	r0, [pc, #56]	; (8015f44 <Send_CLI_To_M0+0x54>)
 8015f0a:	f000 fe8b 	bl	8016c24 <memcpy>
	ThreadCliCmdBuffer.cmdserial.cmd.plen = indexReceiveChar;
 8015f0e:	4b0e      	ldr	r3, [pc, #56]	; (8015f48 <Send_CLI_To_M0+0x58>)
 8015f10:	881b      	ldrh	r3, [r3, #0]
 8015f12:	b29b      	uxth	r3, r3
 8015f14:	b2da      	uxtb	r2, r3
 8015f16:	4b0e      	ldr	r3, [pc, #56]	; (8015f50 <Send_CLI_To_M0+0x60>)
 8015f18:	72da      	strb	r2, [r3, #11]
	ThreadCliCmdBuffer.cmdserial.cmd.cmdcode = 0x0;
 8015f1a:	4b0d      	ldr	r3, [pc, #52]	; (8015f50 <Send_CLI_To_M0+0x60>)
 8015f1c:	2200      	movs	r2, #0
 8015f1e:	725a      	strb	r2, [r3, #9]
 8015f20:	2200      	movs	r2, #0
 8015f22:	729a      	strb	r2, [r3, #10]

	/* Clear receive buffer, character counter and command complete */
	CptReceiveCmdFromUser = 0;
 8015f24:	4b0b      	ldr	r3, [pc, #44]	; (8015f54 <Send_CLI_To_M0+0x64>)
 8015f26:	2200      	movs	r2, #0
 8015f28:	801a      	strh	r2, [r3, #0]
	indexReceiveChar = 0;
 8015f2a:	4b07      	ldr	r3, [pc, #28]	; (8015f48 <Send_CLI_To_M0+0x58>)
 8015f2c:	2200      	movs	r2, #0
 8015f2e:	801a      	strh	r2, [r3, #0]
	memset(CommandString, 0, C_SIZE_CMD_STRING);
 8015f30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015f34:	2100      	movs	r1, #0
 8015f36:	4805      	ldr	r0, [pc, #20]	; (8015f4c <Send_CLI_To_M0+0x5c>)
 8015f38:	f000 fe7f 	bl	8016c3a <memset>

	TL_CLI_SendCmd();
 8015f3c:	f7fe faa2 	bl	8014484 <TL_CLI_SendCmd>
}
 8015f40:	bf00      	nop
 8015f42:	bd80      	pop	{r7, pc}
 8015f44:	20030a5c 	.word	0x20030a5c
 8015f48:	2002760c 	.word	0x2002760c
 8015f4c:	2002750c 	.word	0x2002750c
 8015f50:	20030a50 	.word	0x20030a50
 8015f54:	2002760e 	.word	0x2002760e

08015f58 <Send_CLI_Ack_For_OT>:
/**
 * @brief Send notification for CLI TL Channel.
 * @param  None
 * @retval None
 */
static void Send_CLI_Ack_For_OT(void) {
 8015f58:	b580      	push	{r7, lr}
 8015f5a:	af00      	add	r7, sp, #0

	/* Notify M0 that characters have been sent to UART */
	TL_THREAD_CliSendAck();
 8015f5c:	f7fe faae 	bl	80144bc <TL_THREAD_CliSendAck>
}
 8015f60:	bf00      	nop
 8015f62:	bd80      	pop	{r7, pc}

08015f64 <APP_THREAD_Init_UART_CLI>:
/**
 * @brief Perform initialization of CLI UART interface.
 * @param  None
 * @retval None
 */
void APP_THREAD_Init_UART_CLI(void) {
 8015f64:	b580      	push	{r7, lr}
 8015f66:	af00      	add	r7, sp, #0
#if (CFG_FULL_LOW_POWER == 0)
	OsTaskCliId = osThreadNew(APP_THREAD_FreeRTOSSendCLIToM0Task, NULL, &ThreadCliProcess_attr);
 8015f68:	4a04      	ldr	r2, [pc, #16]	; (8015f7c <APP_THREAD_Init_UART_CLI+0x18>)
 8015f6a:	2100      	movs	r1, #0
 8015f6c:	4804      	ldr	r0, [pc, #16]	; (8015f80 <APP_THREAD_Init_UART_CLI+0x1c>)
 8015f6e:	f7f8 fa1f 	bl	800e3b0 <osThreadNew>
 8015f72:	4602      	mov	r2, r0
 8015f74:	4b03      	ldr	r3, [pc, #12]	; (8015f84 <APP_THREAD_Init_UART_CLI+0x20>)
 8015f76:	601a      	str	r2, [r3, #0]
#else
#if (CFG_FULL_LOW_POWER == 0)
//  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1, RxCpltCallback);
#endif /* (CFG_FULL_LOW_POWER == 0) */
#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */
}
 8015f78:	bf00      	nop
 8015f7a:	bd80      	pop	{r7, pc}
 8015f7c:	08018ca0 	.word	0x08018ca0
 8015f80:	08014c97 	.word	0x08014c97
 8015f84:	20027624 	.word	0x20027624

08015f88 <APP_THREAD_TL_THREAD_INIT>:
/**
 * @brief Perform initialization of TL for THREAD.
 * @param  None
 * @retval None
 */
void APP_THREAD_TL_THREAD_INIT(void) {
 8015f88:	b580      	push	{r7, lr}
 8015f8a:	af00      	add	r7, sp, #0
	ThreadConfigBuffer.p_ThreadOtCmdRspBuffer = (uint8_t*) &ThreadOtCmdBuffer;
 8015f8c:	4b06      	ldr	r3, [pc, #24]	; (8015fa8 <APP_THREAD_TL_THREAD_INIT+0x20>)
 8015f8e:	4a07      	ldr	r2, [pc, #28]	; (8015fac <APP_THREAD_TL_THREAD_INIT+0x24>)
 8015f90:	601a      	str	r2, [r3, #0]
	ThreadConfigBuffer.p_ThreadNotAckBuffer = (uint8_t*) ThreadNotifRspEvtBuffer;
 8015f92:	4b05      	ldr	r3, [pc, #20]	; (8015fa8 <APP_THREAD_TL_THREAD_INIT+0x20>)
 8015f94:	4a06      	ldr	r2, [pc, #24]	; (8015fb0 <APP_THREAD_TL_THREAD_INIT+0x28>)
 8015f96:	609a      	str	r2, [r3, #8]
	ThreadConfigBuffer.p_ThreadCliRspBuffer = (uint8_t*) &ThreadCliCmdBuffer;
 8015f98:	4b03      	ldr	r3, [pc, #12]	; (8015fa8 <APP_THREAD_TL_THREAD_INIT+0x20>)
 8015f9a:	4a06      	ldr	r2, [pc, #24]	; (8015fb4 <APP_THREAD_TL_THREAD_INIT+0x2c>)
 8015f9c:	605a      	str	r2, [r3, #4]

	TL_THREAD_Init(&ThreadConfigBuffer);
 8015f9e:	4802      	ldr	r0, [pc, #8]	; (8015fa8 <APP_THREAD_TL_THREAD_INIT+0x20>)
 8015fa0:	f7fe fa46 	bl	8014430 <TL_THREAD_Init>
}
 8015fa4:	bf00      	nop
 8015fa6:	bd80      	pop	{r7, pc}
 8015fa8:	200300b8 	.word	0x200300b8
 8015fac:	20030838 	.word	0x20030838
 8015fb0:	20030944 	.word	0x20030944
 8015fb4:	20030a50 	.word	0x20030a50

08015fb8 <TL_THREAD_CliNotReceived>:
 * @brief  This function is called when notification on CLI TL Channel from M0+ is received.
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_CliNotReceived(TL_EvtPacket_t *Notbuffer) {
 8015fb8:	b580      	push	{r7, lr}
 8015fba:	b084      	sub	sp, #16
 8015fbc:	af00      	add	r7, sp, #0
 8015fbe:	6078      	str	r0, [r7, #4]
	TL_CmdPacket_t *l_CliBuffer = (TL_CmdPacket_t*) Notbuffer;
 8015fc0:	687b      	ldr	r3, [r7, #4]
 8015fc2:	60fb      	str	r3, [r7, #12]
	uint8_t l_size = l_CliBuffer->cmdserial.cmd.plen;
 8015fc4:	68fb      	ldr	r3, [r7, #12]
 8015fc6:	7adb      	ldrb	r3, [r3, #11]
 8015fc8:	72fb      	strb	r3, [r7, #11]

	/* WORKAROUND: if string to output is "> " then respond directly to M0 and do not output it */
	if (strcmp((const char*) l_CliBuffer->cmdserial.cmd.payload, "> ") != 0) {
 8015fca:	68fb      	ldr	r3, [r7, #12]
 8015fcc:	330c      	adds	r3, #12
 8015fce:	4906      	ldr	r1, [pc, #24]	; (8015fe8 <TL_THREAD_CliNotReceived+0x30>)
 8015fd0:	4618      	mov	r0, r3
 8015fd2:	f7ea f8d5 	bl	8000180 <strcmp>
 8015fd6:	4603      	mov	r3, r0
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d101      	bne.n	8015fe0 <TL_THREAD_CliNotReceived+0x28>
    VCP_SendData( l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
#else
//    HW_UART_Transmit_IT(CFG_CLI_UART, l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
#endif /*USAGE_OF_VCP */
	} else {
		Send_CLI_Ack_For_OT();
 8015fdc:	f7ff ffbc 	bl	8015f58 <Send_CLI_Ack_For_OT>
	}
}
 8015fe0:	bf00      	nop
 8015fe2:	3710      	adds	r7, #16
 8015fe4:	46bd      	mov	sp, r7
 8015fe6:	bd80      	pop	{r7, pc}
 8015fe8:	080188a4 	.word	0x080188a4

08015fec <APP_THREAD_ProcessMsgM0ToM4>:
/**
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
void APP_THREAD_ProcessMsgM0ToM4(void) {
 8015fec:	b580      	push	{r7, lr}
 8015fee:	af00      	add	r7, sp, #0
	if (CptReceiveMsgFromM0 != 0) {
 8015ff0:	4b09      	ldr	r3, [pc, #36]	; (8016018 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	2b00      	cmp	r3, #0
 8015ff6:	d00d      	beq.n	8016014 <APP_THREAD_ProcessMsgM0ToM4+0x28>
		/* If CptReceiveMsgFromM0 is > 1. it means that we did not serve all the events from the radio */
		if (CptReceiveMsgFromM0 > 1U) {
 8015ff8:	4b07      	ldr	r3, [pc, #28]	; (8016018 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 8015ffa:	681b      	ldr	r3, [r3, #0]
 8015ffc:	2b01      	cmp	r3, #1
 8015ffe:	d904      	bls.n	801600a <APP_THREAD_ProcessMsgM0ToM4+0x1e>
			APP_THREAD_Error(ERR_REC_MULTI_MSG_FROM_M0, 0);
 8016000:	2100      	movs	r1, #0
 8016002:	2000      	movs	r0, #0
 8016004:	f7fe fbb6 	bl	8014774 <APP_THREAD_Error>
 8016008:	e001      	b.n	801600e <APP_THREAD_ProcessMsgM0ToM4+0x22>
		} else {
			OpenThread_CallBack_Processing();
 801600a:	f7fd fb77 	bl	80136fc <OpenThread_CallBack_Processing>
		}
		/* Reset counter */
		CptReceiveMsgFromM0 = 0;
 801600e:	4b02      	ldr	r3, [pc, #8]	; (8016018 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 8016010:	2200      	movs	r2, #0
 8016012:	601a      	str	r2, [r3, #0]
	}
}
 8016014:	bf00      	nop
 8016016:	bd80      	pop	{r7, pc}
 8016018:	20027618 	.word	0x20027618

0801601c <LL_C2_EXTI_EnableEvent_32_63>:
{
 801601c:	b480      	push	{r7}
 801601e:	b083      	sub	sp, #12
 8016020:	af00      	add	r7, sp, #0
 8016022:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8016024:	4b06      	ldr	r3, [pc, #24]	; (8016040 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8016026:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 801602a:	4905      	ldr	r1, [pc, #20]	; (8016040 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	4313      	orrs	r3, r2
 8016030:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 8016034:	bf00      	nop
 8016036:	370c      	adds	r7, #12
 8016038:	46bd      	mov	sp, r7
 801603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801603e:	4770      	bx	lr
 8016040:	58000800 	.word	0x58000800

08016044 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8016044:	b480      	push	{r7}
 8016046:	b083      	sub	sp, #12
 8016048:	af00      	add	r7, sp, #0
 801604a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 801604c:	4b05      	ldr	r3, [pc, #20]	; (8016064 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801604e:	6a1a      	ldr	r2, [r3, #32]
 8016050:	4904      	ldr	r1, [pc, #16]	; (8016064 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	4313      	orrs	r3, r2
 8016056:	620b      	str	r3, [r1, #32]
}
 8016058:	bf00      	nop
 801605a:	370c      	adds	r7, #12
 801605c:	46bd      	mov	sp, r7
 801605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016062:	4770      	bx	lr
 8016064:	58000800 	.word	0x58000800

08016068 <LL_PWR_EnableBootC2>:
  * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 8016068:	b480      	push	{r7}
 801606a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 801606c:	4b05      	ldr	r3, [pc, #20]	; (8016084 <LL_PWR_EnableBootC2+0x1c>)
 801606e:	68db      	ldr	r3, [r3, #12]
 8016070:	4a04      	ldr	r2, [pc, #16]	; (8016084 <LL_PWR_EnableBootC2+0x1c>)
 8016072:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8016076:	60d3      	str	r3, [r2, #12]
}
 8016078:	bf00      	nop
 801607a:	46bd      	mov	sp, r7
 801607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016080:	4770      	bx	lr
 8016082:	bf00      	nop
 8016084:	58000400 	.word	0x58000400

08016088 <LL_AHB3_GRP1_EnableClock>:
{
 8016088:	b480      	push	{r7}
 801608a:	b085      	sub	sp, #20
 801608c:	af00      	add	r7, sp, #0
 801608e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8016090:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8016094:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016096:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	4313      	orrs	r3, r2
 801609e:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80160a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80160a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	4013      	ands	r3, r2
 80160aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80160ac:	68fb      	ldr	r3, [r7, #12]
}
 80160ae:	bf00      	nop
 80160b0:	3714      	adds	r7, #20
 80160b2:	46bd      	mov	sp, r7
 80160b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160b8:	4770      	bx	lr

080160ba <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 80160ba:	b480      	push	{r7}
 80160bc:	b083      	sub	sp, #12
 80160be:	af00      	add	r7, sp, #0
 80160c0:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	681b      	ldr	r3, [r3, #0]
 80160c6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	601a      	str	r2, [r3, #0]
}
 80160ce:	bf00      	nop
 80160d0:	370c      	adds	r7, #12
 80160d2:	46bd      	mov	sp, r7
 80160d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160d8:	4770      	bx	lr

080160da <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 80160da:	b480      	push	{r7}
 80160dc:	b083      	sub	sp, #12
 80160de:	af00      	add	r7, sp, #0
 80160e0:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 80160e2:	687b      	ldr	r3, [r7, #4]
 80160e4:	681b      	ldr	r3, [r3, #0]
 80160e6:	f043 0201 	orr.w	r2, r3, #1
 80160ea:	687b      	ldr	r3, [r7, #4]
 80160ec:	601a      	str	r2, [r3, #0]
}
 80160ee:	bf00      	nop
 80160f0:	370c      	adds	r7, #12
 80160f2:	46bd      	mov	sp, r7
 80160f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160f8:	4770      	bx	lr

080160fa <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80160fa:	b480      	push	{r7}
 80160fc:	b083      	sub	sp, #12
 80160fe:	af00      	add	r7, sp, #0
 8016100:	6078      	str	r0, [r7, #4]
 8016102:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	685a      	ldr	r2, [r3, #4]
 8016108:	683b      	ldr	r3, [r7, #0]
 801610a:	041b      	lsls	r3, r3, #16
 801610c:	43db      	mvns	r3, r3
 801610e:	401a      	ands	r2, r3
 8016110:	687b      	ldr	r3, [r7, #4]
 8016112:	605a      	str	r2, [r3, #4]
}
 8016114:	bf00      	nop
 8016116:	370c      	adds	r7, #12
 8016118:	46bd      	mov	sp, r7
 801611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801611e:	4770      	bx	lr

08016120 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8016120:	b480      	push	{r7}
 8016122:	b083      	sub	sp, #12
 8016124:	af00      	add	r7, sp, #0
 8016126:	6078      	str	r0, [r7, #4]
 8016128:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	685a      	ldr	r2, [r3, #4]
 801612e:	683b      	ldr	r3, [r7, #0]
 8016130:	041b      	lsls	r3, r3, #16
 8016132:	431a      	orrs	r2, r3
 8016134:	687b      	ldr	r3, [r7, #4]
 8016136:	605a      	str	r2, [r3, #4]
}
 8016138:	bf00      	nop
 801613a:	370c      	adds	r7, #12
 801613c:	46bd      	mov	sp, r7
 801613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016142:	4770      	bx	lr

08016144 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8016144:	b480      	push	{r7}
 8016146:	b083      	sub	sp, #12
 8016148:	af00      	add	r7, sp, #0
 801614a:	6078      	str	r0, [r7, #4]
 801614c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	685a      	ldr	r2, [r3, #4]
 8016152:	683b      	ldr	r3, [r7, #0]
 8016154:	43db      	mvns	r3, r3
 8016156:	401a      	ands	r2, r3
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	605a      	str	r2, [r3, #4]
}
 801615c:	bf00      	nop
 801615e:	370c      	adds	r7, #12
 8016160:	46bd      	mov	sp, r7
 8016162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016166:	4770      	bx	lr

08016168 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8016168:	b480      	push	{r7}
 801616a:	b083      	sub	sp, #12
 801616c:	af00      	add	r7, sp, #0
 801616e:	6078      	str	r0, [r7, #4]
 8016170:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	685a      	ldr	r2, [r3, #4]
 8016176:	683b      	ldr	r3, [r7, #0]
 8016178:	431a      	orrs	r2, r3
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	605a      	str	r2, [r3, #4]
}
 801617e:	bf00      	nop
 8016180:	370c      	adds	r7, #12
 8016182:	46bd      	mov	sp, r7
 8016184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016188:	4770      	bx	lr

0801618a <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801618a:	b480      	push	{r7}
 801618c:	b083      	sub	sp, #12
 801618e:	af00      	add	r7, sp, #0
 8016190:	6078      	str	r0, [r7, #4]
 8016192:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	683a      	ldr	r2, [r7, #0]
 8016198:	609a      	str	r2, [r3, #8]
}
 801619a:	bf00      	nop
 801619c:	370c      	adds	r7, #12
 801619e:	46bd      	mov	sp, r7
 80161a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161a4:	4770      	bx	lr

080161a6 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80161a6:	b480      	push	{r7}
 80161a8:	b083      	sub	sp, #12
 80161aa:	af00      	add	r7, sp, #0
 80161ac:	6078      	str	r0, [r7, #4]
 80161ae:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80161b0:	683b      	ldr	r3, [r7, #0]
 80161b2:	041a      	lsls	r2, r3, #16
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	609a      	str	r2, [r3, #8]
}
 80161b8:	bf00      	nop
 80161ba:	370c      	adds	r7, #12
 80161bc:	46bd      	mov	sp, r7
 80161be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161c2:	4770      	bx	lr

080161c4 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80161c4:	b480      	push	{r7}
 80161c6:	b083      	sub	sp, #12
 80161c8:	af00      	add	r7, sp, #0
 80161ca:	6078      	str	r0, [r7, #4]
 80161cc:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80161ce:	687b      	ldr	r3, [r7, #4]
 80161d0:	68da      	ldr	r2, [r3, #12]
 80161d2:	683b      	ldr	r3, [r7, #0]
 80161d4:	4013      	ands	r3, r2
 80161d6:	683a      	ldr	r2, [r7, #0]
 80161d8:	429a      	cmp	r2, r3
 80161da:	d101      	bne.n	80161e0 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 80161dc:	2301      	movs	r3, #1
 80161de:	e000      	b.n	80161e2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 80161e0:	2300      	movs	r3, #0
}
 80161e2:	4618      	mov	r0, r3
 80161e4:	370c      	adds	r7, #12
 80161e6:	46bd      	mov	sp, r7
 80161e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161ec:	4770      	bx	lr

080161ee <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80161ee:	b480      	push	{r7}
 80161f0:	b083      	sub	sp, #12
 80161f2:	af00      	add	r7, sp, #0
 80161f4:	6078      	str	r0, [r7, #4]
 80161f6:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	69da      	ldr	r2, [r3, #28]
 80161fc:	683b      	ldr	r3, [r7, #0]
 80161fe:	4013      	ands	r3, r2
 8016200:	683a      	ldr	r2, [r7, #0]
 8016202:	429a      	cmp	r2, r3
 8016204:	d101      	bne.n	801620a <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8016206:	2301      	movs	r3, #1
 8016208:	e000      	b.n	801620c <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 801620a:	2300      	movs	r3, #0
}
 801620c:	4618      	mov	r0, r3
 801620e:	370c      	adds	r7, #12
 8016210:	46bd      	mov	sp, r7
 8016212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016216:	4770      	bx	lr

08016218 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8016218:	b580      	push	{r7, lr}
 801621a:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 801621c:	2102      	movs	r1, #2
 801621e:	482a      	ldr	r0, [pc, #168]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 8016220:	f7ff ffe5 	bl	80161ee <LL_C2_IPCC_IsActiveFlag_CHx>
 8016224:	4603      	mov	r3, r0
 8016226:	2b00      	cmp	r3, #0
 8016228:	d009      	beq.n	801623e <HW_IPCC_Rx_Handler+0x26>
 801622a:	4b27      	ldr	r3, [pc, #156]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 801622c:	685b      	ldr	r3, [r3, #4]
 801622e:	43db      	mvns	r3, r3
 8016230:	f003 0302 	and.w	r3, r3, #2
 8016234:	2b00      	cmp	r3, #0
 8016236:	d002      	beq.n	801623e <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 8016238:	f000 f906 	bl	8016448 <HW_IPCC_SYS_EvtHandler>
 801623c:	e041      	b.n	80162c2 <HW_IPCC_Rx_Handler+0xaa>
  {
    HW_IPCC_MAC_802_15_4_NotEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ))
 801623e:	2104      	movs	r1, #4
 8016240:	4821      	ldr	r0, [pc, #132]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 8016242:	f7ff ffd4 	bl	80161ee <LL_C2_IPCC_IsActiveFlag_CHx>
 8016246:	4603      	mov	r3, r0
 8016248:	2b00      	cmp	r3, #0
 801624a:	d009      	beq.n	8016260 <HW_IPCC_Rx_Handler+0x48>
 801624c:	4b1e      	ldr	r3, [pc, #120]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 801624e:	685b      	ldr	r3, [r3, #4]
 8016250:	43db      	mvns	r3, r3
 8016252:	f003 0304 	and.w	r3, r3, #4
 8016256:	2b00      	cmp	r3, #0
 8016258:	d002      	beq.n	8016260 <HW_IPCC_Rx_Handler+0x48>
  {
    HW_IPCC_THREAD_NotEvtHandler();
 801625a:	f000 f94f 	bl	80164fc <HW_IPCC_THREAD_NotEvtHandler>
 801625e:	e030      	b.n	80162c2 <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
 8016260:	2110      	movs	r1, #16
 8016262:	4819      	ldr	r0, [pc, #100]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 8016264:	f7ff ffc3 	bl	80161ee <LL_C2_IPCC_IsActiveFlag_CHx>
 8016268:	4603      	mov	r3, r0
 801626a:	2b00      	cmp	r3, #0
 801626c:	d009      	beq.n	8016282 <HW_IPCC_Rx_Handler+0x6a>
 801626e:	4b16      	ldr	r3, [pc, #88]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 8016270:	685b      	ldr	r3, [r3, #4]
 8016272:	43db      	mvns	r3, r3
 8016274:	f003 0310 	and.w	r3, r3, #16
 8016278:	2b00      	cmp	r3, #0
 801627a:	d002      	beq.n	8016282 <HW_IPCC_Rx_Handler+0x6a>
  {
    HW_IPCC_THREAD_CliNotEvtHandler();
 801627c:	f000 f94a 	bl	8016514 <HW_IPCC_THREAD_CliNotEvtHandler>
 8016280:	e01f      	b.n	80162c2 <HW_IPCC_Rx_Handler+0xaa>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CliNotifEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8016282:	2101      	movs	r1, #1
 8016284:	4810      	ldr	r0, [pc, #64]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 8016286:	f7ff ffb2 	bl	80161ee <LL_C2_IPCC_IsActiveFlag_CHx>
 801628a:	4603      	mov	r3, r0
 801628c:	2b00      	cmp	r3, #0
 801628e:	d008      	beq.n	80162a2 <HW_IPCC_Rx_Handler+0x8a>
 8016290:	4b0d      	ldr	r3, [pc, #52]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 8016292:	685b      	ldr	r3, [r3, #4]
 8016294:	f003 0301 	and.w	r3, r3, #1
 8016298:	2b00      	cmp	r3, #0
 801629a:	d102      	bne.n	80162a2 <HW_IPCC_Rx_Handler+0x8a>
  {
    HW_IPCC_BLE_EvtHandler();
 801629c:	f000 f898 	bl	80163d0 <HW_IPCC_BLE_EvtHandler>
 80162a0:	e00f      	b.n	80162c2 <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80162a2:	2108      	movs	r1, #8
 80162a4:	4808      	ldr	r0, [pc, #32]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 80162a6:	f7ff ffa2 	bl	80161ee <LL_C2_IPCC_IsActiveFlag_CHx>
 80162aa:	4603      	mov	r3, r0
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	d009      	beq.n	80162c4 <HW_IPCC_Rx_Handler+0xac>
 80162b0:	4b05      	ldr	r3, [pc, #20]	; (80162c8 <HW_IPCC_Rx_Handler+0xb0>)
 80162b2:	685b      	ldr	r3, [r3, #4]
 80162b4:	43db      	mvns	r3, r3
 80162b6:	f003 0308 	and.w	r3, r3, #8
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d002      	beq.n	80162c4 <HW_IPCC_Rx_Handler+0xac>
  {
    HW_IPCC_TRACES_EvtHandler();
 80162be:	f000 f975 	bl	80165ac <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80162c2:	bf00      	nop
 80162c4:	bf00      	nop
}
 80162c6:	bd80      	pop	{r7, pc}
 80162c8:	58000c00 	.word	0x58000c00

080162cc <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80162cc:	b580      	push	{r7, lr}
 80162ce:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80162d0:	2102      	movs	r1, #2
 80162d2:	482b      	ldr	r0, [pc, #172]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 80162d4:	f7ff ff76 	bl	80161c4 <LL_C1_IPCC_IsActiveFlag_CHx>
 80162d8:	4603      	mov	r3, r0
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d109      	bne.n	80162f2 <HW_IPCC_Tx_Handler+0x26>
 80162de:	4b28      	ldr	r3, [pc, #160]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 80162e0:	685b      	ldr	r3, [r3, #4]
 80162e2:	43db      	mvns	r3, r3
 80162e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d002      	beq.n	80162f2 <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80162ec:	f000 f8a0 	bl	8016430 <HW_IPCC_SYS_CmdEvtHandler>
 80162f0:	e042      	b.n	8016378 <HW_IPCC_Tx_Handler+0xac>
  {
    HW_IPCC_MAC_802_15_4_CmdEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
 80162f2:	2104      	movs	r1, #4
 80162f4:	4822      	ldr	r0, [pc, #136]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 80162f6:	f7ff ff65 	bl	80161c4 <LL_C1_IPCC_IsActiveFlag_CHx>
 80162fa:	4603      	mov	r3, r0
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d109      	bne.n	8016314 <HW_IPCC_Tx_Handler+0x48>
 8016300:	4b1f      	ldr	r3, [pc, #124]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 8016302:	685b      	ldr	r3, [r3, #4]
 8016304:	43db      	mvns	r3, r3
 8016306:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801630a:	2b00      	cmp	r3, #0
 801630c:	d002      	beq.n	8016314 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_OT_CmdEvtHandler();
 801630e:	f000 f8e9 	bl	80164e4 <HW_IPCC_OT_CmdEvtHandler>
 8016312:	e031      	b.n	8016378 <HW_IPCC_Tx_Handler+0xac>
  if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8016314:	2102      	movs	r1, #2
 8016316:	481a      	ldr	r0, [pc, #104]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 8016318:	f7ff ff54 	bl	80161c4 <LL_C1_IPCC_IsActiveFlag_CHx>
 801631c:	4603      	mov	r3, r0
 801631e:	2b00      	cmp	r3, #0
 8016320:	d109      	bne.n	8016336 <HW_IPCC_Tx_Handler+0x6a>
 8016322:	4b17      	ldr	r3, [pc, #92]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 8016324:	685b      	ldr	r3, [r3, #4]
 8016326:	43db      	mvns	r3, r3
 8016328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801632c:	2b00      	cmp	r3, #0
 801632e:	d002      	beq.n	8016336 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8016330:	f000 f87e 	bl	8016430 <HW_IPCC_SYS_CmdEvtHandler>
 8016334:	e020      	b.n	8016378 <HW_IPCC_Tx_Handler+0xac>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8016336:	2108      	movs	r1, #8
 8016338:	4811      	ldr	r0, [pc, #68]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 801633a:	f7ff ff43 	bl	80161c4 <LL_C1_IPCC_IsActiveFlag_CHx>
 801633e:	4603      	mov	r3, r0
 8016340:	2b00      	cmp	r3, #0
 8016342:	d109      	bne.n	8016358 <HW_IPCC_Tx_Handler+0x8c>
 8016344:	4b0e      	ldr	r3, [pc, #56]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 8016346:	685b      	ldr	r3, [r3, #4]
 8016348:	43db      	mvns	r3, r3
 801634a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801634e:	2b00      	cmp	r3, #0
 8016350:	d002      	beq.n	8016358 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_MM_FreeBufHandler();
 8016352:	f000 f90d 	bl	8016570 <HW_IPCC_MM_FreeBufHandler>
 8016356:	e00f      	b.n	8016378 <HW_IPCC_Tx_Handler+0xac>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8016358:	2120      	movs	r1, #32
 801635a:	4809      	ldr	r0, [pc, #36]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 801635c:	f7ff ff32 	bl	80161c4 <LL_C1_IPCC_IsActiveFlag_CHx>
 8016360:	4603      	mov	r3, r0
 8016362:	2b00      	cmp	r3, #0
 8016364:	d109      	bne.n	801637a <HW_IPCC_Tx_Handler+0xae>
 8016366:	4b06      	ldr	r3, [pc, #24]	; (8016380 <HW_IPCC_Tx_Handler+0xb4>)
 8016368:	685b      	ldr	r3, [r3, #4]
 801636a:	43db      	mvns	r3, r3
 801636c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8016370:	2b00      	cmp	r3, #0
 8016372:	d002      	beq.n	801637a <HW_IPCC_Tx_Handler+0xae>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8016374:	f000 f838 	bl	80163e8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8016378:	bf00      	nop
 801637a:	bf00      	nop
}
 801637c:	bd80      	pop	{r7, pc}
 801637e:	bf00      	nop
 8016380:	58000c00 	.word	0x58000c00

08016384 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8016384:	b580      	push	{r7, lr}
 8016386:	af00      	add	r7, sp, #0
  /**
   * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
   */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8016388:	f44f 7000 	mov.w	r0, #512	; 0x200
 801638c:	f7ff fe46 	bl	801601c <LL_C2_EXTI_EnableEvent_32_63>
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8016390:	f44f 7000 	mov.w	r0, #512	; 0x200
 8016394:	f7ff fe56 	bl	8016044 <LL_EXTI_EnableRisingTrig_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8016398:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 801639a:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 801639c:	f7ff fe64 	bl	8016068 <LL_PWR_EnableBootC2>

  return;
 80163a0:	bf00      	nop
}
 80163a2:	bd80      	pop	{r7, pc}

080163a4 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80163a4:	b580      	push	{r7, lr}
 80163a6:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 80163a8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80163ac:	f7ff fe6c 	bl	8016088 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 80163b0:	4806      	ldr	r0, [pc, #24]	; (80163cc <HW_IPCC_Init+0x28>)
 80163b2:	f7ff fe92 	bl	80160da <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80163b6:	4805      	ldr	r0, [pc, #20]	; (80163cc <HW_IPCC_Init+0x28>)
 80163b8:	f7ff fe7f 	bl	80160ba <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80163bc:	202c      	movs	r0, #44	; 0x2c
 80163be:	f7f1 fc5a 	bl	8007c76 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80163c2:	202d      	movs	r0, #45	; 0x2d
 80163c4:	f7f1 fc57 	bl	8007c76 <HAL_NVIC_EnableIRQ>

  return;
 80163c8:	bf00      	nop
}
 80163ca:	bd80      	pop	{r7, pc}
 80163cc:	58000c00 	.word	0x58000c00

080163d0 <HW_IPCC_BLE_EvtHandler>:

  return;
}

static void HW_IPCC_BLE_EvtHandler( void )
{
 80163d0:	b580      	push	{r7, lr}
 80163d2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80163d4:	f7fd ff9c 	bl	8014310 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80163d8:	2101      	movs	r1, #1
 80163da:	4802      	ldr	r0, [pc, #8]	; (80163e4 <HW_IPCC_BLE_EvtHandler+0x14>)
 80163dc:	f7ff fed5 	bl	801618a <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80163e0:	bf00      	nop
}
 80163e2:	bd80      	pop	{r7, pc}
 80163e4:	58000c00 	.word	0x58000c00

080163e8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80163e8:	b580      	push	{r7, lr}
 80163ea:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80163ec:	2120      	movs	r1, #32
 80163ee:	4803      	ldr	r0, [pc, #12]	; (80163fc <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 80163f0:	f7ff fe96 	bl	8016120 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 80163f4:	f7fd ffa8 	bl	8014348 <HW_IPCC_BLE_AclDataAckNot>

  return;
 80163f8:	bf00      	nop
}
 80163fa:	bd80      	pop	{r7, pc}
 80163fc:	58000c00 	.word	0x58000c00

08016400 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8016400:	b580      	push	{r7, lr}
 8016402:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8016404:	2102      	movs	r1, #2
 8016406:	4802      	ldr	r0, [pc, #8]	; (8016410 <HW_IPCC_SYS_Init+0x10>)
 8016408:	f7ff fe9c 	bl	8016144 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 801640c:	bf00      	nop
}
 801640e:	bd80      	pop	{r7, pc}
 8016410:	58000c00 	.word	0x58000c00

08016414 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8016414:	b580      	push	{r7, lr}
 8016416:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8016418:	2102      	movs	r1, #2
 801641a:	4804      	ldr	r0, [pc, #16]	; (801642c <HW_IPCC_SYS_SendCmd+0x18>)
 801641c:	f7ff fec3 	bl	80161a6 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8016420:	2102      	movs	r1, #2
 8016422:	4802      	ldr	r0, [pc, #8]	; (801642c <HW_IPCC_SYS_SendCmd+0x18>)
 8016424:	f7ff fe69 	bl	80160fa <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8016428:	bf00      	nop
}
 801642a:	bd80      	pop	{r7, pc}
 801642c:	58000c00 	.word	0x58000c00

08016430 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8016430:	b580      	push	{r7, lr}
 8016432:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8016434:	2102      	movs	r1, #2
 8016436:	4803      	ldr	r0, [pc, #12]	; (8016444 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8016438:	f7ff fe72 	bl	8016120 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 801643c:	f7fd ffcc 	bl	80143d8 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8016440:	bf00      	nop
}
 8016442:	bd80      	pop	{r7, pc}
 8016444:	58000c00 	.word	0x58000c00

08016448 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8016448:	b580      	push	{r7, lr}
 801644a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 801644c:	f7fd ffd4 	bl	80143f8 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8016450:	2102      	movs	r1, #2
 8016452:	4802      	ldr	r0, [pc, #8]	; (801645c <HW_IPCC_SYS_EvtHandler+0x14>)
 8016454:	f7ff fe99 	bl	801618a <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8016458:	bf00      	nop
}
 801645a:	bd80      	pop	{r7, pc}
 801645c:	58000c00 	.word	0x58000c00

08016460 <HW_IPCC_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void HW_IPCC_THREAD_Init( void )
{
 8016460:	b580      	push	{r7, lr}
 8016462:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8016464:	2104      	movs	r1, #4
 8016466:	4804      	ldr	r0, [pc, #16]	; (8016478 <HW_IPCC_THREAD_Init+0x18>)
 8016468:	f7ff fe6c 	bl	8016144 <LL_C1_IPCC_EnableReceiveChannel>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 801646c:	2110      	movs	r1, #16
 801646e:	4802      	ldr	r0, [pc, #8]	; (8016478 <HW_IPCC_THREAD_Init+0x18>)
 8016470:	f7ff fe68 	bl	8016144 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8016474:	bf00      	nop
}
 8016476:	bd80      	pop	{r7, pc}
 8016478:	58000c00 	.word	0x58000c00

0801647c <HW_IPCC_OT_SendCmd>:

void HW_IPCC_OT_SendCmd( void )
{
 801647c:	b580      	push	{r7, lr}
 801647e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8016480:	2104      	movs	r1, #4
 8016482:	4804      	ldr	r0, [pc, #16]	; (8016494 <HW_IPCC_OT_SendCmd+0x18>)
 8016484:	f7ff fe8f 	bl	80161a6 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8016488:	2104      	movs	r1, #4
 801648a:	4802      	ldr	r0, [pc, #8]	; (8016494 <HW_IPCC_OT_SendCmd+0x18>)
 801648c:	f7ff fe35 	bl	80160fa <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8016490:	bf00      	nop
}
 8016492:	bd80      	pop	{r7, pc}
 8016494:	58000c00 	.word	0x58000c00

08016498 <HW_IPCC_CLI_SendCmd>:

void HW_IPCC_CLI_SendCmd( void )
{
 8016498:	b580      	push	{r7, lr}
 801649a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_CMD_CHANNEL );
 801649c:	2110      	movs	r1, #16
 801649e:	4802      	ldr	r0, [pc, #8]	; (80164a8 <HW_IPCC_CLI_SendCmd+0x10>)
 80164a0:	f7ff fe81 	bl	80161a6 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80164a4:	bf00      	nop
}
 80164a6:	bd80      	pop	{r7, pc}
 80164a8:	58000c00 	.word	0x58000c00

080164ac <HW_IPCC_THREAD_SendAck>:

void HW_IPCC_THREAD_SendAck( void )
{
 80164ac:	b580      	push	{r7, lr}
 80164ae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 80164b0:	2104      	movs	r1, #4
 80164b2:	4804      	ldr	r0, [pc, #16]	; (80164c4 <HW_IPCC_THREAD_SendAck+0x18>)
 80164b4:	f7ff fe69 	bl	801618a <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 80164b8:	2104      	movs	r1, #4
 80164ba:	4802      	ldr	r0, [pc, #8]	; (80164c4 <HW_IPCC_THREAD_SendAck+0x18>)
 80164bc:	f7ff fe42 	bl	8016144 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80164c0:	bf00      	nop
}
 80164c2:	bd80      	pop	{r7, pc}
 80164c4:	58000c00 	.word	0x58000c00

080164c8 <HW_IPCC_THREAD_CliSendAck>:

void HW_IPCC_THREAD_CliSendAck( void )
{
 80164c8:	b580      	push	{r7, lr}
 80164ca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 80164cc:	2110      	movs	r1, #16
 80164ce:	4804      	ldr	r0, [pc, #16]	; (80164e0 <HW_IPCC_THREAD_CliSendAck+0x18>)
 80164d0:	f7ff fe5b 	bl	801618a <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 80164d4:	2110      	movs	r1, #16
 80164d6:	4802      	ldr	r0, [pc, #8]	; (80164e0 <HW_IPCC_THREAD_CliSendAck+0x18>)
 80164d8:	f7ff fe34 	bl	8016144 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80164dc:	bf00      	nop
}
 80164de:	bd80      	pop	{r7, pc}
 80164e0:	58000c00 	.word	0x58000c00

080164e4 <HW_IPCC_OT_CmdEvtHandler>:

static void HW_IPCC_OT_CmdEvtHandler( void )
{
 80164e4:	b580      	push	{r7, lr}
 80164e6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 80164e8:	2104      	movs	r1, #4
 80164ea:	4803      	ldr	r0, [pc, #12]	; (80164f8 <HW_IPCC_OT_CmdEvtHandler+0x14>)
 80164ec:	f7ff fe18 	bl	8016120 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_OT_CmdEvtNot();
 80164f0:	f7fd fff2 	bl	80144d8 <HW_IPCC_OT_CmdEvtNot>

  return;
 80164f4:	bf00      	nop
}
 80164f6:	bd80      	pop	{r7, pc}
 80164f8:	58000c00 	.word	0x58000c00

080164fc <HW_IPCC_THREAD_NotEvtHandler>:

static void HW_IPCC_THREAD_NotEvtHandler( void )
{
 80164fc:	b580      	push	{r7, lr}
 80164fe:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8016500:	2104      	movs	r1, #4
 8016502:	4803      	ldr	r0, [pc, #12]	; (8016510 <HW_IPCC_THREAD_NotEvtHandler+0x14>)
 8016504:	f7ff fe30 	bl	8016168 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_EvtNot();
 8016508:	f7fd fff2 	bl	80144f0 <HW_IPCC_THREAD_EvtNot>

  return;
 801650c:	bf00      	nop
}
 801650e:	bd80      	pop	{r7, pc}
 8016510:	58000c00 	.word	0x58000c00

08016514 <HW_IPCC_THREAD_CliNotEvtHandler>:

static void HW_IPCC_THREAD_CliNotEvtHandler( void )
{
 8016514:	b580      	push	{r7, lr}
 8016516:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8016518:	2110      	movs	r1, #16
 801651a:	4803      	ldr	r0, [pc, #12]	; (8016528 <HW_IPCC_THREAD_CliNotEvtHandler+0x14>)
 801651c:	f7ff fe24 	bl	8016168 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_CliEvtNot();
 8016520:	f7fd fff2 	bl	8014508 <HW_IPCC_THREAD_CliEvtNot>

  return;
 8016524:	bf00      	nop
}
 8016526:	bd80      	pop	{r7, pc}
 8016528:	58000c00 	.word	0x58000c00

0801652c <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 801652c:	b580      	push	{r7, lr}
 801652e:	b082      	sub	sp, #8
 8016530:	af00      	add	r7, sp, #0
 8016532:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8016534:	2108      	movs	r1, #8
 8016536:	480c      	ldr	r0, [pc, #48]	; (8016568 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8016538:	f7ff fe44 	bl	80161c4 <LL_C1_IPCC_IsActiveFlag_CHx>
 801653c:	4603      	mov	r3, r0
 801653e:	2b00      	cmp	r3, #0
 8016540:	d007      	beq.n	8016552 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8016542:	4a0a      	ldr	r2, [pc, #40]	; (801656c <HW_IPCC_MM_SendFreeBuf+0x40>)
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8016548:	2108      	movs	r1, #8
 801654a:	4807      	ldr	r0, [pc, #28]	; (8016568 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 801654c:	f7ff fdd5 	bl	80160fa <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8016550:	e006      	b.n	8016560 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8016556:	2108      	movs	r1, #8
 8016558:	4803      	ldr	r0, [pc, #12]	; (8016568 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 801655a:	f7ff fe24 	bl	80161a6 <LL_C1_IPCC_SetFlag_CHx>
  return;
 801655e:	bf00      	nop
}
 8016560:	3708      	adds	r7, #8
 8016562:	46bd      	mov	sp, r7
 8016564:	bd80      	pop	{r7, pc}
 8016566:	bf00      	nop
 8016568:	58000c00 	.word	0x58000c00
 801656c:	200279ec 	.word	0x200279ec

08016570 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8016570:	b580      	push	{r7, lr}
 8016572:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8016574:	2108      	movs	r1, #8
 8016576:	4806      	ldr	r0, [pc, #24]	; (8016590 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8016578:	f7ff fdd2 	bl	8016120 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 801657c:	4b05      	ldr	r3, [pc, #20]	; (8016594 <HW_IPCC_MM_FreeBufHandler+0x24>)
 801657e:	681b      	ldr	r3, [r3, #0]
 8016580:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8016582:	2108      	movs	r1, #8
 8016584:	4802      	ldr	r0, [pc, #8]	; (8016590 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8016586:	f7ff fe0e 	bl	80161a6 <LL_C1_IPCC_SetFlag_CHx>

  return;
 801658a:	bf00      	nop
}
 801658c:	bd80      	pop	{r7, pc}
 801658e:	bf00      	nop
 8016590:	58000c00 	.word	0x58000c00
 8016594:	200279ec 	.word	0x200279ec

08016598 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8016598:	b580      	push	{r7, lr}
 801659a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 801659c:	2108      	movs	r1, #8
 801659e:	4802      	ldr	r0, [pc, #8]	; (80165a8 <HW_IPCC_TRACES_Init+0x10>)
 80165a0:	f7ff fdd0 	bl	8016144 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80165a4:	bf00      	nop
}
 80165a6:	bd80      	pop	{r7, pc}
 80165a8:	58000c00 	.word	0x58000c00

080165ac <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80165ac:	b580      	push	{r7, lr}
 80165ae:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80165b0:	f7fe f838 	bl	8014624 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80165b4:	2108      	movs	r1, #8
 80165b6:	4802      	ldr	r0, [pc, #8]	; (80165c0 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80165b8:	f7ff fde7 	bl	801618a <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80165bc:	bf00      	nop
}
 80165be:	bd80      	pop	{r7, pc}
 80165c0:	58000c00 	.word	0x58000c00

080165c4 <UTIL_LPM_Init>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_LPM_Init( void )
{
 80165c4:	b480      	push	{r7}
 80165c6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80165c8:	4b05      	ldr	r3, [pc, #20]	; (80165e0 <UTIL_LPM_Init+0x1c>)
 80165ca:	2200      	movs	r2, #0
 80165cc:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80165ce:	4b05      	ldr	r3, [pc, #20]	; (80165e4 <UTIL_LPM_Init+0x20>)
 80165d0:	2200      	movs	r2, #0
 80165d2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80165d4:	bf00      	nop
 80165d6:	46bd      	mov	sp, r7
 80165d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165dc:	4770      	bx	lr
 80165de:	bf00      	nop
 80165e0:	200279f0 	.word	0x200279f0
 80165e4:	200279f4 	.word	0x200279f4

080165e8 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80165e8:	b480      	push	{r7}
 80165ea:	b087      	sub	sp, #28
 80165ec:	af00      	add	r7, sp, #0
 80165ee:	6078      	str	r0, [r7, #4]
 80165f0:	460b      	mov	r3, r1
 80165f2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80165f4:	f3ef 8310 	mrs	r3, PRIMASK
 80165f8:	613b      	str	r3, [r7, #16]
  return(result);
 80165fa:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80165fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80165fe:	b672      	cpsid	i
  
  switch(state)
 8016600:	78fb      	ldrb	r3, [r7, #3]
 8016602:	2b00      	cmp	r3, #0
 8016604:	d009      	beq.n	801661a <UTIL_LPM_SetOffMode+0x32>
 8016606:	2b01      	cmp	r3, #1
 8016608:	d000      	beq.n	801660c <UTIL_LPM_SetOffMode+0x24>
    {
      OffModeDisable &= ( ~lpm_id_bm );
      break;
    }
    default:
      break;
 801660a:	e00e      	b.n	801662a <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable |= lpm_id_bm;
 801660c:	4b0c      	ldr	r3, [pc, #48]	; (8016640 <UTIL_LPM_SetOffMode+0x58>)
 801660e:	681a      	ldr	r2, [r3, #0]
 8016610:	687b      	ldr	r3, [r7, #4]
 8016612:	4313      	orrs	r3, r2
 8016614:	4a0a      	ldr	r2, [pc, #40]	; (8016640 <UTIL_LPM_SetOffMode+0x58>)
 8016616:	6013      	str	r3, [r2, #0]
      break;
 8016618:	e007      	b.n	801662a <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable &= ( ~lpm_id_bm );
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	43da      	mvns	r2, r3
 801661e:	4b08      	ldr	r3, [pc, #32]	; (8016640 <UTIL_LPM_SetOffMode+0x58>)
 8016620:	681b      	ldr	r3, [r3, #0]
 8016622:	4013      	ands	r3, r2
 8016624:	4a06      	ldr	r2, [pc, #24]	; (8016640 <UTIL_LPM_SetOffMode+0x58>)
 8016626:	6013      	str	r3, [r2, #0]
      break;
 8016628:	bf00      	nop
 801662a:	697b      	ldr	r3, [r7, #20]
 801662c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801662e:	68fb      	ldr	r3, [r7, #12]
 8016630:	f383 8810 	msr	PRIMASK, r3
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8016634:	bf00      	nop
 8016636:	371c      	adds	r7, #28
 8016638:	46bd      	mov	sp, r7
 801663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801663e:	4770      	bx	lr
 8016640:	200279f4 	.word	0x200279f4

08016644 <arm_power_f32>:
 8016644:	b430      	push	{r4, r5}
 8016646:	088d      	lsrs	r5, r1, #2
 8016648:	eddf 5a20 	vldr	s11, [pc, #128]	; 80166cc <arm_power_f32+0x88>
 801664c:	d020      	beq.n	8016690 <arm_power_f32+0x4c>
 801664e:	f100 0310 	add.w	r3, r0, #16
 8016652:	462c      	mov	r4, r5
 8016654:	ed53 6a04 	vldr	s13, [r3, #-16]
 8016658:	ed13 7a03 	vldr	s14, [r3, #-12]
 801665c:	ed53 7a02 	vldr	s15, [r3, #-8]
 8016660:	ed13 6a01 	vldr	s12, [r3, #-4]
 8016664:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8016668:	ee27 7a07 	vmul.f32	s14, s14, s14
 801666c:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8016670:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016674:	ee37 7a26 	vadd.f32	s14, s14, s13
 8016678:	ee26 6a06 	vmul.f32	s12, s12, s12
 801667c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016680:	3c01      	subs	r4, #1
 8016682:	f103 0310 	add.w	r3, r3, #16
 8016686:	ee76 5a27 	vadd.f32	s11, s12, s15
 801668a:	d1e3      	bne.n	8016654 <arm_power_f32+0x10>
 801668c:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8016690:	f011 0103 	ands.w	r1, r1, #3
 8016694:	d015      	beq.n	80166c2 <arm_power_f32+0x7e>
 8016696:	edd0 7a00 	vldr	s15, [r0]
 801669a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801669e:	3901      	subs	r1, #1
 80166a0:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80166a4:	d00d      	beq.n	80166c2 <arm_power_f32+0x7e>
 80166a6:	edd0 7a01 	vldr	s15, [r0, #4]
 80166aa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80166ae:	2901      	cmp	r1, #1
 80166b0:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80166b4:	d005      	beq.n	80166c2 <arm_power_f32+0x7e>
 80166b6:	edd0 7a02 	vldr	s15, [r0, #8]
 80166ba:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80166be:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80166c2:	edc2 5a00 	vstr	s11, [r2]
 80166c6:	bc30      	pop	{r4, r5}
 80166c8:	4770      	bx	lr
 80166ca:	bf00      	nop
 80166cc:	00000000 	.word	0x00000000

080166d0 <arm_mat_mult_f32>:
 80166d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166d4:	8845      	ldrh	r5, [r0, #2]
 80166d6:	880b      	ldrh	r3, [r1, #0]
 80166d8:	8806      	ldrh	r6, [r0, #0]
 80166da:	6847      	ldr	r7, [r0, #4]
 80166dc:	6854      	ldr	r4, [r2, #4]
 80166de:	6848      	ldr	r0, [r1, #4]
 80166e0:	b08b      	sub	sp, #44	; 0x2c
 80166e2:	42ab      	cmp	r3, r5
 80166e4:	9109      	str	r1, [sp, #36]	; 0x24
 80166e6:	9604      	str	r6, [sp, #16]
 80166e8:	8849      	ldrh	r1, [r1, #2]
 80166ea:	f040 808a 	bne.w	8016802 <arm_mat_mult_f32+0x132>
 80166ee:	8815      	ldrh	r5, [r2, #0]
 80166f0:	42b5      	cmp	r5, r6
 80166f2:	f040 8086 	bne.w	8016802 <arm_mat_mult_f32+0x132>
 80166f6:	8852      	ldrh	r2, [r2, #2]
 80166f8:	428a      	cmp	r2, r1
 80166fa:	f040 8082 	bne.w	8016802 <arm_mat_mult_f32+0x132>
 80166fe:	ea4f 0893 	mov.w	r8, r3, lsr #2
 8016702:	1d01      	adds	r1, r0, #4
 8016704:	0116      	lsls	r6, r2, #4
 8016706:	9108      	str	r1, [sp, #32]
 8016708:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 801670c:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 8016710:	9101      	str	r1, [sp, #4]
 8016712:	fb06 f108 	mul.w	r1, r6, r8
 8016716:	0095      	lsls	r5, r2, #2
 8016718:	9103      	str	r1, [sp, #12]
 801671a:	00d2      	lsls	r2, r2, #3
 801671c:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8016720:	f003 0903 	and.w	r9, r3, #3
 8016724:	009b      	lsls	r3, r3, #2
 8016726:	f107 0b10 	add.w	fp, r7, #16
 801672a:	eb04 0a05 	add.w	sl, r4, r5
 801672e:	9107      	str	r1, [sp, #28]
 8016730:	9202      	str	r2, [sp, #8]
 8016732:	9306      	str	r3, [sp, #24]
 8016734:	f1ab 0310 	sub.w	r3, fp, #16
 8016738:	9305      	str	r3, [sp, #20]
 801673a:	9b07      	ldr	r3, [sp, #28]
 801673c:	f8dd e020 	ldr.w	lr, [sp, #32]
 8016740:	eb03 0c0a 	add.w	ip, r3, sl
 8016744:	eddf 7a31 	vldr	s15, [pc, #196]	; 801680c <arm_mat_mult_f32+0x13c>
 8016748:	f1b8 0f00 	cmp.w	r8, #0
 801674c:	d053      	beq.n	80167f6 <arm_mat_mult_f32+0x126>
 801674e:	9b02      	ldr	r3, [sp, #8]
 8016750:	4644      	mov	r4, r8
 8016752:	18c1      	adds	r1, r0, r3
 8016754:	4602      	mov	r2, r0
 8016756:	465b      	mov	r3, fp
 8016758:	ed92 6a00 	vldr	s12, [r2]
 801675c:	ed13 7a04 	vldr	s14, [r3, #-16]
 8016760:	ed53 4a03 	vldr	s9, [r3, #-12]
 8016764:	ed53 6a02 	vldr	s13, [r3, #-8]
 8016768:	ed91 5a00 	vldr	s10, [r1]
 801676c:	ed53 5a01 	vldr	s11, [r3, #-4]
 8016770:	1957      	adds	r7, r2, r5
 8016772:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016776:	ed97 6a00 	vldr	s12, [r7]
 801677a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801677e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8016782:	194f      	adds	r7, r1, r5
 8016784:	ee36 6a27 	vadd.f32	s12, s12, s15
 8016788:	ee26 7a85 	vmul.f32	s14, s13, s10
 801678c:	edd7 7a00 	vldr	s15, [r7]
 8016790:	ee37 7a06 	vadd.f32	s14, s14, s12
 8016794:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8016798:	3c01      	subs	r4, #1
 801679a:	4432      	add	r2, r6
 801679c:	4431      	add	r1, r6
 801679e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80167a2:	f103 0310 	add.w	r3, r3, #16
 80167a6:	d1d7      	bne.n	8016758 <arm_mat_mult_f32+0x88>
 80167a8:	9b03      	ldr	r3, [sp, #12]
 80167aa:	9a01      	ldr	r2, [sp, #4]
 80167ac:	4418      	add	r0, r3
 80167ae:	f1b9 0f00 	cmp.w	r9, #0
 80167b2:	d00b      	beq.n	80167cc <arm_mat_mult_f32+0xfc>
 80167b4:	464b      	mov	r3, r9
 80167b6:	edd0 6a00 	vldr	s13, [r0]
 80167ba:	ecb2 7a01 	vldmia	r2!, {s14}
 80167be:	ee27 7a26 	vmul.f32	s14, s14, s13
 80167c2:	3b01      	subs	r3, #1
 80167c4:	4428      	add	r0, r5
 80167c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80167ca:	d1f4      	bne.n	80167b6 <arm_mat_mult_f32+0xe6>
 80167cc:	ecec 7a01 	vstmia	ip!, {s15}
 80167d0:	45d4      	cmp	ip, sl
 80167d2:	4670      	mov	r0, lr
 80167d4:	f10e 0e04 	add.w	lr, lr, #4
 80167d8:	d1b4      	bne.n	8016744 <arm_mat_mult_f32+0x74>
 80167da:	9a01      	ldr	r2, [sp, #4]
 80167dc:	9b06      	ldr	r3, [sp, #24]
 80167de:	4611      	mov	r1, r2
 80167e0:	4419      	add	r1, r3
 80167e2:	449b      	add	fp, r3
 80167e4:	9b04      	ldr	r3, [sp, #16]
 80167e6:	9101      	str	r1, [sp, #4]
 80167e8:	3b01      	subs	r3, #1
 80167ea:	44aa      	add	sl, r5
 80167ec:	9304      	str	r3, [sp, #16]
 80167ee:	d004      	beq.n	80167fa <arm_mat_mult_f32+0x12a>
 80167f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80167f2:	6858      	ldr	r0, [r3, #4]
 80167f4:	e79e      	b.n	8016734 <arm_mat_mult_f32+0x64>
 80167f6:	9a05      	ldr	r2, [sp, #20]
 80167f8:	e7d9      	b.n	80167ae <arm_mat_mult_f32+0xde>
 80167fa:	4618      	mov	r0, r3
 80167fc:	b00b      	add	sp, #44	; 0x2c
 80167fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016802:	f06f 0002 	mvn.w	r0, #2
 8016806:	b00b      	add	sp, #44	; 0x2c
 8016808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801680c:	00000000 	.word	0x00000000

08016810 <arm_sin_f32>:
 8016810:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8016890 <arm_sin_f32+0x80>
 8016814:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016818:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801681c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016820:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8016824:	d504      	bpl.n	8016830 <arm_sin_f32+0x20>
 8016826:	ee17 3a90 	vmov	r3, s15
 801682a:	3b01      	subs	r3, #1
 801682c:	ee07 3a90 	vmov	s15, r3
 8016830:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016834:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8016894 <arm_sin_f32+0x84>
 8016838:	ee30 0a67 	vsub.f32	s0, s0, s15
 801683c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8016840:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8016844:	ee17 3a90 	vmov	r3, s15
 8016848:	b29b      	uxth	r3, r3
 801684a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801684e:	d21a      	bcs.n	8016886 <arm_sin_f32+0x76>
 8016850:	ee07 3a90 	vmov	s15, r3
 8016854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016858:	1c59      	adds	r1, r3, #1
 801685a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801685e:	4a0e      	ldr	r2, [pc, #56]	; (8016898 <arm_sin_f32+0x88>)
 8016860:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8016864:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016868:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 801686c:	ed93 7a00 	vldr	s14, [r3]
 8016870:	edd2 6a00 	vldr	s13, [r2]
 8016874:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8016878:	ee20 0a26 	vmul.f32	s0, s0, s13
 801687c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016880:	ee37 0a80 	vadd.f32	s0, s15, s0
 8016884:	4770      	bx	lr
 8016886:	ee30 0a47 	vsub.f32	s0, s0, s14
 801688a:	2101      	movs	r1, #1
 801688c:	2300      	movs	r3, #0
 801688e:	e7e6      	b.n	801685e <arm_sin_f32+0x4e>
 8016890:	3e22f983 	.word	0x3e22f983
 8016894:	44000000 	.word	0x44000000
 8016898:	08018d20 	.word	0x08018d20

0801689c <arm_cos_f32>:
 801689c:	eddf 7a21 	vldr	s15, [pc, #132]	; 8016924 <arm_cos_f32+0x88>
 80168a0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80168a4:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80168a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80168ac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80168b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168b4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80168b8:	d504      	bpl.n	80168c4 <arm_cos_f32+0x28>
 80168ba:	ee17 3a90 	vmov	r3, s15
 80168be:	3b01      	subs	r3, #1
 80168c0:	ee07 3a90 	vmov	s15, r3
 80168c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80168c8:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8016928 <arm_cos_f32+0x8c>
 80168cc:	ee30 0a67 	vsub.f32	s0, s0, s15
 80168d0:	ee20 0a07 	vmul.f32	s0, s0, s14
 80168d4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80168d8:	ee17 3a90 	vmov	r3, s15
 80168dc:	b29b      	uxth	r3, r3
 80168de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80168e2:	d21a      	bcs.n	801691a <arm_cos_f32+0x7e>
 80168e4:	ee07 3a90 	vmov	s15, r3
 80168e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80168ec:	1c59      	adds	r1, r3, #1
 80168ee:	ee30 0a67 	vsub.f32	s0, s0, s15
 80168f2:	4a0e      	ldr	r2, [pc, #56]	; (801692c <arm_cos_f32+0x90>)
 80168f4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80168f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80168fc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8016900:	ed93 7a00 	vldr	s14, [r3]
 8016904:	edd2 6a00 	vldr	s13, [r2]
 8016908:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801690c:	ee20 0a26 	vmul.f32	s0, s0, s13
 8016910:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016914:	ee37 0a80 	vadd.f32	s0, s15, s0
 8016918:	4770      	bx	lr
 801691a:	ee30 0a47 	vsub.f32	s0, s0, s14
 801691e:	2101      	movs	r1, #1
 8016920:	2300      	movs	r3, #0
 8016922:	e7e6      	b.n	80168f2 <arm_cos_f32+0x56>
 8016924:	3e22f983 	.word	0x3e22f983
 8016928:	44000000 	.word	0x44000000
 801692c:	08018d20 	.word	0x08018d20

08016930 <arm_sub_f32>:
 8016930:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8016934:	b4f0      	push	{r4, r5, r6, r7}
 8016936:	d033      	beq.n	80169a0 <arm_sub_f32+0x70>
 8016938:	f100 0610 	add.w	r6, r0, #16
 801693c:	f101 0510 	add.w	r5, r1, #16
 8016940:	f102 0410 	add.w	r4, r2, #16
 8016944:	4667      	mov	r7, ip
 8016946:	ed15 7a04 	vldr	s14, [r5, #-16]
 801694a:	ed56 7a04 	vldr	s15, [r6, #-16]
 801694e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016952:	3f01      	subs	r7, #1
 8016954:	ed44 7a04 	vstr	s15, [r4, #-16]
 8016958:	ed15 7a03 	vldr	s14, [r5, #-12]
 801695c:	ed56 7a03 	vldr	s15, [r6, #-12]
 8016960:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016964:	f106 0610 	add.w	r6, r6, #16
 8016968:	ed44 7a03 	vstr	s15, [r4, #-12]
 801696c:	ed15 7a02 	vldr	s14, [r5, #-8]
 8016970:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8016974:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016978:	f105 0510 	add.w	r5, r5, #16
 801697c:	ed44 7a02 	vstr	s15, [r4, #-8]
 8016980:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8016984:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8016988:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801698c:	f104 0410 	add.w	r4, r4, #16
 8016990:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8016994:	d1d7      	bne.n	8016946 <arm_sub_f32+0x16>
 8016996:	ea4f 140c 	mov.w	r4, ip, lsl #4
 801699a:	4420      	add	r0, r4
 801699c:	4421      	add	r1, r4
 801699e:	4422      	add	r2, r4
 80169a0:	f013 0303 	ands.w	r3, r3, #3
 80169a4:	d01b      	beq.n	80169de <arm_sub_f32+0xae>
 80169a6:	edd0 7a00 	vldr	s15, [r0]
 80169aa:	ed91 7a00 	vldr	s14, [r1]
 80169ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80169b2:	3b01      	subs	r3, #1
 80169b4:	edc2 7a00 	vstr	s15, [r2]
 80169b8:	d011      	beq.n	80169de <arm_sub_f32+0xae>
 80169ba:	edd0 7a01 	vldr	s15, [r0, #4]
 80169be:	ed91 7a01 	vldr	s14, [r1, #4]
 80169c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80169c6:	2b01      	cmp	r3, #1
 80169c8:	edc2 7a01 	vstr	s15, [r2, #4]
 80169cc:	d007      	beq.n	80169de <arm_sub_f32+0xae>
 80169ce:	edd0 7a02 	vldr	s15, [r0, #8]
 80169d2:	ed91 7a02 	vldr	s14, [r1, #8]
 80169d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80169da:	edc2 7a02 	vstr	s15, [r2, #8]
 80169de:	bcf0      	pop	{r4, r5, r6, r7}
 80169e0:	4770      	bx	lr
 80169e2:	bf00      	nop

080169e4 <arm_scale_f32>:
 80169e4:	b470      	push	{r4, r5, r6}
 80169e6:	0896      	lsrs	r6, r2, #2
 80169e8:	d025      	beq.n	8016a36 <arm_scale_f32+0x52>
 80169ea:	f100 0410 	add.w	r4, r0, #16
 80169ee:	f101 0310 	add.w	r3, r1, #16
 80169f2:	4635      	mov	r5, r6
 80169f4:	ed54 7a04 	vldr	s15, [r4, #-16]
 80169f8:	ee67 7a80 	vmul.f32	s15, s15, s0
 80169fc:	3d01      	subs	r5, #1
 80169fe:	ed43 7a04 	vstr	s15, [r3, #-16]
 8016a02:	ed54 7a03 	vldr	s15, [r4, #-12]
 8016a06:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016a0a:	f104 0410 	add.w	r4, r4, #16
 8016a0e:	ed43 7a03 	vstr	s15, [r3, #-12]
 8016a12:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8016a16:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016a1a:	f103 0310 	add.w	r3, r3, #16
 8016a1e:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 8016a22:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 8016a26:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016a2a:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8016a2e:	d1e1      	bne.n	80169f4 <arm_scale_f32+0x10>
 8016a30:	0136      	lsls	r6, r6, #4
 8016a32:	4430      	add	r0, r6
 8016a34:	4431      	add	r1, r6
 8016a36:	f012 0203 	ands.w	r2, r2, #3
 8016a3a:	d015      	beq.n	8016a68 <arm_scale_f32+0x84>
 8016a3c:	edd0 7a00 	vldr	s15, [r0]
 8016a40:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016a44:	3a01      	subs	r2, #1
 8016a46:	edc1 7a00 	vstr	s15, [r1]
 8016a4a:	d00d      	beq.n	8016a68 <arm_scale_f32+0x84>
 8016a4c:	edd0 7a01 	vldr	s15, [r0, #4]
 8016a50:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016a54:	2a01      	cmp	r2, #1
 8016a56:	edc1 7a01 	vstr	s15, [r1, #4]
 8016a5a:	d005      	beq.n	8016a68 <arm_scale_f32+0x84>
 8016a5c:	edd0 7a02 	vldr	s15, [r0, #8]
 8016a60:	ee27 0a80 	vmul.f32	s0, s15, s0
 8016a64:	ed81 0a02 	vstr	s0, [r1, #8]
 8016a68:	bc70      	pop	{r4, r5, r6}
 8016a6a:	4770      	bx	lr

08016a6c <arm_dot_prod_f32>:
 8016a6c:	b4f0      	push	{r4, r5, r6, r7}
 8016a6e:	0897      	lsrs	r7, r2, #2
 8016a70:	eddf 5a29 	vldr	s11, [pc, #164]	; 8016b18 <arm_dot_prod_f32+0xac>
 8016a74:	d02d      	beq.n	8016ad2 <arm_dot_prod_f32+0x66>
 8016a76:	f100 0510 	add.w	r5, r0, #16
 8016a7a:	f101 0410 	add.w	r4, r1, #16
 8016a7e:	463e      	mov	r6, r7
 8016a80:	ed55 6a04 	vldr	s13, [r5, #-16]
 8016a84:	ed54 3a04 	vldr	s7, [r4, #-16]
 8016a88:	ed15 7a03 	vldr	s14, [r5, #-12]
 8016a8c:	ed14 4a03 	vldr	s8, [r4, #-12]
 8016a90:	ed55 7a02 	vldr	s15, [r5, #-8]
 8016a94:	ed54 4a02 	vldr	s9, [r4, #-8]
 8016a98:	ed15 6a01 	vldr	s12, [r5, #-4]
 8016a9c:	ed14 5a01 	vldr	s10, [r4, #-4]
 8016aa0:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8016aa4:	ee27 7a04 	vmul.f32	s14, s14, s8
 8016aa8:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8016aac:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8016ab0:	ee37 7a26 	vadd.f32	s14, s14, s13
 8016ab4:	ee66 6a05 	vmul.f32	s13, s12, s10
 8016ab8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016abc:	3e01      	subs	r6, #1
 8016abe:	f105 0510 	add.w	r5, r5, #16
 8016ac2:	ee76 5aa7 	vadd.f32	s11, s13, s15
 8016ac6:	f104 0410 	add.w	r4, r4, #16
 8016aca:	d1d9      	bne.n	8016a80 <arm_dot_prod_f32+0x14>
 8016acc:	013f      	lsls	r7, r7, #4
 8016ace:	4438      	add	r0, r7
 8016ad0:	4439      	add	r1, r7
 8016ad2:	f012 0203 	ands.w	r2, r2, #3
 8016ad6:	d01b      	beq.n	8016b10 <arm_dot_prod_f32+0xa4>
 8016ad8:	edd1 7a00 	vldr	s15, [r1]
 8016adc:	ed90 7a00 	vldr	s14, [r0]
 8016ae0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016ae4:	3a01      	subs	r2, #1
 8016ae6:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8016aea:	d011      	beq.n	8016b10 <arm_dot_prod_f32+0xa4>
 8016aec:	edd1 7a01 	vldr	s15, [r1, #4]
 8016af0:	ed90 7a01 	vldr	s14, [r0, #4]
 8016af4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016af8:	2a01      	cmp	r2, #1
 8016afa:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8016afe:	d007      	beq.n	8016b10 <arm_dot_prod_f32+0xa4>
 8016b00:	edd0 7a02 	vldr	s15, [r0, #8]
 8016b04:	ed91 7a02 	vldr	s14, [r1, #8]
 8016b08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016b0c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8016b10:	edc3 5a00 	vstr	s11, [r3]
 8016b14:	bcf0      	pop	{r4, r5, r6, r7}
 8016b16:	4770      	bx	lr
 8016b18:	00000000 	.word	0x00000000

08016b1c <arm_add_f32>:
 8016b1c:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8016b20:	b4f0      	push	{r4, r5, r6, r7}
 8016b22:	d033      	beq.n	8016b8c <arm_add_f32+0x70>
 8016b24:	f100 0610 	add.w	r6, r0, #16
 8016b28:	f101 0510 	add.w	r5, r1, #16
 8016b2c:	f102 0410 	add.w	r4, r2, #16
 8016b30:	4667      	mov	r7, ip
 8016b32:	ed15 7a04 	vldr	s14, [r5, #-16]
 8016b36:	ed56 7a04 	vldr	s15, [r6, #-16]
 8016b3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016b3e:	3f01      	subs	r7, #1
 8016b40:	ed44 7a04 	vstr	s15, [r4, #-16]
 8016b44:	ed15 7a03 	vldr	s14, [r5, #-12]
 8016b48:	ed56 7a03 	vldr	s15, [r6, #-12]
 8016b4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016b50:	f106 0610 	add.w	r6, r6, #16
 8016b54:	ed44 7a03 	vstr	s15, [r4, #-12]
 8016b58:	ed15 7a02 	vldr	s14, [r5, #-8]
 8016b5c:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8016b60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016b64:	f105 0510 	add.w	r5, r5, #16
 8016b68:	ed44 7a02 	vstr	s15, [r4, #-8]
 8016b6c:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8016b70:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8016b74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016b78:	f104 0410 	add.w	r4, r4, #16
 8016b7c:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8016b80:	d1d7      	bne.n	8016b32 <arm_add_f32+0x16>
 8016b82:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8016b86:	4420      	add	r0, r4
 8016b88:	4421      	add	r1, r4
 8016b8a:	4422      	add	r2, r4
 8016b8c:	f013 0303 	ands.w	r3, r3, #3
 8016b90:	d01b      	beq.n	8016bca <arm_add_f32+0xae>
 8016b92:	edd1 7a00 	vldr	s15, [r1]
 8016b96:	ed90 7a00 	vldr	s14, [r0]
 8016b9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016b9e:	3b01      	subs	r3, #1
 8016ba0:	edc2 7a00 	vstr	s15, [r2]
 8016ba4:	d011      	beq.n	8016bca <arm_add_f32+0xae>
 8016ba6:	edd0 7a01 	vldr	s15, [r0, #4]
 8016baa:	ed91 7a01 	vldr	s14, [r1, #4]
 8016bae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016bb2:	2b01      	cmp	r3, #1
 8016bb4:	edc2 7a01 	vstr	s15, [r2, #4]
 8016bb8:	d007      	beq.n	8016bca <arm_add_f32+0xae>
 8016bba:	edd0 7a02 	vldr	s15, [r0, #8]
 8016bbe:	ed91 7a02 	vldr	s14, [r1, #8]
 8016bc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016bc6:	edc2 7a02 	vstr	s15, [r2, #8]
 8016bca:	bcf0      	pop	{r4, r5, r6, r7}
 8016bcc:	4770      	bx	lr
 8016bce:	bf00      	nop

08016bd0 <__errno>:
 8016bd0:	4b01      	ldr	r3, [pc, #4]	; (8016bd8 <__errno+0x8>)
 8016bd2:	6818      	ldr	r0, [r3, #0]
 8016bd4:	4770      	bx	lr
 8016bd6:	bf00      	nop
 8016bd8:	20000144 	.word	0x20000144

08016bdc <__libc_init_array>:
 8016bdc:	b570      	push	{r4, r5, r6, lr}
 8016bde:	4e0d      	ldr	r6, [pc, #52]	; (8016c14 <__libc_init_array+0x38>)
 8016be0:	4c0d      	ldr	r4, [pc, #52]	; (8016c18 <__libc_init_array+0x3c>)
 8016be2:	1ba4      	subs	r4, r4, r6
 8016be4:	10a4      	asrs	r4, r4, #2
 8016be6:	2500      	movs	r5, #0
 8016be8:	42a5      	cmp	r5, r4
 8016bea:	d109      	bne.n	8016c00 <__libc_init_array+0x24>
 8016bec:	4e0b      	ldr	r6, [pc, #44]	; (8016c1c <__libc_init_array+0x40>)
 8016bee:	4c0c      	ldr	r4, [pc, #48]	; (8016c20 <__libc_init_array+0x44>)
 8016bf0:	f001 f8d4 	bl	8017d9c <_init>
 8016bf4:	1ba4      	subs	r4, r4, r6
 8016bf6:	10a4      	asrs	r4, r4, #2
 8016bf8:	2500      	movs	r5, #0
 8016bfa:	42a5      	cmp	r5, r4
 8016bfc:	d105      	bne.n	8016c0a <__libc_init_array+0x2e>
 8016bfe:	bd70      	pop	{r4, r5, r6, pc}
 8016c00:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8016c04:	4798      	blx	r3
 8016c06:	3501      	adds	r5, #1
 8016c08:	e7ee      	b.n	8016be8 <__libc_init_array+0xc>
 8016c0a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8016c0e:	4798      	blx	r3
 8016c10:	3501      	adds	r5, #1
 8016c12:	e7f2      	b.n	8016bfa <__libc_init_array+0x1e>
 8016c14:	080195d8 	.word	0x080195d8
 8016c18:	080195d8 	.word	0x080195d8
 8016c1c:	080195d8 	.word	0x080195d8
 8016c20:	080195dc 	.word	0x080195dc

08016c24 <memcpy>:
 8016c24:	b510      	push	{r4, lr}
 8016c26:	1e43      	subs	r3, r0, #1
 8016c28:	440a      	add	r2, r1
 8016c2a:	4291      	cmp	r1, r2
 8016c2c:	d100      	bne.n	8016c30 <memcpy+0xc>
 8016c2e:	bd10      	pop	{r4, pc}
 8016c30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016c34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016c38:	e7f7      	b.n	8016c2a <memcpy+0x6>

08016c3a <memset>:
 8016c3a:	4402      	add	r2, r0
 8016c3c:	4603      	mov	r3, r0
 8016c3e:	4293      	cmp	r3, r2
 8016c40:	d100      	bne.n	8016c44 <memset+0xa>
 8016c42:	4770      	bx	lr
 8016c44:	f803 1b01 	strb.w	r1, [r3], #1
 8016c48:	e7f9      	b.n	8016c3e <memset+0x4>
	...

08016c4c <pow>:
 8016c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c50:	ed2d 8b04 	vpush	{d8-d9}
 8016c54:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8016f28 <pow+0x2dc>
 8016c58:	b08d      	sub	sp, #52	; 0x34
 8016c5a:	ec57 6b10 	vmov	r6, r7, d0
 8016c5e:	ec55 4b11 	vmov	r4, r5, d1
 8016c62:	f000 f9b5 	bl	8016fd0 <__ieee754_pow>
 8016c66:	f999 3000 	ldrsb.w	r3, [r9]
 8016c6a:	9300      	str	r3, [sp, #0]
 8016c6c:	3301      	adds	r3, #1
 8016c6e:	eeb0 8a40 	vmov.f32	s16, s0
 8016c72:	eef0 8a60 	vmov.f32	s17, s1
 8016c76:	46c8      	mov	r8, r9
 8016c78:	d05f      	beq.n	8016d3a <pow+0xee>
 8016c7a:	4622      	mov	r2, r4
 8016c7c:	462b      	mov	r3, r5
 8016c7e:	4620      	mov	r0, r4
 8016c80:	4629      	mov	r1, r5
 8016c82:	f7e9 fedd 	bl	8000a40 <__aeabi_dcmpun>
 8016c86:	4683      	mov	fp, r0
 8016c88:	2800      	cmp	r0, #0
 8016c8a:	d156      	bne.n	8016d3a <pow+0xee>
 8016c8c:	4632      	mov	r2, r6
 8016c8e:	463b      	mov	r3, r7
 8016c90:	4630      	mov	r0, r6
 8016c92:	4639      	mov	r1, r7
 8016c94:	f7e9 fed4 	bl	8000a40 <__aeabi_dcmpun>
 8016c98:	9001      	str	r0, [sp, #4]
 8016c9a:	b1e8      	cbz	r0, 8016cd8 <pow+0x8c>
 8016c9c:	2200      	movs	r2, #0
 8016c9e:	2300      	movs	r3, #0
 8016ca0:	4620      	mov	r0, r4
 8016ca2:	4629      	mov	r1, r5
 8016ca4:	f7e9 fe9a 	bl	80009dc <__aeabi_dcmpeq>
 8016ca8:	2800      	cmp	r0, #0
 8016caa:	d046      	beq.n	8016d3a <pow+0xee>
 8016cac:	2301      	movs	r3, #1
 8016cae:	9302      	str	r3, [sp, #8]
 8016cb0:	4b96      	ldr	r3, [pc, #600]	; (8016f0c <pow+0x2c0>)
 8016cb2:	9303      	str	r3, [sp, #12]
 8016cb4:	4b96      	ldr	r3, [pc, #600]	; (8016f10 <pow+0x2c4>)
 8016cb6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8016cba:	2200      	movs	r2, #0
 8016cbc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016cc0:	9b00      	ldr	r3, [sp, #0]
 8016cc2:	2b02      	cmp	r3, #2
 8016cc4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016cc8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016ccc:	d033      	beq.n	8016d36 <pow+0xea>
 8016cce:	a802      	add	r0, sp, #8
 8016cd0:	f000 ff50 	bl	8017b74 <matherr>
 8016cd4:	bb48      	cbnz	r0, 8016d2a <pow+0xde>
 8016cd6:	e05d      	b.n	8016d94 <pow+0x148>
 8016cd8:	f04f 0a00 	mov.w	sl, #0
 8016cdc:	f04f 0b00 	mov.w	fp, #0
 8016ce0:	4652      	mov	r2, sl
 8016ce2:	465b      	mov	r3, fp
 8016ce4:	4630      	mov	r0, r6
 8016ce6:	4639      	mov	r1, r7
 8016ce8:	f7e9 fe78 	bl	80009dc <__aeabi_dcmpeq>
 8016cec:	ec4b ab19 	vmov	d9, sl, fp
 8016cf0:	2800      	cmp	r0, #0
 8016cf2:	d054      	beq.n	8016d9e <pow+0x152>
 8016cf4:	4652      	mov	r2, sl
 8016cf6:	465b      	mov	r3, fp
 8016cf8:	4620      	mov	r0, r4
 8016cfa:	4629      	mov	r1, r5
 8016cfc:	f7e9 fe6e 	bl	80009dc <__aeabi_dcmpeq>
 8016d00:	4680      	mov	r8, r0
 8016d02:	b318      	cbz	r0, 8016d4c <pow+0x100>
 8016d04:	2301      	movs	r3, #1
 8016d06:	9302      	str	r3, [sp, #8]
 8016d08:	4b80      	ldr	r3, [pc, #512]	; (8016f0c <pow+0x2c0>)
 8016d0a:	9303      	str	r3, [sp, #12]
 8016d0c:	9b01      	ldr	r3, [sp, #4]
 8016d0e:	930a      	str	r3, [sp, #40]	; 0x28
 8016d10:	9b00      	ldr	r3, [sp, #0]
 8016d12:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016d16:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016d1a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8016d1e:	2b00      	cmp	r3, #0
 8016d20:	d0d5      	beq.n	8016cce <pow+0x82>
 8016d22:	4b7b      	ldr	r3, [pc, #492]	; (8016f10 <pow+0x2c4>)
 8016d24:	2200      	movs	r2, #0
 8016d26:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016d2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016d2c:	b11b      	cbz	r3, 8016d36 <pow+0xea>
 8016d2e:	f7ff ff4f 	bl	8016bd0 <__errno>
 8016d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016d34:	6003      	str	r3, [r0, #0]
 8016d36:	ed9d 8b08 	vldr	d8, [sp, #32]
 8016d3a:	eeb0 0a48 	vmov.f32	s0, s16
 8016d3e:	eef0 0a68 	vmov.f32	s1, s17
 8016d42:	b00d      	add	sp, #52	; 0x34
 8016d44:	ecbd 8b04 	vpop	{d8-d9}
 8016d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d4c:	ec45 4b10 	vmov	d0, r4, r5
 8016d50:	f000 ff08 	bl	8017b64 <finite>
 8016d54:	2800      	cmp	r0, #0
 8016d56:	d0f0      	beq.n	8016d3a <pow+0xee>
 8016d58:	4652      	mov	r2, sl
 8016d5a:	465b      	mov	r3, fp
 8016d5c:	4620      	mov	r0, r4
 8016d5e:	4629      	mov	r1, r5
 8016d60:	f7e9 fe46 	bl	80009f0 <__aeabi_dcmplt>
 8016d64:	2800      	cmp	r0, #0
 8016d66:	d0e8      	beq.n	8016d3a <pow+0xee>
 8016d68:	2301      	movs	r3, #1
 8016d6a:	9302      	str	r3, [sp, #8]
 8016d6c:	4b67      	ldr	r3, [pc, #412]	; (8016f0c <pow+0x2c0>)
 8016d6e:	9303      	str	r3, [sp, #12]
 8016d70:	f999 3000 	ldrsb.w	r3, [r9]
 8016d74:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8016d78:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016d7c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016d80:	b913      	cbnz	r3, 8016d88 <pow+0x13c>
 8016d82:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8016d86:	e7a2      	b.n	8016cce <pow+0x82>
 8016d88:	4962      	ldr	r1, [pc, #392]	; (8016f14 <pow+0x2c8>)
 8016d8a:	2000      	movs	r0, #0
 8016d8c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016d90:	2b02      	cmp	r3, #2
 8016d92:	d19c      	bne.n	8016cce <pow+0x82>
 8016d94:	f7ff ff1c 	bl	8016bd0 <__errno>
 8016d98:	2321      	movs	r3, #33	; 0x21
 8016d9a:	6003      	str	r3, [r0, #0]
 8016d9c:	e7c5      	b.n	8016d2a <pow+0xde>
 8016d9e:	eeb0 0a48 	vmov.f32	s0, s16
 8016da2:	eef0 0a68 	vmov.f32	s1, s17
 8016da6:	f000 fedd 	bl	8017b64 <finite>
 8016daa:	9000      	str	r0, [sp, #0]
 8016dac:	2800      	cmp	r0, #0
 8016dae:	f040 8081 	bne.w	8016eb4 <pow+0x268>
 8016db2:	ec47 6b10 	vmov	d0, r6, r7
 8016db6:	f000 fed5 	bl	8017b64 <finite>
 8016dba:	2800      	cmp	r0, #0
 8016dbc:	d07a      	beq.n	8016eb4 <pow+0x268>
 8016dbe:	ec45 4b10 	vmov	d0, r4, r5
 8016dc2:	f000 fecf 	bl	8017b64 <finite>
 8016dc6:	2800      	cmp	r0, #0
 8016dc8:	d074      	beq.n	8016eb4 <pow+0x268>
 8016dca:	ec53 2b18 	vmov	r2, r3, d8
 8016dce:	ee18 0a10 	vmov	r0, s16
 8016dd2:	4619      	mov	r1, r3
 8016dd4:	f7e9 fe34 	bl	8000a40 <__aeabi_dcmpun>
 8016dd8:	f999 9000 	ldrsb.w	r9, [r9]
 8016ddc:	4b4b      	ldr	r3, [pc, #300]	; (8016f0c <pow+0x2c0>)
 8016dde:	b1b0      	cbz	r0, 8016e0e <pow+0x1c2>
 8016de0:	2201      	movs	r2, #1
 8016de2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016de6:	9b00      	ldr	r3, [sp, #0]
 8016de8:	930a      	str	r3, [sp, #40]	; 0x28
 8016dea:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016dee:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016df2:	f1b9 0f00 	cmp.w	r9, #0
 8016df6:	d0c4      	beq.n	8016d82 <pow+0x136>
 8016df8:	4652      	mov	r2, sl
 8016dfa:	465b      	mov	r3, fp
 8016dfc:	4650      	mov	r0, sl
 8016dfe:	4659      	mov	r1, fp
 8016e00:	f7e9 fcae 	bl	8000760 <__aeabi_ddiv>
 8016e04:	f1b9 0f02 	cmp.w	r9, #2
 8016e08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016e0c:	e7c1      	b.n	8016d92 <pow+0x146>
 8016e0e:	2203      	movs	r2, #3
 8016e10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016e14:	900a      	str	r0, [sp, #40]	; 0x28
 8016e16:	4629      	mov	r1, r5
 8016e18:	4620      	mov	r0, r4
 8016e1a:	2200      	movs	r2, #0
 8016e1c:	4b3e      	ldr	r3, [pc, #248]	; (8016f18 <pow+0x2cc>)
 8016e1e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016e22:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016e26:	f7e9 fb71 	bl	800050c <__aeabi_dmul>
 8016e2a:	4604      	mov	r4, r0
 8016e2c:	460d      	mov	r5, r1
 8016e2e:	f1b9 0f00 	cmp.w	r9, #0
 8016e32:	d124      	bne.n	8016e7e <pow+0x232>
 8016e34:	4b39      	ldr	r3, [pc, #228]	; (8016f1c <pow+0x2d0>)
 8016e36:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8016e3a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016e3e:	4630      	mov	r0, r6
 8016e40:	4652      	mov	r2, sl
 8016e42:	465b      	mov	r3, fp
 8016e44:	4639      	mov	r1, r7
 8016e46:	f7e9 fdd3 	bl	80009f0 <__aeabi_dcmplt>
 8016e4a:	2800      	cmp	r0, #0
 8016e4c:	d056      	beq.n	8016efc <pow+0x2b0>
 8016e4e:	ec45 4b10 	vmov	d0, r4, r5
 8016e52:	f000 fe99 	bl	8017b88 <rint>
 8016e56:	4622      	mov	r2, r4
 8016e58:	462b      	mov	r3, r5
 8016e5a:	ec51 0b10 	vmov	r0, r1, d0
 8016e5e:	f7e9 fdbd 	bl	80009dc <__aeabi_dcmpeq>
 8016e62:	b920      	cbnz	r0, 8016e6e <pow+0x222>
 8016e64:	4b2e      	ldr	r3, [pc, #184]	; (8016f20 <pow+0x2d4>)
 8016e66:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8016e6a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016e6e:	f998 3000 	ldrsb.w	r3, [r8]
 8016e72:	2b02      	cmp	r3, #2
 8016e74:	d142      	bne.n	8016efc <pow+0x2b0>
 8016e76:	f7ff feab 	bl	8016bd0 <__errno>
 8016e7a:	2322      	movs	r3, #34	; 0x22
 8016e7c:	e78d      	b.n	8016d9a <pow+0x14e>
 8016e7e:	4b29      	ldr	r3, [pc, #164]	; (8016f24 <pow+0x2d8>)
 8016e80:	2200      	movs	r2, #0
 8016e82:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016e86:	4630      	mov	r0, r6
 8016e88:	4652      	mov	r2, sl
 8016e8a:	465b      	mov	r3, fp
 8016e8c:	4639      	mov	r1, r7
 8016e8e:	f7e9 fdaf 	bl	80009f0 <__aeabi_dcmplt>
 8016e92:	2800      	cmp	r0, #0
 8016e94:	d0eb      	beq.n	8016e6e <pow+0x222>
 8016e96:	ec45 4b10 	vmov	d0, r4, r5
 8016e9a:	f000 fe75 	bl	8017b88 <rint>
 8016e9e:	4622      	mov	r2, r4
 8016ea0:	462b      	mov	r3, r5
 8016ea2:	ec51 0b10 	vmov	r0, r1, d0
 8016ea6:	f7e9 fd99 	bl	80009dc <__aeabi_dcmpeq>
 8016eaa:	2800      	cmp	r0, #0
 8016eac:	d1df      	bne.n	8016e6e <pow+0x222>
 8016eae:	2200      	movs	r2, #0
 8016eb0:	4b18      	ldr	r3, [pc, #96]	; (8016f14 <pow+0x2c8>)
 8016eb2:	e7da      	b.n	8016e6a <pow+0x21e>
 8016eb4:	2200      	movs	r2, #0
 8016eb6:	2300      	movs	r3, #0
 8016eb8:	ec51 0b18 	vmov	r0, r1, d8
 8016ebc:	f7e9 fd8e 	bl	80009dc <__aeabi_dcmpeq>
 8016ec0:	2800      	cmp	r0, #0
 8016ec2:	f43f af3a 	beq.w	8016d3a <pow+0xee>
 8016ec6:	ec47 6b10 	vmov	d0, r6, r7
 8016eca:	f000 fe4b 	bl	8017b64 <finite>
 8016ece:	2800      	cmp	r0, #0
 8016ed0:	f43f af33 	beq.w	8016d3a <pow+0xee>
 8016ed4:	ec45 4b10 	vmov	d0, r4, r5
 8016ed8:	f000 fe44 	bl	8017b64 <finite>
 8016edc:	2800      	cmp	r0, #0
 8016ede:	f43f af2c 	beq.w	8016d3a <pow+0xee>
 8016ee2:	2304      	movs	r3, #4
 8016ee4:	9302      	str	r3, [sp, #8]
 8016ee6:	4b09      	ldr	r3, [pc, #36]	; (8016f0c <pow+0x2c0>)
 8016ee8:	9303      	str	r3, [sp, #12]
 8016eea:	2300      	movs	r3, #0
 8016eec:	930a      	str	r3, [sp, #40]	; 0x28
 8016eee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016ef2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016ef6:	ed8d 9b08 	vstr	d9, [sp, #32]
 8016efa:	e7b8      	b.n	8016e6e <pow+0x222>
 8016efc:	a802      	add	r0, sp, #8
 8016efe:	f000 fe39 	bl	8017b74 <matherr>
 8016f02:	2800      	cmp	r0, #0
 8016f04:	f47f af11 	bne.w	8016d2a <pow+0xde>
 8016f08:	e7b5      	b.n	8016e76 <pow+0x22a>
 8016f0a:	bf00      	nop
 8016f0c:	08019584 	.word	0x08019584
 8016f10:	3ff00000 	.word	0x3ff00000
 8016f14:	fff00000 	.word	0xfff00000
 8016f18:	3fe00000 	.word	0x3fe00000
 8016f1c:	47efffff 	.word	0x47efffff
 8016f20:	c7efffff 	.word	0xc7efffff
 8016f24:	7ff00000 	.word	0x7ff00000
 8016f28:	200001a8 	.word	0x200001a8

08016f2c <sqrtf>:
 8016f2c:	b510      	push	{r4, lr}
 8016f2e:	ed2d 8b02 	vpush	{d8}
 8016f32:	b08a      	sub	sp, #40	; 0x28
 8016f34:	eeb0 8a40 	vmov.f32	s16, s0
 8016f38:	f000 fe08 	bl	8017b4c <__ieee754_sqrtf>
 8016f3c:	4b21      	ldr	r3, [pc, #132]	; (8016fc4 <sqrtf+0x98>)
 8016f3e:	f993 4000 	ldrsb.w	r4, [r3]
 8016f42:	1c63      	adds	r3, r4, #1
 8016f44:	d02c      	beq.n	8016fa0 <sqrtf+0x74>
 8016f46:	eeb4 8a48 	vcmp.f32	s16, s16
 8016f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f4e:	d627      	bvs.n	8016fa0 <sqrtf+0x74>
 8016f50:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8016f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f58:	d522      	bpl.n	8016fa0 <sqrtf+0x74>
 8016f5a:	2301      	movs	r3, #1
 8016f5c:	9300      	str	r3, [sp, #0]
 8016f5e:	4b1a      	ldr	r3, [pc, #104]	; (8016fc8 <sqrtf+0x9c>)
 8016f60:	9301      	str	r3, [sp, #4]
 8016f62:	ee18 0a10 	vmov	r0, s16
 8016f66:	2300      	movs	r3, #0
 8016f68:	9308      	str	r3, [sp, #32]
 8016f6a:	f7e9 fa77 	bl	800045c <__aeabi_f2d>
 8016f6e:	2200      	movs	r2, #0
 8016f70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016f74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016f78:	2300      	movs	r3, #0
 8016f7a:	b9ac      	cbnz	r4, 8016fa8 <sqrtf+0x7c>
 8016f7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016f80:	4668      	mov	r0, sp
 8016f82:	f000 fdf7 	bl	8017b74 <matherr>
 8016f86:	b1b8      	cbz	r0, 8016fb8 <sqrtf+0x8c>
 8016f88:	9b08      	ldr	r3, [sp, #32]
 8016f8a:	b11b      	cbz	r3, 8016f94 <sqrtf+0x68>
 8016f8c:	f7ff fe20 	bl	8016bd0 <__errno>
 8016f90:	9b08      	ldr	r3, [sp, #32]
 8016f92:	6003      	str	r3, [r0, #0]
 8016f94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016f98:	f7e9 fd68 	bl	8000a6c <__aeabi_d2f>
 8016f9c:	ee00 0a10 	vmov	s0, r0
 8016fa0:	b00a      	add	sp, #40	; 0x28
 8016fa2:	ecbd 8b02 	vpop	{d8}
 8016fa6:	bd10      	pop	{r4, pc}
 8016fa8:	4610      	mov	r0, r2
 8016faa:	4619      	mov	r1, r3
 8016fac:	f7e9 fbd8 	bl	8000760 <__aeabi_ddiv>
 8016fb0:	2c02      	cmp	r4, #2
 8016fb2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016fb6:	d1e3      	bne.n	8016f80 <sqrtf+0x54>
 8016fb8:	f7ff fe0a 	bl	8016bd0 <__errno>
 8016fbc:	2321      	movs	r3, #33	; 0x21
 8016fbe:	6003      	str	r3, [r0, #0]
 8016fc0:	e7e2      	b.n	8016f88 <sqrtf+0x5c>
 8016fc2:	bf00      	nop
 8016fc4:	200001a8 	.word	0x200001a8
 8016fc8:	08019588 	.word	0x08019588
 8016fcc:	00000000 	.word	0x00000000

08016fd0 <__ieee754_pow>:
 8016fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fd4:	b091      	sub	sp, #68	; 0x44
 8016fd6:	ed8d 1b00 	vstr	d1, [sp]
 8016fda:	e9dd 2900 	ldrd	r2, r9, [sp]
 8016fde:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8016fe2:	ea58 0302 	orrs.w	r3, r8, r2
 8016fe6:	ec57 6b10 	vmov	r6, r7, d0
 8016fea:	f000 84be 	beq.w	801796a <__ieee754_pow+0x99a>
 8016fee:	4b7a      	ldr	r3, [pc, #488]	; (80171d8 <__ieee754_pow+0x208>)
 8016ff0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8016ff4:	429c      	cmp	r4, r3
 8016ff6:	463d      	mov	r5, r7
 8016ff8:	ee10 aa10 	vmov	sl, s0
 8016ffc:	dc09      	bgt.n	8017012 <__ieee754_pow+0x42>
 8016ffe:	d103      	bne.n	8017008 <__ieee754_pow+0x38>
 8017000:	b93e      	cbnz	r6, 8017012 <__ieee754_pow+0x42>
 8017002:	45a0      	cmp	r8, r4
 8017004:	dc0d      	bgt.n	8017022 <__ieee754_pow+0x52>
 8017006:	e001      	b.n	801700c <__ieee754_pow+0x3c>
 8017008:	4598      	cmp	r8, r3
 801700a:	dc02      	bgt.n	8017012 <__ieee754_pow+0x42>
 801700c:	4598      	cmp	r8, r3
 801700e:	d10e      	bne.n	801702e <__ieee754_pow+0x5e>
 8017010:	b16a      	cbz	r2, 801702e <__ieee754_pow+0x5e>
 8017012:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8017016:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801701a:	ea54 030a 	orrs.w	r3, r4, sl
 801701e:	f000 84a4 	beq.w	801796a <__ieee754_pow+0x99a>
 8017022:	486e      	ldr	r0, [pc, #440]	; (80171dc <__ieee754_pow+0x20c>)
 8017024:	b011      	add	sp, #68	; 0x44
 8017026:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801702a:	f000 bda5 	b.w	8017b78 <nan>
 801702e:	2d00      	cmp	r5, #0
 8017030:	da53      	bge.n	80170da <__ieee754_pow+0x10a>
 8017032:	4b6b      	ldr	r3, [pc, #428]	; (80171e0 <__ieee754_pow+0x210>)
 8017034:	4598      	cmp	r8, r3
 8017036:	dc4d      	bgt.n	80170d4 <__ieee754_pow+0x104>
 8017038:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801703c:	4598      	cmp	r8, r3
 801703e:	dd4c      	ble.n	80170da <__ieee754_pow+0x10a>
 8017040:	ea4f 5328 	mov.w	r3, r8, asr #20
 8017044:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8017048:	2b14      	cmp	r3, #20
 801704a:	dd26      	ble.n	801709a <__ieee754_pow+0xca>
 801704c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8017050:	fa22 f103 	lsr.w	r1, r2, r3
 8017054:	fa01 f303 	lsl.w	r3, r1, r3
 8017058:	4293      	cmp	r3, r2
 801705a:	d13e      	bne.n	80170da <__ieee754_pow+0x10a>
 801705c:	f001 0101 	and.w	r1, r1, #1
 8017060:	f1c1 0b02 	rsb	fp, r1, #2
 8017064:	2a00      	cmp	r2, #0
 8017066:	d15b      	bne.n	8017120 <__ieee754_pow+0x150>
 8017068:	4b5b      	ldr	r3, [pc, #364]	; (80171d8 <__ieee754_pow+0x208>)
 801706a:	4598      	cmp	r8, r3
 801706c:	d124      	bne.n	80170b8 <__ieee754_pow+0xe8>
 801706e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8017072:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8017076:	ea53 030a 	orrs.w	r3, r3, sl
 801707a:	f000 8476 	beq.w	801796a <__ieee754_pow+0x99a>
 801707e:	4b59      	ldr	r3, [pc, #356]	; (80171e4 <__ieee754_pow+0x214>)
 8017080:	429c      	cmp	r4, r3
 8017082:	dd2d      	ble.n	80170e0 <__ieee754_pow+0x110>
 8017084:	f1b9 0f00 	cmp.w	r9, #0
 8017088:	f280 8473 	bge.w	8017972 <__ieee754_pow+0x9a2>
 801708c:	2000      	movs	r0, #0
 801708e:	2100      	movs	r1, #0
 8017090:	ec41 0b10 	vmov	d0, r0, r1
 8017094:	b011      	add	sp, #68	; 0x44
 8017096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801709a:	2a00      	cmp	r2, #0
 801709c:	d13e      	bne.n	801711c <__ieee754_pow+0x14c>
 801709e:	f1c3 0314 	rsb	r3, r3, #20
 80170a2:	fa48 f103 	asr.w	r1, r8, r3
 80170a6:	fa01 f303 	lsl.w	r3, r1, r3
 80170aa:	4543      	cmp	r3, r8
 80170ac:	f040 8469 	bne.w	8017982 <__ieee754_pow+0x9b2>
 80170b0:	f001 0101 	and.w	r1, r1, #1
 80170b4:	f1c1 0b02 	rsb	fp, r1, #2
 80170b8:	4b4b      	ldr	r3, [pc, #300]	; (80171e8 <__ieee754_pow+0x218>)
 80170ba:	4598      	cmp	r8, r3
 80170bc:	d118      	bne.n	80170f0 <__ieee754_pow+0x120>
 80170be:	f1b9 0f00 	cmp.w	r9, #0
 80170c2:	f280 845a 	bge.w	801797a <__ieee754_pow+0x9aa>
 80170c6:	4948      	ldr	r1, [pc, #288]	; (80171e8 <__ieee754_pow+0x218>)
 80170c8:	4632      	mov	r2, r6
 80170ca:	463b      	mov	r3, r7
 80170cc:	2000      	movs	r0, #0
 80170ce:	f7e9 fb47 	bl	8000760 <__aeabi_ddiv>
 80170d2:	e7dd      	b.n	8017090 <__ieee754_pow+0xc0>
 80170d4:	f04f 0b02 	mov.w	fp, #2
 80170d8:	e7c4      	b.n	8017064 <__ieee754_pow+0x94>
 80170da:	f04f 0b00 	mov.w	fp, #0
 80170de:	e7c1      	b.n	8017064 <__ieee754_pow+0x94>
 80170e0:	f1b9 0f00 	cmp.w	r9, #0
 80170e4:	dad2      	bge.n	801708c <__ieee754_pow+0xbc>
 80170e6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80170ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80170ee:	e7cf      	b.n	8017090 <__ieee754_pow+0xc0>
 80170f0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80170f4:	d106      	bne.n	8017104 <__ieee754_pow+0x134>
 80170f6:	4632      	mov	r2, r6
 80170f8:	463b      	mov	r3, r7
 80170fa:	4610      	mov	r0, r2
 80170fc:	4619      	mov	r1, r3
 80170fe:	f7e9 fa05 	bl	800050c <__aeabi_dmul>
 8017102:	e7c5      	b.n	8017090 <__ieee754_pow+0xc0>
 8017104:	4b39      	ldr	r3, [pc, #228]	; (80171ec <__ieee754_pow+0x21c>)
 8017106:	4599      	cmp	r9, r3
 8017108:	d10a      	bne.n	8017120 <__ieee754_pow+0x150>
 801710a:	2d00      	cmp	r5, #0
 801710c:	db08      	blt.n	8017120 <__ieee754_pow+0x150>
 801710e:	ec47 6b10 	vmov	d0, r6, r7
 8017112:	b011      	add	sp, #68	; 0x44
 8017114:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017118:	f000 bc68 	b.w	80179ec <__ieee754_sqrt>
 801711c:	f04f 0b00 	mov.w	fp, #0
 8017120:	ec47 6b10 	vmov	d0, r6, r7
 8017124:	f000 fd15 	bl	8017b52 <fabs>
 8017128:	ec51 0b10 	vmov	r0, r1, d0
 801712c:	f1ba 0f00 	cmp.w	sl, #0
 8017130:	d127      	bne.n	8017182 <__ieee754_pow+0x1b2>
 8017132:	b124      	cbz	r4, 801713e <__ieee754_pow+0x16e>
 8017134:	4b2c      	ldr	r3, [pc, #176]	; (80171e8 <__ieee754_pow+0x218>)
 8017136:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801713a:	429a      	cmp	r2, r3
 801713c:	d121      	bne.n	8017182 <__ieee754_pow+0x1b2>
 801713e:	f1b9 0f00 	cmp.w	r9, #0
 8017142:	da05      	bge.n	8017150 <__ieee754_pow+0x180>
 8017144:	4602      	mov	r2, r0
 8017146:	460b      	mov	r3, r1
 8017148:	2000      	movs	r0, #0
 801714a:	4927      	ldr	r1, [pc, #156]	; (80171e8 <__ieee754_pow+0x218>)
 801714c:	f7e9 fb08 	bl	8000760 <__aeabi_ddiv>
 8017150:	2d00      	cmp	r5, #0
 8017152:	da9d      	bge.n	8017090 <__ieee754_pow+0xc0>
 8017154:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8017158:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801715c:	ea54 030b 	orrs.w	r3, r4, fp
 8017160:	d108      	bne.n	8017174 <__ieee754_pow+0x1a4>
 8017162:	4602      	mov	r2, r0
 8017164:	460b      	mov	r3, r1
 8017166:	4610      	mov	r0, r2
 8017168:	4619      	mov	r1, r3
 801716a:	f7e9 f817 	bl	800019c <__aeabi_dsub>
 801716e:	4602      	mov	r2, r0
 8017170:	460b      	mov	r3, r1
 8017172:	e7ac      	b.n	80170ce <__ieee754_pow+0xfe>
 8017174:	f1bb 0f01 	cmp.w	fp, #1
 8017178:	d18a      	bne.n	8017090 <__ieee754_pow+0xc0>
 801717a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801717e:	4619      	mov	r1, r3
 8017180:	e786      	b.n	8017090 <__ieee754_pow+0xc0>
 8017182:	0fed      	lsrs	r5, r5, #31
 8017184:	1e6b      	subs	r3, r5, #1
 8017186:	930d      	str	r3, [sp, #52]	; 0x34
 8017188:	ea5b 0303 	orrs.w	r3, fp, r3
 801718c:	d102      	bne.n	8017194 <__ieee754_pow+0x1c4>
 801718e:	4632      	mov	r2, r6
 8017190:	463b      	mov	r3, r7
 8017192:	e7e8      	b.n	8017166 <__ieee754_pow+0x196>
 8017194:	4b16      	ldr	r3, [pc, #88]	; (80171f0 <__ieee754_pow+0x220>)
 8017196:	4598      	cmp	r8, r3
 8017198:	f340 80fe 	ble.w	8017398 <__ieee754_pow+0x3c8>
 801719c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80171a0:	4598      	cmp	r8, r3
 80171a2:	dd0a      	ble.n	80171ba <__ieee754_pow+0x1ea>
 80171a4:	4b0f      	ldr	r3, [pc, #60]	; (80171e4 <__ieee754_pow+0x214>)
 80171a6:	429c      	cmp	r4, r3
 80171a8:	dc0d      	bgt.n	80171c6 <__ieee754_pow+0x1f6>
 80171aa:	f1b9 0f00 	cmp.w	r9, #0
 80171ae:	f6bf af6d 	bge.w	801708c <__ieee754_pow+0xbc>
 80171b2:	a307      	add	r3, pc, #28	; (adr r3, 80171d0 <__ieee754_pow+0x200>)
 80171b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171b8:	e79f      	b.n	80170fa <__ieee754_pow+0x12a>
 80171ba:	4b0e      	ldr	r3, [pc, #56]	; (80171f4 <__ieee754_pow+0x224>)
 80171bc:	429c      	cmp	r4, r3
 80171be:	ddf4      	ble.n	80171aa <__ieee754_pow+0x1da>
 80171c0:	4b09      	ldr	r3, [pc, #36]	; (80171e8 <__ieee754_pow+0x218>)
 80171c2:	429c      	cmp	r4, r3
 80171c4:	dd18      	ble.n	80171f8 <__ieee754_pow+0x228>
 80171c6:	f1b9 0f00 	cmp.w	r9, #0
 80171ca:	dcf2      	bgt.n	80171b2 <__ieee754_pow+0x1e2>
 80171cc:	e75e      	b.n	801708c <__ieee754_pow+0xbc>
 80171ce:	bf00      	nop
 80171d0:	8800759c 	.word	0x8800759c
 80171d4:	7e37e43c 	.word	0x7e37e43c
 80171d8:	7ff00000 	.word	0x7ff00000
 80171dc:	0801958d 	.word	0x0801958d
 80171e0:	433fffff 	.word	0x433fffff
 80171e4:	3fefffff 	.word	0x3fefffff
 80171e8:	3ff00000 	.word	0x3ff00000
 80171ec:	3fe00000 	.word	0x3fe00000
 80171f0:	41e00000 	.word	0x41e00000
 80171f4:	3feffffe 	.word	0x3feffffe
 80171f8:	2200      	movs	r2, #0
 80171fa:	4b63      	ldr	r3, [pc, #396]	; (8017388 <__ieee754_pow+0x3b8>)
 80171fc:	f7e8 ffce 	bl	800019c <__aeabi_dsub>
 8017200:	a355      	add	r3, pc, #340	; (adr r3, 8017358 <__ieee754_pow+0x388>)
 8017202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017206:	4604      	mov	r4, r0
 8017208:	460d      	mov	r5, r1
 801720a:	f7e9 f97f 	bl	800050c <__aeabi_dmul>
 801720e:	a354      	add	r3, pc, #336	; (adr r3, 8017360 <__ieee754_pow+0x390>)
 8017210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017214:	4606      	mov	r6, r0
 8017216:	460f      	mov	r7, r1
 8017218:	4620      	mov	r0, r4
 801721a:	4629      	mov	r1, r5
 801721c:	f7e9 f976 	bl	800050c <__aeabi_dmul>
 8017220:	2200      	movs	r2, #0
 8017222:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017226:	4b59      	ldr	r3, [pc, #356]	; (801738c <__ieee754_pow+0x3bc>)
 8017228:	4620      	mov	r0, r4
 801722a:	4629      	mov	r1, r5
 801722c:	f7e9 f96e 	bl	800050c <__aeabi_dmul>
 8017230:	4602      	mov	r2, r0
 8017232:	460b      	mov	r3, r1
 8017234:	a14c      	add	r1, pc, #304	; (adr r1, 8017368 <__ieee754_pow+0x398>)
 8017236:	e9d1 0100 	ldrd	r0, r1, [r1]
 801723a:	f7e8 ffaf 	bl	800019c <__aeabi_dsub>
 801723e:	4622      	mov	r2, r4
 8017240:	462b      	mov	r3, r5
 8017242:	f7e9 f963 	bl	800050c <__aeabi_dmul>
 8017246:	4602      	mov	r2, r0
 8017248:	460b      	mov	r3, r1
 801724a:	2000      	movs	r0, #0
 801724c:	4950      	ldr	r1, [pc, #320]	; (8017390 <__ieee754_pow+0x3c0>)
 801724e:	f7e8 ffa5 	bl	800019c <__aeabi_dsub>
 8017252:	4622      	mov	r2, r4
 8017254:	462b      	mov	r3, r5
 8017256:	4680      	mov	r8, r0
 8017258:	4689      	mov	r9, r1
 801725a:	4620      	mov	r0, r4
 801725c:	4629      	mov	r1, r5
 801725e:	f7e9 f955 	bl	800050c <__aeabi_dmul>
 8017262:	4602      	mov	r2, r0
 8017264:	460b      	mov	r3, r1
 8017266:	4640      	mov	r0, r8
 8017268:	4649      	mov	r1, r9
 801726a:	f7e9 f94f 	bl	800050c <__aeabi_dmul>
 801726e:	a340      	add	r3, pc, #256	; (adr r3, 8017370 <__ieee754_pow+0x3a0>)
 8017270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017274:	f7e9 f94a 	bl	800050c <__aeabi_dmul>
 8017278:	4602      	mov	r2, r0
 801727a:	460b      	mov	r3, r1
 801727c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017280:	f7e8 ff8c 	bl	800019c <__aeabi_dsub>
 8017284:	4602      	mov	r2, r0
 8017286:	460b      	mov	r3, r1
 8017288:	4604      	mov	r4, r0
 801728a:	460d      	mov	r5, r1
 801728c:	4630      	mov	r0, r6
 801728e:	4639      	mov	r1, r7
 8017290:	f7e8 ff86 	bl	80001a0 <__adddf3>
 8017294:	2000      	movs	r0, #0
 8017296:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801729a:	4632      	mov	r2, r6
 801729c:	463b      	mov	r3, r7
 801729e:	f7e8 ff7d 	bl	800019c <__aeabi_dsub>
 80172a2:	4602      	mov	r2, r0
 80172a4:	460b      	mov	r3, r1
 80172a6:	4620      	mov	r0, r4
 80172a8:	4629      	mov	r1, r5
 80172aa:	f7e8 ff77 	bl	800019c <__aeabi_dsub>
 80172ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80172b0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80172b4:	4313      	orrs	r3, r2
 80172b6:	4606      	mov	r6, r0
 80172b8:	460f      	mov	r7, r1
 80172ba:	f040 81eb 	bne.w	8017694 <__ieee754_pow+0x6c4>
 80172be:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8017378 <__ieee754_pow+0x3a8>
 80172c2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80172c6:	2400      	movs	r4, #0
 80172c8:	4622      	mov	r2, r4
 80172ca:	462b      	mov	r3, r5
 80172cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80172d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80172d4:	f7e8 ff62 	bl	800019c <__aeabi_dsub>
 80172d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80172dc:	f7e9 f916 	bl	800050c <__aeabi_dmul>
 80172e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80172e4:	4680      	mov	r8, r0
 80172e6:	4689      	mov	r9, r1
 80172e8:	4630      	mov	r0, r6
 80172ea:	4639      	mov	r1, r7
 80172ec:	f7e9 f90e 	bl	800050c <__aeabi_dmul>
 80172f0:	4602      	mov	r2, r0
 80172f2:	460b      	mov	r3, r1
 80172f4:	4640      	mov	r0, r8
 80172f6:	4649      	mov	r1, r9
 80172f8:	f7e8 ff52 	bl	80001a0 <__adddf3>
 80172fc:	4622      	mov	r2, r4
 80172fe:	462b      	mov	r3, r5
 8017300:	4680      	mov	r8, r0
 8017302:	4689      	mov	r9, r1
 8017304:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017308:	f7e9 f900 	bl	800050c <__aeabi_dmul>
 801730c:	460b      	mov	r3, r1
 801730e:	4604      	mov	r4, r0
 8017310:	460d      	mov	r5, r1
 8017312:	4602      	mov	r2, r0
 8017314:	4649      	mov	r1, r9
 8017316:	4640      	mov	r0, r8
 8017318:	e9cd 4500 	strd	r4, r5, [sp]
 801731c:	f7e8 ff40 	bl	80001a0 <__adddf3>
 8017320:	4b1c      	ldr	r3, [pc, #112]	; (8017394 <__ieee754_pow+0x3c4>)
 8017322:	4299      	cmp	r1, r3
 8017324:	4606      	mov	r6, r0
 8017326:	460f      	mov	r7, r1
 8017328:	468b      	mov	fp, r1
 801732a:	f340 82f7 	ble.w	801791c <__ieee754_pow+0x94c>
 801732e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8017332:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8017336:	4303      	orrs	r3, r0
 8017338:	f000 81ea 	beq.w	8017710 <__ieee754_pow+0x740>
 801733c:	a310      	add	r3, pc, #64	; (adr r3, 8017380 <__ieee754_pow+0x3b0>)
 801733e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017342:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017346:	f7e9 f8e1 	bl	800050c <__aeabi_dmul>
 801734a:	a30d      	add	r3, pc, #52	; (adr r3, 8017380 <__ieee754_pow+0x3b0>)
 801734c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017350:	e6d5      	b.n	80170fe <__ieee754_pow+0x12e>
 8017352:	bf00      	nop
 8017354:	f3af 8000 	nop.w
 8017358:	60000000 	.word	0x60000000
 801735c:	3ff71547 	.word	0x3ff71547
 8017360:	f85ddf44 	.word	0xf85ddf44
 8017364:	3e54ae0b 	.word	0x3e54ae0b
 8017368:	55555555 	.word	0x55555555
 801736c:	3fd55555 	.word	0x3fd55555
 8017370:	652b82fe 	.word	0x652b82fe
 8017374:	3ff71547 	.word	0x3ff71547
 8017378:	00000000 	.word	0x00000000
 801737c:	bff00000 	.word	0xbff00000
 8017380:	8800759c 	.word	0x8800759c
 8017384:	7e37e43c 	.word	0x7e37e43c
 8017388:	3ff00000 	.word	0x3ff00000
 801738c:	3fd00000 	.word	0x3fd00000
 8017390:	3fe00000 	.word	0x3fe00000
 8017394:	408fffff 	.word	0x408fffff
 8017398:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801739c:	f04f 0200 	mov.w	r2, #0
 80173a0:	da05      	bge.n	80173ae <__ieee754_pow+0x3de>
 80173a2:	4bd3      	ldr	r3, [pc, #844]	; (80176f0 <__ieee754_pow+0x720>)
 80173a4:	f7e9 f8b2 	bl	800050c <__aeabi_dmul>
 80173a8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80173ac:	460c      	mov	r4, r1
 80173ae:	1523      	asrs	r3, r4, #20
 80173b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80173b4:	4413      	add	r3, r2
 80173b6:	9309      	str	r3, [sp, #36]	; 0x24
 80173b8:	4bce      	ldr	r3, [pc, #824]	; (80176f4 <__ieee754_pow+0x724>)
 80173ba:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80173be:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80173c2:	429c      	cmp	r4, r3
 80173c4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80173c8:	dd08      	ble.n	80173dc <__ieee754_pow+0x40c>
 80173ca:	4bcb      	ldr	r3, [pc, #812]	; (80176f8 <__ieee754_pow+0x728>)
 80173cc:	429c      	cmp	r4, r3
 80173ce:	f340 815e 	ble.w	801768e <__ieee754_pow+0x6be>
 80173d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80173d4:	3301      	adds	r3, #1
 80173d6:	9309      	str	r3, [sp, #36]	; 0x24
 80173d8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80173dc:	f04f 0a00 	mov.w	sl, #0
 80173e0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80173e4:	930c      	str	r3, [sp, #48]	; 0x30
 80173e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80173e8:	4bc4      	ldr	r3, [pc, #784]	; (80176fc <__ieee754_pow+0x72c>)
 80173ea:	4413      	add	r3, r2
 80173ec:	ed93 7b00 	vldr	d7, [r3]
 80173f0:	4629      	mov	r1, r5
 80173f2:	ec53 2b17 	vmov	r2, r3, d7
 80173f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80173fa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80173fe:	f7e8 fecd 	bl	800019c <__aeabi_dsub>
 8017402:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017406:	4606      	mov	r6, r0
 8017408:	460f      	mov	r7, r1
 801740a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801740e:	f7e8 fec7 	bl	80001a0 <__adddf3>
 8017412:	4602      	mov	r2, r0
 8017414:	460b      	mov	r3, r1
 8017416:	2000      	movs	r0, #0
 8017418:	49b9      	ldr	r1, [pc, #740]	; (8017700 <__ieee754_pow+0x730>)
 801741a:	f7e9 f9a1 	bl	8000760 <__aeabi_ddiv>
 801741e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8017422:	4602      	mov	r2, r0
 8017424:	460b      	mov	r3, r1
 8017426:	4630      	mov	r0, r6
 8017428:	4639      	mov	r1, r7
 801742a:	f7e9 f86f 	bl	800050c <__aeabi_dmul>
 801742e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017432:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8017436:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801743a:	2300      	movs	r3, #0
 801743c:	9302      	str	r3, [sp, #8]
 801743e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8017442:	106d      	asrs	r5, r5, #1
 8017444:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8017448:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801744c:	2200      	movs	r2, #0
 801744e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8017452:	4640      	mov	r0, r8
 8017454:	4649      	mov	r1, r9
 8017456:	4614      	mov	r4, r2
 8017458:	461d      	mov	r5, r3
 801745a:	f7e9 f857 	bl	800050c <__aeabi_dmul>
 801745e:	4602      	mov	r2, r0
 8017460:	460b      	mov	r3, r1
 8017462:	4630      	mov	r0, r6
 8017464:	4639      	mov	r1, r7
 8017466:	f7e8 fe99 	bl	800019c <__aeabi_dsub>
 801746a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801746e:	4606      	mov	r6, r0
 8017470:	460f      	mov	r7, r1
 8017472:	4620      	mov	r0, r4
 8017474:	4629      	mov	r1, r5
 8017476:	f7e8 fe91 	bl	800019c <__aeabi_dsub>
 801747a:	4602      	mov	r2, r0
 801747c:	460b      	mov	r3, r1
 801747e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017482:	f7e8 fe8b 	bl	800019c <__aeabi_dsub>
 8017486:	4642      	mov	r2, r8
 8017488:	464b      	mov	r3, r9
 801748a:	f7e9 f83f 	bl	800050c <__aeabi_dmul>
 801748e:	4602      	mov	r2, r0
 8017490:	460b      	mov	r3, r1
 8017492:	4630      	mov	r0, r6
 8017494:	4639      	mov	r1, r7
 8017496:	f7e8 fe81 	bl	800019c <__aeabi_dsub>
 801749a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801749e:	f7e9 f835 	bl	800050c <__aeabi_dmul>
 80174a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80174a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80174aa:	4610      	mov	r0, r2
 80174ac:	4619      	mov	r1, r3
 80174ae:	f7e9 f82d 	bl	800050c <__aeabi_dmul>
 80174b2:	a37b      	add	r3, pc, #492	; (adr r3, 80176a0 <__ieee754_pow+0x6d0>)
 80174b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174b8:	4604      	mov	r4, r0
 80174ba:	460d      	mov	r5, r1
 80174bc:	f7e9 f826 	bl	800050c <__aeabi_dmul>
 80174c0:	a379      	add	r3, pc, #484	; (adr r3, 80176a8 <__ieee754_pow+0x6d8>)
 80174c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174c6:	f7e8 fe6b 	bl	80001a0 <__adddf3>
 80174ca:	4622      	mov	r2, r4
 80174cc:	462b      	mov	r3, r5
 80174ce:	f7e9 f81d 	bl	800050c <__aeabi_dmul>
 80174d2:	a377      	add	r3, pc, #476	; (adr r3, 80176b0 <__ieee754_pow+0x6e0>)
 80174d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174d8:	f7e8 fe62 	bl	80001a0 <__adddf3>
 80174dc:	4622      	mov	r2, r4
 80174de:	462b      	mov	r3, r5
 80174e0:	f7e9 f814 	bl	800050c <__aeabi_dmul>
 80174e4:	a374      	add	r3, pc, #464	; (adr r3, 80176b8 <__ieee754_pow+0x6e8>)
 80174e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174ea:	f7e8 fe59 	bl	80001a0 <__adddf3>
 80174ee:	4622      	mov	r2, r4
 80174f0:	462b      	mov	r3, r5
 80174f2:	f7e9 f80b 	bl	800050c <__aeabi_dmul>
 80174f6:	a372      	add	r3, pc, #456	; (adr r3, 80176c0 <__ieee754_pow+0x6f0>)
 80174f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174fc:	f7e8 fe50 	bl	80001a0 <__adddf3>
 8017500:	4622      	mov	r2, r4
 8017502:	462b      	mov	r3, r5
 8017504:	f7e9 f802 	bl	800050c <__aeabi_dmul>
 8017508:	a36f      	add	r3, pc, #444	; (adr r3, 80176c8 <__ieee754_pow+0x6f8>)
 801750a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801750e:	f7e8 fe47 	bl	80001a0 <__adddf3>
 8017512:	4622      	mov	r2, r4
 8017514:	4606      	mov	r6, r0
 8017516:	460f      	mov	r7, r1
 8017518:	462b      	mov	r3, r5
 801751a:	4620      	mov	r0, r4
 801751c:	4629      	mov	r1, r5
 801751e:	f7e8 fff5 	bl	800050c <__aeabi_dmul>
 8017522:	4602      	mov	r2, r0
 8017524:	460b      	mov	r3, r1
 8017526:	4630      	mov	r0, r6
 8017528:	4639      	mov	r1, r7
 801752a:	f7e8 ffef 	bl	800050c <__aeabi_dmul>
 801752e:	4642      	mov	r2, r8
 8017530:	4604      	mov	r4, r0
 8017532:	460d      	mov	r5, r1
 8017534:	464b      	mov	r3, r9
 8017536:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801753a:	f7e8 fe31 	bl	80001a0 <__adddf3>
 801753e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017542:	f7e8 ffe3 	bl	800050c <__aeabi_dmul>
 8017546:	4622      	mov	r2, r4
 8017548:	462b      	mov	r3, r5
 801754a:	f7e8 fe29 	bl	80001a0 <__adddf3>
 801754e:	4642      	mov	r2, r8
 8017550:	4606      	mov	r6, r0
 8017552:	460f      	mov	r7, r1
 8017554:	464b      	mov	r3, r9
 8017556:	4640      	mov	r0, r8
 8017558:	4649      	mov	r1, r9
 801755a:	f7e8 ffd7 	bl	800050c <__aeabi_dmul>
 801755e:	2200      	movs	r2, #0
 8017560:	4b68      	ldr	r3, [pc, #416]	; (8017704 <__ieee754_pow+0x734>)
 8017562:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017566:	f7e8 fe1b 	bl	80001a0 <__adddf3>
 801756a:	4632      	mov	r2, r6
 801756c:	463b      	mov	r3, r7
 801756e:	f7e8 fe17 	bl	80001a0 <__adddf3>
 8017572:	9802      	ldr	r0, [sp, #8]
 8017574:	460d      	mov	r5, r1
 8017576:	4604      	mov	r4, r0
 8017578:	4602      	mov	r2, r0
 801757a:	460b      	mov	r3, r1
 801757c:	4640      	mov	r0, r8
 801757e:	4649      	mov	r1, r9
 8017580:	f7e8 ffc4 	bl	800050c <__aeabi_dmul>
 8017584:	2200      	movs	r2, #0
 8017586:	4680      	mov	r8, r0
 8017588:	4689      	mov	r9, r1
 801758a:	4b5e      	ldr	r3, [pc, #376]	; (8017704 <__ieee754_pow+0x734>)
 801758c:	4620      	mov	r0, r4
 801758e:	4629      	mov	r1, r5
 8017590:	f7e8 fe04 	bl	800019c <__aeabi_dsub>
 8017594:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017598:	f7e8 fe00 	bl	800019c <__aeabi_dsub>
 801759c:	4602      	mov	r2, r0
 801759e:	460b      	mov	r3, r1
 80175a0:	4630      	mov	r0, r6
 80175a2:	4639      	mov	r1, r7
 80175a4:	f7e8 fdfa 	bl	800019c <__aeabi_dsub>
 80175a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80175ac:	f7e8 ffae 	bl	800050c <__aeabi_dmul>
 80175b0:	4622      	mov	r2, r4
 80175b2:	4606      	mov	r6, r0
 80175b4:	460f      	mov	r7, r1
 80175b6:	462b      	mov	r3, r5
 80175b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80175bc:	f7e8 ffa6 	bl	800050c <__aeabi_dmul>
 80175c0:	4602      	mov	r2, r0
 80175c2:	460b      	mov	r3, r1
 80175c4:	4630      	mov	r0, r6
 80175c6:	4639      	mov	r1, r7
 80175c8:	f7e8 fdea 	bl	80001a0 <__adddf3>
 80175cc:	4606      	mov	r6, r0
 80175ce:	460f      	mov	r7, r1
 80175d0:	4602      	mov	r2, r0
 80175d2:	460b      	mov	r3, r1
 80175d4:	4640      	mov	r0, r8
 80175d6:	4649      	mov	r1, r9
 80175d8:	f7e8 fde2 	bl	80001a0 <__adddf3>
 80175dc:	9802      	ldr	r0, [sp, #8]
 80175de:	a33c      	add	r3, pc, #240	; (adr r3, 80176d0 <__ieee754_pow+0x700>)
 80175e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175e4:	4604      	mov	r4, r0
 80175e6:	460d      	mov	r5, r1
 80175e8:	f7e8 ff90 	bl	800050c <__aeabi_dmul>
 80175ec:	4642      	mov	r2, r8
 80175ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80175f2:	464b      	mov	r3, r9
 80175f4:	4620      	mov	r0, r4
 80175f6:	4629      	mov	r1, r5
 80175f8:	f7e8 fdd0 	bl	800019c <__aeabi_dsub>
 80175fc:	4602      	mov	r2, r0
 80175fe:	460b      	mov	r3, r1
 8017600:	4630      	mov	r0, r6
 8017602:	4639      	mov	r1, r7
 8017604:	f7e8 fdca 	bl	800019c <__aeabi_dsub>
 8017608:	a333      	add	r3, pc, #204	; (adr r3, 80176d8 <__ieee754_pow+0x708>)
 801760a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801760e:	f7e8 ff7d 	bl	800050c <__aeabi_dmul>
 8017612:	a333      	add	r3, pc, #204	; (adr r3, 80176e0 <__ieee754_pow+0x710>)
 8017614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017618:	4606      	mov	r6, r0
 801761a:	460f      	mov	r7, r1
 801761c:	4620      	mov	r0, r4
 801761e:	4629      	mov	r1, r5
 8017620:	f7e8 ff74 	bl	800050c <__aeabi_dmul>
 8017624:	4602      	mov	r2, r0
 8017626:	460b      	mov	r3, r1
 8017628:	4630      	mov	r0, r6
 801762a:	4639      	mov	r1, r7
 801762c:	f7e8 fdb8 	bl	80001a0 <__adddf3>
 8017630:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017632:	4b35      	ldr	r3, [pc, #212]	; (8017708 <__ieee754_pow+0x738>)
 8017634:	4413      	add	r3, r2
 8017636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801763a:	f7e8 fdb1 	bl	80001a0 <__adddf3>
 801763e:	4604      	mov	r4, r0
 8017640:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017642:	460d      	mov	r5, r1
 8017644:	f7e8 fef8 	bl	8000438 <__aeabi_i2d>
 8017648:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801764a:	4b30      	ldr	r3, [pc, #192]	; (801770c <__ieee754_pow+0x73c>)
 801764c:	4413      	add	r3, r2
 801764e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017652:	4606      	mov	r6, r0
 8017654:	460f      	mov	r7, r1
 8017656:	4622      	mov	r2, r4
 8017658:	462b      	mov	r3, r5
 801765a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801765e:	f7e8 fd9f 	bl	80001a0 <__adddf3>
 8017662:	4642      	mov	r2, r8
 8017664:	464b      	mov	r3, r9
 8017666:	f7e8 fd9b 	bl	80001a0 <__adddf3>
 801766a:	4632      	mov	r2, r6
 801766c:	463b      	mov	r3, r7
 801766e:	f7e8 fd97 	bl	80001a0 <__adddf3>
 8017672:	9802      	ldr	r0, [sp, #8]
 8017674:	4632      	mov	r2, r6
 8017676:	463b      	mov	r3, r7
 8017678:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801767c:	f7e8 fd8e 	bl	800019c <__aeabi_dsub>
 8017680:	4642      	mov	r2, r8
 8017682:	464b      	mov	r3, r9
 8017684:	f7e8 fd8a 	bl	800019c <__aeabi_dsub>
 8017688:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801768c:	e607      	b.n	801729e <__ieee754_pow+0x2ce>
 801768e:	f04f 0a01 	mov.w	sl, #1
 8017692:	e6a5      	b.n	80173e0 <__ieee754_pow+0x410>
 8017694:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80176e8 <__ieee754_pow+0x718>
 8017698:	e613      	b.n	80172c2 <__ieee754_pow+0x2f2>
 801769a:	bf00      	nop
 801769c:	f3af 8000 	nop.w
 80176a0:	4a454eef 	.word	0x4a454eef
 80176a4:	3fca7e28 	.word	0x3fca7e28
 80176a8:	93c9db65 	.word	0x93c9db65
 80176ac:	3fcd864a 	.word	0x3fcd864a
 80176b0:	a91d4101 	.word	0xa91d4101
 80176b4:	3fd17460 	.word	0x3fd17460
 80176b8:	518f264d 	.word	0x518f264d
 80176bc:	3fd55555 	.word	0x3fd55555
 80176c0:	db6fabff 	.word	0xdb6fabff
 80176c4:	3fdb6db6 	.word	0x3fdb6db6
 80176c8:	33333303 	.word	0x33333303
 80176cc:	3fe33333 	.word	0x3fe33333
 80176d0:	e0000000 	.word	0xe0000000
 80176d4:	3feec709 	.word	0x3feec709
 80176d8:	dc3a03fd 	.word	0xdc3a03fd
 80176dc:	3feec709 	.word	0x3feec709
 80176e0:	145b01f5 	.word	0x145b01f5
 80176e4:	be3e2fe0 	.word	0xbe3e2fe0
 80176e8:	00000000 	.word	0x00000000
 80176ec:	3ff00000 	.word	0x3ff00000
 80176f0:	43400000 	.word	0x43400000
 80176f4:	0003988e 	.word	0x0003988e
 80176f8:	000bb679 	.word	0x000bb679
 80176fc:	08019590 	.word	0x08019590
 8017700:	3ff00000 	.word	0x3ff00000
 8017704:	40080000 	.word	0x40080000
 8017708:	080195b0 	.word	0x080195b0
 801770c:	080195a0 	.word	0x080195a0
 8017710:	a3b4      	add	r3, pc, #720	; (adr r3, 80179e4 <__ieee754_pow+0xa14>)
 8017712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017716:	4640      	mov	r0, r8
 8017718:	4649      	mov	r1, r9
 801771a:	f7e8 fd41 	bl	80001a0 <__adddf3>
 801771e:	4622      	mov	r2, r4
 8017720:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017724:	462b      	mov	r3, r5
 8017726:	4630      	mov	r0, r6
 8017728:	4639      	mov	r1, r7
 801772a:	f7e8 fd37 	bl	800019c <__aeabi_dsub>
 801772e:	4602      	mov	r2, r0
 8017730:	460b      	mov	r3, r1
 8017732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017736:	f7e9 f979 	bl	8000a2c <__aeabi_dcmpgt>
 801773a:	2800      	cmp	r0, #0
 801773c:	f47f adfe 	bne.w	801733c <__ieee754_pow+0x36c>
 8017740:	4aa3      	ldr	r2, [pc, #652]	; (80179d0 <__ieee754_pow+0xa00>)
 8017742:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8017746:	4293      	cmp	r3, r2
 8017748:	f340 810a 	ble.w	8017960 <__ieee754_pow+0x990>
 801774c:	151b      	asrs	r3, r3, #20
 801774e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8017752:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8017756:	fa4a f303 	asr.w	r3, sl, r3
 801775a:	445b      	add	r3, fp
 801775c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8017760:	4e9c      	ldr	r6, [pc, #624]	; (80179d4 <__ieee754_pow+0xa04>)
 8017762:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8017766:	4116      	asrs	r6, r2
 8017768:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801776c:	2000      	movs	r0, #0
 801776e:	ea23 0106 	bic.w	r1, r3, r6
 8017772:	f1c2 0214 	rsb	r2, r2, #20
 8017776:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801777a:	fa4a fa02 	asr.w	sl, sl, r2
 801777e:	f1bb 0f00 	cmp.w	fp, #0
 8017782:	4602      	mov	r2, r0
 8017784:	460b      	mov	r3, r1
 8017786:	4620      	mov	r0, r4
 8017788:	4629      	mov	r1, r5
 801778a:	bfb8      	it	lt
 801778c:	f1ca 0a00 	rsblt	sl, sl, #0
 8017790:	f7e8 fd04 	bl	800019c <__aeabi_dsub>
 8017794:	e9cd 0100 	strd	r0, r1, [sp]
 8017798:	4642      	mov	r2, r8
 801779a:	464b      	mov	r3, r9
 801779c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177a0:	f7e8 fcfe 	bl	80001a0 <__adddf3>
 80177a4:	2000      	movs	r0, #0
 80177a6:	a378      	add	r3, pc, #480	; (adr r3, 8017988 <__ieee754_pow+0x9b8>)
 80177a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177ac:	4604      	mov	r4, r0
 80177ae:	460d      	mov	r5, r1
 80177b0:	f7e8 feac 	bl	800050c <__aeabi_dmul>
 80177b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80177b8:	4606      	mov	r6, r0
 80177ba:	460f      	mov	r7, r1
 80177bc:	4620      	mov	r0, r4
 80177be:	4629      	mov	r1, r5
 80177c0:	f7e8 fcec 	bl	800019c <__aeabi_dsub>
 80177c4:	4602      	mov	r2, r0
 80177c6:	460b      	mov	r3, r1
 80177c8:	4640      	mov	r0, r8
 80177ca:	4649      	mov	r1, r9
 80177cc:	f7e8 fce6 	bl	800019c <__aeabi_dsub>
 80177d0:	a36f      	add	r3, pc, #444	; (adr r3, 8017990 <__ieee754_pow+0x9c0>)
 80177d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177d6:	f7e8 fe99 	bl	800050c <__aeabi_dmul>
 80177da:	a36f      	add	r3, pc, #444	; (adr r3, 8017998 <__ieee754_pow+0x9c8>)
 80177dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177e0:	4680      	mov	r8, r0
 80177e2:	4689      	mov	r9, r1
 80177e4:	4620      	mov	r0, r4
 80177e6:	4629      	mov	r1, r5
 80177e8:	f7e8 fe90 	bl	800050c <__aeabi_dmul>
 80177ec:	4602      	mov	r2, r0
 80177ee:	460b      	mov	r3, r1
 80177f0:	4640      	mov	r0, r8
 80177f2:	4649      	mov	r1, r9
 80177f4:	f7e8 fcd4 	bl	80001a0 <__adddf3>
 80177f8:	4604      	mov	r4, r0
 80177fa:	460d      	mov	r5, r1
 80177fc:	4602      	mov	r2, r0
 80177fe:	460b      	mov	r3, r1
 8017800:	4630      	mov	r0, r6
 8017802:	4639      	mov	r1, r7
 8017804:	f7e8 fccc 	bl	80001a0 <__adddf3>
 8017808:	4632      	mov	r2, r6
 801780a:	463b      	mov	r3, r7
 801780c:	4680      	mov	r8, r0
 801780e:	4689      	mov	r9, r1
 8017810:	f7e8 fcc4 	bl	800019c <__aeabi_dsub>
 8017814:	4602      	mov	r2, r0
 8017816:	460b      	mov	r3, r1
 8017818:	4620      	mov	r0, r4
 801781a:	4629      	mov	r1, r5
 801781c:	f7e8 fcbe 	bl	800019c <__aeabi_dsub>
 8017820:	4642      	mov	r2, r8
 8017822:	4606      	mov	r6, r0
 8017824:	460f      	mov	r7, r1
 8017826:	464b      	mov	r3, r9
 8017828:	4640      	mov	r0, r8
 801782a:	4649      	mov	r1, r9
 801782c:	f7e8 fe6e 	bl	800050c <__aeabi_dmul>
 8017830:	a35b      	add	r3, pc, #364	; (adr r3, 80179a0 <__ieee754_pow+0x9d0>)
 8017832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017836:	4604      	mov	r4, r0
 8017838:	460d      	mov	r5, r1
 801783a:	f7e8 fe67 	bl	800050c <__aeabi_dmul>
 801783e:	a35a      	add	r3, pc, #360	; (adr r3, 80179a8 <__ieee754_pow+0x9d8>)
 8017840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017844:	f7e8 fcaa 	bl	800019c <__aeabi_dsub>
 8017848:	4622      	mov	r2, r4
 801784a:	462b      	mov	r3, r5
 801784c:	f7e8 fe5e 	bl	800050c <__aeabi_dmul>
 8017850:	a357      	add	r3, pc, #348	; (adr r3, 80179b0 <__ieee754_pow+0x9e0>)
 8017852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017856:	f7e8 fca3 	bl	80001a0 <__adddf3>
 801785a:	4622      	mov	r2, r4
 801785c:	462b      	mov	r3, r5
 801785e:	f7e8 fe55 	bl	800050c <__aeabi_dmul>
 8017862:	a355      	add	r3, pc, #340	; (adr r3, 80179b8 <__ieee754_pow+0x9e8>)
 8017864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017868:	f7e8 fc98 	bl	800019c <__aeabi_dsub>
 801786c:	4622      	mov	r2, r4
 801786e:	462b      	mov	r3, r5
 8017870:	f7e8 fe4c 	bl	800050c <__aeabi_dmul>
 8017874:	a352      	add	r3, pc, #328	; (adr r3, 80179c0 <__ieee754_pow+0x9f0>)
 8017876:	e9d3 2300 	ldrd	r2, r3, [r3]
 801787a:	f7e8 fc91 	bl	80001a0 <__adddf3>
 801787e:	4622      	mov	r2, r4
 8017880:	462b      	mov	r3, r5
 8017882:	f7e8 fe43 	bl	800050c <__aeabi_dmul>
 8017886:	4602      	mov	r2, r0
 8017888:	460b      	mov	r3, r1
 801788a:	4640      	mov	r0, r8
 801788c:	4649      	mov	r1, r9
 801788e:	f7e8 fc85 	bl	800019c <__aeabi_dsub>
 8017892:	4604      	mov	r4, r0
 8017894:	460d      	mov	r5, r1
 8017896:	4602      	mov	r2, r0
 8017898:	460b      	mov	r3, r1
 801789a:	4640      	mov	r0, r8
 801789c:	4649      	mov	r1, r9
 801789e:	f7e8 fe35 	bl	800050c <__aeabi_dmul>
 80178a2:	2200      	movs	r2, #0
 80178a4:	e9cd 0100 	strd	r0, r1, [sp]
 80178a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80178ac:	4620      	mov	r0, r4
 80178ae:	4629      	mov	r1, r5
 80178b0:	f7e8 fc74 	bl	800019c <__aeabi_dsub>
 80178b4:	4602      	mov	r2, r0
 80178b6:	460b      	mov	r3, r1
 80178b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80178bc:	f7e8 ff50 	bl	8000760 <__aeabi_ddiv>
 80178c0:	4632      	mov	r2, r6
 80178c2:	4604      	mov	r4, r0
 80178c4:	460d      	mov	r5, r1
 80178c6:	463b      	mov	r3, r7
 80178c8:	4640      	mov	r0, r8
 80178ca:	4649      	mov	r1, r9
 80178cc:	f7e8 fe1e 	bl	800050c <__aeabi_dmul>
 80178d0:	4632      	mov	r2, r6
 80178d2:	463b      	mov	r3, r7
 80178d4:	f7e8 fc64 	bl	80001a0 <__adddf3>
 80178d8:	4602      	mov	r2, r0
 80178da:	460b      	mov	r3, r1
 80178dc:	4620      	mov	r0, r4
 80178de:	4629      	mov	r1, r5
 80178e0:	f7e8 fc5c 	bl	800019c <__aeabi_dsub>
 80178e4:	4642      	mov	r2, r8
 80178e6:	464b      	mov	r3, r9
 80178e8:	f7e8 fc58 	bl	800019c <__aeabi_dsub>
 80178ec:	4602      	mov	r2, r0
 80178ee:	460b      	mov	r3, r1
 80178f0:	2000      	movs	r0, #0
 80178f2:	4939      	ldr	r1, [pc, #228]	; (80179d8 <__ieee754_pow+0xa08>)
 80178f4:	f7e8 fc52 	bl	800019c <__aeabi_dsub>
 80178f8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80178fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8017900:	4602      	mov	r2, r0
 8017902:	460b      	mov	r3, r1
 8017904:	da2f      	bge.n	8017966 <__ieee754_pow+0x996>
 8017906:	4650      	mov	r0, sl
 8017908:	ec43 2b10 	vmov	d0, r2, r3
 801790c:	f000 f9c0 	bl	8017c90 <scalbn>
 8017910:	ec51 0b10 	vmov	r0, r1, d0
 8017914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017918:	f7ff bbf1 	b.w	80170fe <__ieee754_pow+0x12e>
 801791c:	4b2f      	ldr	r3, [pc, #188]	; (80179dc <__ieee754_pow+0xa0c>)
 801791e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8017922:	429e      	cmp	r6, r3
 8017924:	f77f af0c 	ble.w	8017740 <__ieee754_pow+0x770>
 8017928:	4b2d      	ldr	r3, [pc, #180]	; (80179e0 <__ieee754_pow+0xa10>)
 801792a:	440b      	add	r3, r1
 801792c:	4303      	orrs	r3, r0
 801792e:	d00b      	beq.n	8017948 <__ieee754_pow+0x978>
 8017930:	a325      	add	r3, pc, #148	; (adr r3, 80179c8 <__ieee754_pow+0x9f8>)
 8017932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801793a:	f7e8 fde7 	bl	800050c <__aeabi_dmul>
 801793e:	a322      	add	r3, pc, #136	; (adr r3, 80179c8 <__ieee754_pow+0x9f8>)
 8017940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017944:	f7ff bbdb 	b.w	80170fe <__ieee754_pow+0x12e>
 8017948:	4622      	mov	r2, r4
 801794a:	462b      	mov	r3, r5
 801794c:	f7e8 fc26 	bl	800019c <__aeabi_dsub>
 8017950:	4642      	mov	r2, r8
 8017952:	464b      	mov	r3, r9
 8017954:	f7e9 f860 	bl	8000a18 <__aeabi_dcmpge>
 8017958:	2800      	cmp	r0, #0
 801795a:	f43f aef1 	beq.w	8017740 <__ieee754_pow+0x770>
 801795e:	e7e7      	b.n	8017930 <__ieee754_pow+0x960>
 8017960:	f04f 0a00 	mov.w	sl, #0
 8017964:	e718      	b.n	8017798 <__ieee754_pow+0x7c8>
 8017966:	4621      	mov	r1, r4
 8017968:	e7d4      	b.n	8017914 <__ieee754_pow+0x944>
 801796a:	2000      	movs	r0, #0
 801796c:	491a      	ldr	r1, [pc, #104]	; (80179d8 <__ieee754_pow+0xa08>)
 801796e:	f7ff bb8f 	b.w	8017090 <__ieee754_pow+0xc0>
 8017972:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017976:	f7ff bb8b 	b.w	8017090 <__ieee754_pow+0xc0>
 801797a:	4630      	mov	r0, r6
 801797c:	4639      	mov	r1, r7
 801797e:	f7ff bb87 	b.w	8017090 <__ieee754_pow+0xc0>
 8017982:	4693      	mov	fp, r2
 8017984:	f7ff bb98 	b.w	80170b8 <__ieee754_pow+0xe8>
 8017988:	00000000 	.word	0x00000000
 801798c:	3fe62e43 	.word	0x3fe62e43
 8017990:	fefa39ef 	.word	0xfefa39ef
 8017994:	3fe62e42 	.word	0x3fe62e42
 8017998:	0ca86c39 	.word	0x0ca86c39
 801799c:	be205c61 	.word	0xbe205c61
 80179a0:	72bea4d0 	.word	0x72bea4d0
 80179a4:	3e663769 	.word	0x3e663769
 80179a8:	c5d26bf1 	.word	0xc5d26bf1
 80179ac:	3ebbbd41 	.word	0x3ebbbd41
 80179b0:	af25de2c 	.word	0xaf25de2c
 80179b4:	3f11566a 	.word	0x3f11566a
 80179b8:	16bebd93 	.word	0x16bebd93
 80179bc:	3f66c16c 	.word	0x3f66c16c
 80179c0:	5555553e 	.word	0x5555553e
 80179c4:	3fc55555 	.word	0x3fc55555
 80179c8:	c2f8f359 	.word	0xc2f8f359
 80179cc:	01a56e1f 	.word	0x01a56e1f
 80179d0:	3fe00000 	.word	0x3fe00000
 80179d4:	000fffff 	.word	0x000fffff
 80179d8:	3ff00000 	.word	0x3ff00000
 80179dc:	4090cbff 	.word	0x4090cbff
 80179e0:	3f6f3400 	.word	0x3f6f3400
 80179e4:	652b82fe 	.word	0x652b82fe
 80179e8:	3c971547 	.word	0x3c971547

080179ec <__ieee754_sqrt>:
 80179ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80179f0:	4955      	ldr	r1, [pc, #340]	; (8017b48 <__ieee754_sqrt+0x15c>)
 80179f2:	ec55 4b10 	vmov	r4, r5, d0
 80179f6:	43a9      	bics	r1, r5
 80179f8:	462b      	mov	r3, r5
 80179fa:	462a      	mov	r2, r5
 80179fc:	d112      	bne.n	8017a24 <__ieee754_sqrt+0x38>
 80179fe:	ee10 2a10 	vmov	r2, s0
 8017a02:	ee10 0a10 	vmov	r0, s0
 8017a06:	4629      	mov	r1, r5
 8017a08:	f7e8 fd80 	bl	800050c <__aeabi_dmul>
 8017a0c:	4602      	mov	r2, r0
 8017a0e:	460b      	mov	r3, r1
 8017a10:	4620      	mov	r0, r4
 8017a12:	4629      	mov	r1, r5
 8017a14:	f7e8 fbc4 	bl	80001a0 <__adddf3>
 8017a18:	4604      	mov	r4, r0
 8017a1a:	460d      	mov	r5, r1
 8017a1c:	ec45 4b10 	vmov	d0, r4, r5
 8017a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017a24:	2d00      	cmp	r5, #0
 8017a26:	ee10 0a10 	vmov	r0, s0
 8017a2a:	4621      	mov	r1, r4
 8017a2c:	dc0f      	bgt.n	8017a4e <__ieee754_sqrt+0x62>
 8017a2e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8017a32:	4330      	orrs	r0, r6
 8017a34:	d0f2      	beq.n	8017a1c <__ieee754_sqrt+0x30>
 8017a36:	b155      	cbz	r5, 8017a4e <__ieee754_sqrt+0x62>
 8017a38:	ee10 2a10 	vmov	r2, s0
 8017a3c:	4620      	mov	r0, r4
 8017a3e:	4629      	mov	r1, r5
 8017a40:	f7e8 fbac 	bl	800019c <__aeabi_dsub>
 8017a44:	4602      	mov	r2, r0
 8017a46:	460b      	mov	r3, r1
 8017a48:	f7e8 fe8a 	bl	8000760 <__aeabi_ddiv>
 8017a4c:	e7e4      	b.n	8017a18 <__ieee754_sqrt+0x2c>
 8017a4e:	151b      	asrs	r3, r3, #20
 8017a50:	d073      	beq.n	8017b3a <__ieee754_sqrt+0x14e>
 8017a52:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8017a56:	07dd      	lsls	r5, r3, #31
 8017a58:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8017a5c:	bf48      	it	mi
 8017a5e:	0fc8      	lsrmi	r0, r1, #31
 8017a60:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8017a64:	bf44      	itt	mi
 8017a66:	0049      	lslmi	r1, r1, #1
 8017a68:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8017a6c:	2500      	movs	r5, #0
 8017a6e:	1058      	asrs	r0, r3, #1
 8017a70:	0fcb      	lsrs	r3, r1, #31
 8017a72:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8017a76:	0049      	lsls	r1, r1, #1
 8017a78:	2316      	movs	r3, #22
 8017a7a:	462c      	mov	r4, r5
 8017a7c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8017a80:	19a7      	adds	r7, r4, r6
 8017a82:	4297      	cmp	r7, r2
 8017a84:	bfde      	ittt	le
 8017a86:	19bc      	addle	r4, r7, r6
 8017a88:	1bd2      	suble	r2, r2, r7
 8017a8a:	19ad      	addle	r5, r5, r6
 8017a8c:	0fcf      	lsrs	r7, r1, #31
 8017a8e:	3b01      	subs	r3, #1
 8017a90:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8017a94:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017a98:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8017a9c:	d1f0      	bne.n	8017a80 <__ieee754_sqrt+0x94>
 8017a9e:	f04f 0c20 	mov.w	ip, #32
 8017aa2:	469e      	mov	lr, r3
 8017aa4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8017aa8:	42a2      	cmp	r2, r4
 8017aaa:	eb06 070e 	add.w	r7, r6, lr
 8017aae:	dc02      	bgt.n	8017ab6 <__ieee754_sqrt+0xca>
 8017ab0:	d112      	bne.n	8017ad8 <__ieee754_sqrt+0xec>
 8017ab2:	428f      	cmp	r7, r1
 8017ab4:	d810      	bhi.n	8017ad8 <__ieee754_sqrt+0xec>
 8017ab6:	2f00      	cmp	r7, #0
 8017ab8:	eb07 0e06 	add.w	lr, r7, r6
 8017abc:	da42      	bge.n	8017b44 <__ieee754_sqrt+0x158>
 8017abe:	f1be 0f00 	cmp.w	lr, #0
 8017ac2:	db3f      	blt.n	8017b44 <__ieee754_sqrt+0x158>
 8017ac4:	f104 0801 	add.w	r8, r4, #1
 8017ac8:	1b12      	subs	r2, r2, r4
 8017aca:	428f      	cmp	r7, r1
 8017acc:	bf88      	it	hi
 8017ace:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8017ad2:	1bc9      	subs	r1, r1, r7
 8017ad4:	4433      	add	r3, r6
 8017ad6:	4644      	mov	r4, r8
 8017ad8:	0052      	lsls	r2, r2, #1
 8017ada:	f1bc 0c01 	subs.w	ip, ip, #1
 8017ade:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8017ae2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8017ae6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017aea:	d1dd      	bne.n	8017aa8 <__ieee754_sqrt+0xbc>
 8017aec:	430a      	orrs	r2, r1
 8017aee:	d006      	beq.n	8017afe <__ieee754_sqrt+0x112>
 8017af0:	1c5c      	adds	r4, r3, #1
 8017af2:	bf13      	iteet	ne
 8017af4:	3301      	addne	r3, #1
 8017af6:	3501      	addeq	r5, #1
 8017af8:	4663      	moveq	r3, ip
 8017afa:	f023 0301 	bicne.w	r3, r3, #1
 8017afe:	106a      	asrs	r2, r5, #1
 8017b00:	085b      	lsrs	r3, r3, #1
 8017b02:	07e9      	lsls	r1, r5, #31
 8017b04:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8017b08:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8017b0c:	bf48      	it	mi
 8017b0e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8017b12:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8017b16:	461c      	mov	r4, r3
 8017b18:	e780      	b.n	8017a1c <__ieee754_sqrt+0x30>
 8017b1a:	0aca      	lsrs	r2, r1, #11
 8017b1c:	3815      	subs	r0, #21
 8017b1e:	0549      	lsls	r1, r1, #21
 8017b20:	2a00      	cmp	r2, #0
 8017b22:	d0fa      	beq.n	8017b1a <__ieee754_sqrt+0x12e>
 8017b24:	02d6      	lsls	r6, r2, #11
 8017b26:	d50a      	bpl.n	8017b3e <__ieee754_sqrt+0x152>
 8017b28:	f1c3 0420 	rsb	r4, r3, #32
 8017b2c:	fa21 f404 	lsr.w	r4, r1, r4
 8017b30:	1e5d      	subs	r5, r3, #1
 8017b32:	4099      	lsls	r1, r3
 8017b34:	4322      	orrs	r2, r4
 8017b36:	1b43      	subs	r3, r0, r5
 8017b38:	e78b      	b.n	8017a52 <__ieee754_sqrt+0x66>
 8017b3a:	4618      	mov	r0, r3
 8017b3c:	e7f0      	b.n	8017b20 <__ieee754_sqrt+0x134>
 8017b3e:	0052      	lsls	r2, r2, #1
 8017b40:	3301      	adds	r3, #1
 8017b42:	e7ef      	b.n	8017b24 <__ieee754_sqrt+0x138>
 8017b44:	46a0      	mov	r8, r4
 8017b46:	e7bf      	b.n	8017ac8 <__ieee754_sqrt+0xdc>
 8017b48:	7ff00000 	.word	0x7ff00000

08017b4c <__ieee754_sqrtf>:
 8017b4c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8017b50:	4770      	bx	lr

08017b52 <fabs>:
 8017b52:	ec51 0b10 	vmov	r0, r1, d0
 8017b56:	ee10 2a10 	vmov	r2, s0
 8017b5a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8017b5e:	ec43 2b10 	vmov	d0, r2, r3
 8017b62:	4770      	bx	lr

08017b64 <finite>:
 8017b64:	ee10 3a90 	vmov	r3, s1
 8017b68:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8017b6c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8017b70:	0fc0      	lsrs	r0, r0, #31
 8017b72:	4770      	bx	lr

08017b74 <matherr>:
 8017b74:	2000      	movs	r0, #0
 8017b76:	4770      	bx	lr

08017b78 <nan>:
 8017b78:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8017b80 <nan+0x8>
 8017b7c:	4770      	bx	lr
 8017b7e:	bf00      	nop
 8017b80:	00000000 	.word	0x00000000
 8017b84:	7ff80000 	.word	0x7ff80000

08017b88 <rint>:
 8017b88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017b8a:	ec51 0b10 	vmov	r0, r1, d0
 8017b8e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8017b92:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8017b96:	2e13      	cmp	r6, #19
 8017b98:	460b      	mov	r3, r1
 8017b9a:	ee10 4a10 	vmov	r4, s0
 8017b9e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8017ba2:	dc56      	bgt.n	8017c52 <rint+0xca>
 8017ba4:	2e00      	cmp	r6, #0
 8017ba6:	da2b      	bge.n	8017c00 <rint+0x78>
 8017ba8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8017bac:	4302      	orrs	r2, r0
 8017bae:	d023      	beq.n	8017bf8 <rint+0x70>
 8017bb0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8017bb4:	4302      	orrs	r2, r0
 8017bb6:	4254      	negs	r4, r2
 8017bb8:	4314      	orrs	r4, r2
 8017bba:	0c4b      	lsrs	r3, r1, #17
 8017bbc:	0b24      	lsrs	r4, r4, #12
 8017bbe:	045b      	lsls	r3, r3, #17
 8017bc0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8017bc4:	ea44 0103 	orr.w	r1, r4, r3
 8017bc8:	460b      	mov	r3, r1
 8017bca:	492f      	ldr	r1, [pc, #188]	; (8017c88 <rint+0x100>)
 8017bcc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8017bd0:	e9d1 6700 	ldrd	r6, r7, [r1]
 8017bd4:	4602      	mov	r2, r0
 8017bd6:	4639      	mov	r1, r7
 8017bd8:	4630      	mov	r0, r6
 8017bda:	f7e8 fae1 	bl	80001a0 <__adddf3>
 8017bde:	e9cd 0100 	strd	r0, r1, [sp]
 8017be2:	463b      	mov	r3, r7
 8017be4:	4632      	mov	r2, r6
 8017be6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017bea:	f7e8 fad7 	bl	800019c <__aeabi_dsub>
 8017bee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8017bf2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8017bf6:	4639      	mov	r1, r7
 8017bf8:	ec41 0b10 	vmov	d0, r0, r1
 8017bfc:	b003      	add	sp, #12
 8017bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017c00:	4a22      	ldr	r2, [pc, #136]	; (8017c8c <rint+0x104>)
 8017c02:	4132      	asrs	r2, r6
 8017c04:	ea01 0702 	and.w	r7, r1, r2
 8017c08:	4307      	orrs	r7, r0
 8017c0a:	d0f5      	beq.n	8017bf8 <rint+0x70>
 8017c0c:	0852      	lsrs	r2, r2, #1
 8017c0e:	4011      	ands	r1, r2
 8017c10:	430c      	orrs	r4, r1
 8017c12:	d00b      	beq.n	8017c2c <rint+0xa4>
 8017c14:	ea23 0202 	bic.w	r2, r3, r2
 8017c18:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8017c1c:	2e13      	cmp	r6, #19
 8017c1e:	fa43 f306 	asr.w	r3, r3, r6
 8017c22:	bf0c      	ite	eq
 8017c24:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8017c28:	2400      	movne	r4, #0
 8017c2a:	4313      	orrs	r3, r2
 8017c2c:	4916      	ldr	r1, [pc, #88]	; (8017c88 <rint+0x100>)
 8017c2e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8017c32:	4622      	mov	r2, r4
 8017c34:	e9d5 4500 	ldrd	r4, r5, [r5]
 8017c38:	4620      	mov	r0, r4
 8017c3a:	4629      	mov	r1, r5
 8017c3c:	f7e8 fab0 	bl	80001a0 <__adddf3>
 8017c40:	e9cd 0100 	strd	r0, r1, [sp]
 8017c44:	4622      	mov	r2, r4
 8017c46:	462b      	mov	r3, r5
 8017c48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017c4c:	f7e8 faa6 	bl	800019c <__aeabi_dsub>
 8017c50:	e7d2      	b.n	8017bf8 <rint+0x70>
 8017c52:	2e33      	cmp	r6, #51	; 0x33
 8017c54:	dd07      	ble.n	8017c66 <rint+0xde>
 8017c56:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8017c5a:	d1cd      	bne.n	8017bf8 <rint+0x70>
 8017c5c:	ee10 2a10 	vmov	r2, s0
 8017c60:	f7e8 fa9e 	bl	80001a0 <__adddf3>
 8017c64:	e7c8      	b.n	8017bf8 <rint+0x70>
 8017c66:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8017c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8017c6e:	40f2      	lsrs	r2, r6
 8017c70:	4210      	tst	r0, r2
 8017c72:	d0c1      	beq.n	8017bf8 <rint+0x70>
 8017c74:	0852      	lsrs	r2, r2, #1
 8017c76:	4210      	tst	r0, r2
 8017c78:	bf1f      	itttt	ne
 8017c7a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8017c7e:	ea20 0202 	bicne.w	r2, r0, r2
 8017c82:	4134      	asrne	r4, r6
 8017c84:	4314      	orrne	r4, r2
 8017c86:	e7d1      	b.n	8017c2c <rint+0xa4>
 8017c88:	080195c0 	.word	0x080195c0
 8017c8c:	000fffff 	.word	0x000fffff

08017c90 <scalbn>:
 8017c90:	b570      	push	{r4, r5, r6, lr}
 8017c92:	ec55 4b10 	vmov	r4, r5, d0
 8017c96:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8017c9a:	4606      	mov	r6, r0
 8017c9c:	462b      	mov	r3, r5
 8017c9e:	b9aa      	cbnz	r2, 8017ccc <scalbn+0x3c>
 8017ca0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8017ca4:	4323      	orrs	r3, r4
 8017ca6:	d03b      	beq.n	8017d20 <scalbn+0x90>
 8017ca8:	4b31      	ldr	r3, [pc, #196]	; (8017d70 <scalbn+0xe0>)
 8017caa:	4629      	mov	r1, r5
 8017cac:	2200      	movs	r2, #0
 8017cae:	ee10 0a10 	vmov	r0, s0
 8017cb2:	f7e8 fc2b 	bl	800050c <__aeabi_dmul>
 8017cb6:	4b2f      	ldr	r3, [pc, #188]	; (8017d74 <scalbn+0xe4>)
 8017cb8:	429e      	cmp	r6, r3
 8017cba:	4604      	mov	r4, r0
 8017cbc:	460d      	mov	r5, r1
 8017cbe:	da12      	bge.n	8017ce6 <scalbn+0x56>
 8017cc0:	a327      	add	r3, pc, #156	; (adr r3, 8017d60 <scalbn+0xd0>)
 8017cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017cc6:	f7e8 fc21 	bl	800050c <__aeabi_dmul>
 8017cca:	e009      	b.n	8017ce0 <scalbn+0x50>
 8017ccc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8017cd0:	428a      	cmp	r2, r1
 8017cd2:	d10c      	bne.n	8017cee <scalbn+0x5e>
 8017cd4:	ee10 2a10 	vmov	r2, s0
 8017cd8:	4620      	mov	r0, r4
 8017cda:	4629      	mov	r1, r5
 8017cdc:	f7e8 fa60 	bl	80001a0 <__adddf3>
 8017ce0:	4604      	mov	r4, r0
 8017ce2:	460d      	mov	r5, r1
 8017ce4:	e01c      	b.n	8017d20 <scalbn+0x90>
 8017ce6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8017cea:	460b      	mov	r3, r1
 8017cec:	3a36      	subs	r2, #54	; 0x36
 8017cee:	4432      	add	r2, r6
 8017cf0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8017cf4:	428a      	cmp	r2, r1
 8017cf6:	dd0b      	ble.n	8017d10 <scalbn+0x80>
 8017cf8:	ec45 4b11 	vmov	d1, r4, r5
 8017cfc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8017d68 <scalbn+0xd8>
 8017d00:	f000 f83c 	bl	8017d7c <copysign>
 8017d04:	a318      	add	r3, pc, #96	; (adr r3, 8017d68 <scalbn+0xd8>)
 8017d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d0a:	ec51 0b10 	vmov	r0, r1, d0
 8017d0e:	e7da      	b.n	8017cc6 <scalbn+0x36>
 8017d10:	2a00      	cmp	r2, #0
 8017d12:	dd08      	ble.n	8017d26 <scalbn+0x96>
 8017d14:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8017d18:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8017d1c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8017d20:	ec45 4b10 	vmov	d0, r4, r5
 8017d24:	bd70      	pop	{r4, r5, r6, pc}
 8017d26:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8017d2a:	da0d      	bge.n	8017d48 <scalbn+0xb8>
 8017d2c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8017d30:	429e      	cmp	r6, r3
 8017d32:	ec45 4b11 	vmov	d1, r4, r5
 8017d36:	dce1      	bgt.n	8017cfc <scalbn+0x6c>
 8017d38:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8017d60 <scalbn+0xd0>
 8017d3c:	f000 f81e 	bl	8017d7c <copysign>
 8017d40:	a307      	add	r3, pc, #28	; (adr r3, 8017d60 <scalbn+0xd0>)
 8017d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d46:	e7e0      	b.n	8017d0a <scalbn+0x7a>
 8017d48:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8017d4c:	3236      	adds	r2, #54	; 0x36
 8017d4e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8017d52:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8017d56:	4620      	mov	r0, r4
 8017d58:	4629      	mov	r1, r5
 8017d5a:	2200      	movs	r2, #0
 8017d5c:	4b06      	ldr	r3, [pc, #24]	; (8017d78 <scalbn+0xe8>)
 8017d5e:	e7b2      	b.n	8017cc6 <scalbn+0x36>
 8017d60:	c2f8f359 	.word	0xc2f8f359
 8017d64:	01a56e1f 	.word	0x01a56e1f
 8017d68:	8800759c 	.word	0x8800759c
 8017d6c:	7e37e43c 	.word	0x7e37e43c
 8017d70:	43500000 	.word	0x43500000
 8017d74:	ffff3cb0 	.word	0xffff3cb0
 8017d78:	3c900000 	.word	0x3c900000

08017d7c <copysign>:
 8017d7c:	ec51 0b10 	vmov	r0, r1, d0
 8017d80:	ee11 0a90 	vmov	r0, s3
 8017d84:	ee10 2a10 	vmov	r2, s0
 8017d88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8017d8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8017d90:	ea41 0300 	orr.w	r3, r1, r0
 8017d94:	ec43 2b10 	vmov	d0, r2, r3
 8017d98:	4770      	bx	lr
	...

08017d9c <_init>:
 8017d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d9e:	bf00      	nop
 8017da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017da2:	bc08      	pop	{r3}
 8017da4:	469e      	mov	lr, r3
 8017da6:	4770      	bx	lr

08017da8 <_fini>:
 8017da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017daa:	bf00      	nop
 8017dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017dae:	bc08      	pop	{r3}
 8017db0:	469e      	mov	lr, r3
 8017db2:	4770      	bx	lr

Disassembly of section .RamFunc:

08017db4 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8017db4:	b480      	push	{r7}
 8017db6:	b089      	sub	sp, #36	; 0x24
 8017db8:	af00      	add	r7, sp, #0
 8017dba:	6078      	str	r0, [r7, #4]
 8017dbc:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8017dbe:	2380      	movs	r3, #128	; 0x80
 8017dc0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8017dc2:	687b      	ldr	r3, [r7, #4]
 8017dc4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8017dc6:	683b      	ldr	r3, [r7, #0]
 8017dc8:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8017dca:	4b17      	ldr	r3, [pc, #92]	; (8017e28 <_etext+0x74>)
 8017dcc:	695b      	ldr	r3, [r3, #20]
 8017dce:	4a16      	ldr	r2, [pc, #88]	; (8017e28 <_etext+0x74>)
 8017dd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8017dd4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017dd6:	f3ef 8310 	mrs	r3, PRIMASK
 8017dda:	60fb      	str	r3, [r7, #12]
  return(result);
 8017ddc:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8017dde:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8017de0:	b672      	cpsid	i
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8017de2:	697b      	ldr	r3, [r7, #20]
 8017de4:	681a      	ldr	r2, [r3, #0]
 8017de6:	69bb      	ldr	r3, [r7, #24]
 8017de8:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8017dea:	69bb      	ldr	r3, [r7, #24]
 8017dec:	3304      	adds	r3, #4
 8017dee:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8017df0:	697b      	ldr	r3, [r7, #20]
 8017df2:	3304      	adds	r3, #4
 8017df4:	617b      	str	r3, [r7, #20]
    row_index--;
 8017df6:	7ffb      	ldrb	r3, [r7, #31]
 8017df8:	3b01      	subs	r3, #1
 8017dfa:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8017dfc:	7ffb      	ldrb	r3, [r7, #31]
 8017dfe:	2b00      	cmp	r3, #0
 8017e00:	d1ef      	bne.n	8017de2 <FLASH_Program_Fast+0x2e>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8017e02:	bf00      	nop
 8017e04:	4b08      	ldr	r3, [pc, #32]	; (8017e28 <_etext+0x74>)
 8017e06:	691b      	ldr	r3, [r3, #16]
 8017e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8017e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017e10:	d0f8      	beq.n	8017e04 <FLASH_Program_Fast+0x50>
 8017e12:	693b      	ldr	r3, [r7, #16]
 8017e14:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017e16:	68bb      	ldr	r3, [r7, #8]
 8017e18:	f383 8810 	msr	PRIMASK, r3
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8017e1c:	bf00      	nop
 8017e1e:	3724      	adds	r7, #36	; 0x24
 8017e20:	46bd      	mov	sp, r7
 8017e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e26:	4770      	bx	lr
 8017e28:	58004000 	.word	0x58004000
