#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Tue Sep 12 14:45:56 2023
# Process ID: 60043
# Current directory: /home/sam-admin/git/Training/Scripting/using_vivado/using_cli
# Command line: vivado -mode batch -source hello.tcl
# Log file: /home/sam-admin/git/Training/Scripting/using_vivado/using_cli/vivado.log
# Journal file: /home/sam-admin/git/Training/Scripting/using_vivado/using_cli/vivado.jou
# Running On: sampaths-lappie, OS: Linux, CPU Frequency: 3400.212 MHz, CPU Physical cores: 4, Host memory: 8092 MB
#-----------------------------------------------------------
source hello.tcl
# puts "HALF ADDER WITHOUT GUI AND JENKINS"
HALF ADDER WITHOUT GUI AND JENKINS
# set project_name "halfadder_tcl"
# set source_file "adder1.v" 
# set testbench_file "adder_tb.v"
# create_project $project_name ./using_tcl/$project_name -part xc7z020clg484-1 -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1270.297 ; gain = 10.023 ; free physical = 302 ; free virtual = 1466
# add_files -fileset sources_1 $source_file
# add_files -fileset sim_1 $testbench_file
# set_property top adder_tb [current_fileset]
# current_project $project_name
# set_property target_simulator "XSim" [current_project]
# set_property top adder_tb [get_filesets sim_1]
# launch_simulation 
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'adder_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/using_tcl/halfadder_tcl/halfadder_tcl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/using_tcl/halfadder_tcl/halfadder_tcl.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj adder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/using_tcl/halfadder_tcl/halfadder_tcl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.113 ; gain = 0.000 ; free physical = 343 ; free virtual = 1389
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/using_tcl/halfadder_tcl/halfadder_tcl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_tb_behav
execute_script: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.113 ; gain = 0.000 ; free physical = 260 ; free virtual = 1390
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/using_tcl/halfadder_tcl/halfadder_tcl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_tb_behav -key {Behavioral:sim_1:Functional:adder_tb} -tclbatch {adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source adder_tb.tcl
## current_wave_config
0 + 0 = 0 with carry 0 at time                10000
0 + 1 = 1 with carry 0 at time                20000
1 + 0 = 1 with carry 0 at time                30000
1 + 1 = 0 with carry 1 at time                40000
$stop called at time : 50 ns : File "/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/adder_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 1370.199 ; gain = 99.902 ; free physical = 236 ; free virtual = 1386
# create_wave_config waveform
# save_wave_config waveform
# close_wave_config waveform
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'waveform'.
# close_sim
INFO: [Simtcl 6-16] Simulation closed
# set_property top adder1 [current_fileset]
# synth_design -top adder1
Command: synth_design -top adder1
Starting synth_design
Using part: xc7z020clg484-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 62830
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1712.141 ; gain = 341.941 ; free physical = 726 ; free virtual = 1842
Synthesis current peak Physical Memory [PSS] (MB): peak = 916.385; parent = 838.123; children = 78.262
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2454.965; parent = 1712.145; children = 742.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder1' [/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/adder1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder1' (0#1) [/home/sam-admin/git/Training/Scripting/using_vivado/using_cli/adder1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.109 ; gain = 408.910 ; free physical = 2639 ; free virtual = 3807
Synthesis current peak Physical Memory [PSS] (MB): peak = 967.747; parent = 868.816; children = 98.931
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2522.383; parent = 1779.113; children = 743.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1793.953 ; gain = 423.754 ; free physical = 2617 ; free virtual = 3797
Synthesis current peak Physical Memory [PSS] (MB): peak = 987.752; parent = 879.551; children = 108.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2537.227; parent = 1793.957; children = 743.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1793.953 ; gain = 423.754 ; free physical = 2604 ; free virtual = 3789
Synthesis current peak Physical Memory [PSS] (MB): peak = 991.961; parent = 881.621; children = 110.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2537.730; parent = 1793.957; children = 743.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1793.953 ; gain = 423.754 ; free physical = 2586 ; free virtual = 3778
Synthesis current peak Physical Memory [PSS] (MB): peak = 991.961; parent = 881.621; children = 112.918
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2537.730; parent = 1793.957; children = 743.773
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1939.016 ; gain = 568.816 ; free physical = 1762 ; free virtual = 3191
Synthesis current peak Physical Memory [PSS] (MB): peak = 1277.095; parent = 1050.958; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2947.391; parent = 1939.020; children = 1008.371
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1939.016 ; gain = 568.816 ; free physical = 1759 ; free virtual = 3185
Synthesis current peak Physical Memory [PSS] (MB): peak = 1280.505; parent = 1054.368; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2947.391; parent = 1939.020; children = 1008.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1757 ; free virtual = 3184
Synthesis current peak Physical Memory [PSS] (MB): peak = 1281.136; parent = 1055.000; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.398; parent = 1947.027; children = 1008.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1690 ; free virtual = 3129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1281.299; parent = 1055.172; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.398; parent = 1947.027; children = 1008.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1688 ; free virtual = 3129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1281.314; parent = 1055.188; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.398; parent = 1947.027; children = 1008.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1688 ; free virtual = 3129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1281.480; parent = 1055.354; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.398; parent = 1947.027; children = 1008.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1688 ; free virtual = 3129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1281.559; parent = 1055.432; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.398; parent = 1947.027; children = 1008.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1688 ; free virtual = 3129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1281.559; parent = 1055.432; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.398; parent = 1947.027; children = 1008.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1688 ; free virtual = 3129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1281.574; parent = 1055.447; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.398; parent = 1947.027; children = 1008.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |IBUF |     2|
|3     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1688 ; free virtual = 3129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1281.605; parent = 1055.479; children = 226.147
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.398; parent = 1947.027; children = 1008.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1947.023 ; gain = 576.824 ; free physical = 1693 ; free virtual = 3135
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1947.031 ; gain = 576.824 ; free physical = 1693 ; free virtual = 3136
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.961 ; gain = 0.000 ; free physical = 1786 ; free virtual = 3228
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.633 ; gain = 0.000 ; free physical = 1646 ; free virtual = 3113
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1770fe45
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2068.633 ; gain = 698.434 ; free physical = 1848 ; free virtual = 3314
# set_property IOSTANDARD LVCMOS33 [get_ports a]
# set_property IOSTANDARD LVCMOS33 [get_ports b]
# set_property IOSTANDARD LVCMOS33 [get_ports c]
# set_property IOSTANDARD LVCMOS33 [get_ports s]
# set_property PACKAGE_PIN U7 [get_ports a]
# set_property PACKAGE_PIN W5 [get_ports b]
# set_property PACKAGE_PIN W6 [get_ports c]
# set_property PACKAGE_PIN W7 [get_ports s]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2132.664 ; gain = 64.031 ; free physical = 1831 ; free virtual = 3298

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15e524ea6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.625 ; gain = 205.961 ; free physical = 1061 ; free virtual = 2548

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15e524ea6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2557.594 ; gain = 0.000 ; free physical = 632 ; free virtual = 2140
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15e524ea6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2557.594 ; gain = 0.000 ; free physical = 632 ; free virtual = 2140
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e524ea6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2557.594 ; gain = 0.000 ; free physical = 632 ; free virtual = 2140
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15e524ea6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2589.609 ; gain = 32.016 ; free physical = 631 ; free virtual = 2139
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15e524ea6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2589.609 ; gain = 32.016 ; free physical = 631 ; free virtual = 2139
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15e524ea6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2589.609 ; gain = 32.016 ; free physical = 629 ; free virtual = 2134
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.609 ; gain = 0.000 ; free physical = 628 ; free virtual = 2133
Ending Logic Optimization Task | Checksum: 15e524ea6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2589.609 ; gain = 32.016 ; free physical = 628 ; free virtual = 2133

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15e524ea6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2589.609 ; gain = 0.000 ; free physical = 809 ; free virtual = 2315

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15e524ea6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.609 ; gain = 0.000 ; free physical = 809 ; free virtual = 2315

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.609 ; gain = 0.000 ; free physical = 809 ; free virtual = 2315
Ending Netlist Obfuscation Task | Checksum: 15e524ea6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.609 ; gain = 0.000 ; free physical = 809 ; free virtual = 2315
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2589.609 ; gain = 520.977 ; free physical = 809 ; free virtual = 2315
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 747 ; free virtual = 2253
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 146e15061

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 747 ; free virtual = 2253
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 747 ; free virtual = 2253

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 146e15061

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 714 ; free virtual = 2221

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ba3d4c35

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 708 ; free virtual = 2215

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ba3d4c35

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 708 ; free virtual = 2214
Phase 1 Placer Initialization | Checksum: 1ba3d4c35

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 706 ; free virtual = 2212

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ba3d4c35

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 705 ; free virtual = 2211

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ba3d4c35

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 705 ; free virtual = 2211

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ba3d4c35

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 705 ; free virtual = 2211

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1c08dfe07

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 618 ; free virtual = 2130
Phase 2 Global Placement | Checksum: 1c08dfe07

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 618 ; free virtual = 2131

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c08dfe07

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 618 ; free virtual = 2131

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f40c335

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 617 ; free virtual = 2130

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 219c34738

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 617 ; free virtual = 2130

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 219c34738

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 617 ; free virtual = 2130

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: bc3d291f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 275 ; free virtual = 1820

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bc3d291f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 275 ; free virtual = 1819

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: bc3d291f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 274 ; free virtual = 1818
Phase 3 Detail Placement | Checksum: bc3d291f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 273 ; free virtual = 1818

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: bc3d291f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 232 ; free virtual = 1777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bc3d291f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 227 ; free virtual = 1772

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: bc3d291f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 227 ; free virtual = 1772
Phase 4.3 Placer Reporting | Checksum: bc3d291f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 227 ; free virtual = 1772

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 227 ; free virtual = 1772

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 227 ; free virtual = 1772
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bc3d291f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 227 ; free virtual = 1772
Ending Placer Task | Checksum: ae215cea

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.625 ; gain = 0.000 ; free physical = 227 ; free virtual = 1772
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5b5d39e0 ConstDB: 0 ShapeSum: 52c4230a RouteDB: 0
Post Restoration Checksum: NetGraph: 86e15016 NumContArr: 40b94c09 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c79a9c1f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 364 ; free virtual = 1698

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c79a9c1f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 333 ; free virtual = 1660

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c79a9c1f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 333 ; free virtual = 1660
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15d7db944

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 315 ; free virtual = 1644

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15d7db944

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 315 ; free virtual = 1644
Phase 3 Initial Routing | Checksum: 1d35ca73b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 313 ; free virtual = 1643

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f52a8087

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 313 ; free virtual = 1643
Phase 4 Rip-up And Reroute | Checksum: f52a8087

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 313 ; free virtual = 1643

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f52a8087

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 313 ; free virtual = 1643

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: f52a8087

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 313 ; free virtual = 1643
Phase 6 Post Hold Fix | Checksum: f52a8087

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 313 ; free virtual = 1643

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000207104 %
  Global Horizontal Routing Utilization  = 0.000760649 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f52a8087

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 313 ; free virtual = 1643

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f52a8087

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 310 ; free virtual = 1641

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15c45f914

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 310 ; free virtual = 1641
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 0.000 ; free physical = 340 ; free virtual = 1671

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.629 ; gain = 1.004 ; free physical = 340 ; free virtual = 1671
# write_bitstream -force ./using_tcl/output.bit
Command: write_bitstream -force ./using_tcl/output.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./using_tcl/output.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2906.570 ; gain = 283.941 ; free physical = 309 ; free virtual = 872
# close_project
close_project: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:25 . Memory (MB): peak = 2906.570 ; gain = 0.000 ; free physical = 136 ; free virtual = 748
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 14:49:54 2023...
