$date
	Tue Sep 09 11:05:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsub_tb $end
$var wire 1 ! d $end
$var wire 1 " bo $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " bo $end
$var wire 1 % c $end
$var wire 1 ! d $end
$var wire 1 & s $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1*
1)
0(
0'
0&
0%
0$
0#
0"
z!
$end
#10
x"
x&
x'
1%
#20
1"
1&
1'
0%
1$
#30
0&
1(
1%
#40
0"
0*
x&
x'
0(
0)
0%
0$
1#
#50
0&
1'
1%
#60
x&
x'
0%
1$
#70
x"
1*
1(
1%
