$date
	Fri Feb  6 18:01:23 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_d_flipflop $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5000
0!
1"
#7000
1#
#10000
0"
#15000
1!
1"
#17000
0#
#20000
0"
#25000
0!
1"
#27000
1#
#30000
0"
#35000
1!
1"
#40000
0"
#45000
1"
#47000
0#
#50000
0"
#55000
0!
1"
#57000
