{
  "module_name": "atmel-ssc.h",
  "hash_id": "1fcf0f30cc6970e137d05872f94f132b5f6bcd57bee5144df0a79cbe9ee5c050",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/atmel-ssc.h",
  "human_readable_source": " \n#ifndef __INCLUDE_ATMEL_SSC_H\n#define __INCLUDE_ATMEL_SSC_H\n\n#include <linux/platform_device.h>\n#include <linux/list.h>\n#include <linux/io.h>\n\nstruct atmel_ssc_platform_data {\n\tint\t\t\tuse_dma;\n\tint\t\t\thas_fslen_ext;\n};\n\nstruct ssc_device {\n\tstruct list_head\tlist;\n\tdma_addr_t\t\tphybase;\n\tvoid __iomem\t\t*regs;\n\tstruct platform_device\t*pdev;\n\tstruct atmel_ssc_platform_data *pdata;\n\tstruct clk\t\t*clk;\n\tint\t\t\tuser;\n\tint\t\t\tirq;\n\tbool\t\t\tclk_from_rk_pin;\n\tbool\t\t\tsound_dai;\n};\n\nstruct ssc_device * __must_check ssc_request(unsigned int ssc_num);\nvoid ssc_free(struct ssc_device *ssc);\n\n \n\n \n#define SSC_CR\t\t\t\t0x00000000\n#define SSC_CR_RXDIS_SIZE\t\t\t 1\n#define SSC_CR_RXDIS_OFFSET\t\t\t 1\n#define SSC_CR_RXEN_SIZE\t\t\t 1\n#define SSC_CR_RXEN_OFFSET\t\t\t 0\n#define SSC_CR_SWRST_SIZE\t\t\t 1\n#define SSC_CR_SWRST_OFFSET\t\t\t15\n#define SSC_CR_TXDIS_SIZE\t\t\t 1\n#define SSC_CR_TXDIS_OFFSET\t\t\t 9\n#define SSC_CR_TXEN_SIZE\t\t\t 1\n#define SSC_CR_TXEN_OFFSET\t\t\t 8\n\n \n#define SSC_CMR\t\t\t\t0x00000004\n#define SSC_CMR_DIV_SIZE\t\t\t12\n#define SSC_CMR_DIV_OFFSET\t\t\t 0\n\n \n#define SSC_RCMR\t\t\t0x00000010\n#define SSC_RCMR_CKG_SIZE\t\t\t 2\n#define SSC_RCMR_CKG_OFFSET\t\t\t 6\n#define SSC_RCMR_CKI_SIZE\t\t\t 1\n#define SSC_RCMR_CKI_OFFSET\t\t\t 5\n#define SSC_RCMR_CKO_SIZE\t\t\t 3\n#define SSC_RCMR_CKO_OFFSET\t\t\t 2\n#define SSC_RCMR_CKS_SIZE\t\t\t 2\n#define SSC_RCMR_CKS_OFFSET\t\t\t 0\n#define SSC_RCMR_PERIOD_SIZE\t\t\t 8\n#define SSC_RCMR_PERIOD_OFFSET\t\t\t24\n#define SSC_RCMR_START_SIZE\t\t\t 4\n#define SSC_RCMR_START_OFFSET\t\t\t 8\n#define SSC_RCMR_STOP_SIZE\t\t\t 1\n#define SSC_RCMR_STOP_OFFSET\t\t\t12\n#define SSC_RCMR_STTDLY_SIZE\t\t\t 8\n#define SSC_RCMR_STTDLY_OFFSET\t\t\t16\n\n \n#define SSC_RFMR\t\t\t0x00000014\n#define SSC_RFMR_DATLEN_SIZE\t\t\t 5\n#define SSC_RFMR_DATLEN_OFFSET\t\t\t 0\n#define SSC_RFMR_DATNB_SIZE\t\t\t 4\n#define SSC_RFMR_DATNB_OFFSET\t\t\t 8\n#define SSC_RFMR_FSEDGE_SIZE\t\t\t 1\n#define SSC_RFMR_FSEDGE_OFFSET\t\t\t24\n \n#define SSC_RFMR_FSLEN_EXT_SIZE\t\t\t 4\n#define SSC_RFMR_FSLEN_EXT_OFFSET\t\t28\n#define SSC_RFMR_FSLEN_SIZE\t\t\t 4\n#define SSC_RFMR_FSLEN_OFFSET\t\t\t16\n#define SSC_RFMR_FSOS_SIZE\t\t\t 4\n#define SSC_RFMR_FSOS_OFFSET\t\t\t20\n#define SSC_RFMR_LOOP_SIZE\t\t\t 1\n#define SSC_RFMR_LOOP_OFFSET\t\t\t 5\n#define SSC_RFMR_MSBF_SIZE\t\t\t 1\n#define SSC_RFMR_MSBF_OFFSET\t\t\t 7\n\n \n#define SSC_TCMR\t\t\t0x00000018\n#define SSC_TCMR_CKG_SIZE\t\t\t 2\n#define SSC_TCMR_CKG_OFFSET\t\t\t 6\n#define SSC_TCMR_CKI_SIZE\t\t\t 1\n#define SSC_TCMR_CKI_OFFSET\t\t\t 5\n#define SSC_TCMR_CKO_SIZE\t\t\t 3\n#define SSC_TCMR_CKO_OFFSET\t\t\t 2\n#define SSC_TCMR_CKS_SIZE\t\t\t 2\n#define SSC_TCMR_CKS_OFFSET\t\t\t 0\n#define SSC_TCMR_PERIOD_SIZE\t\t\t 8\n#define SSC_TCMR_PERIOD_OFFSET\t\t\t24\n#define SSC_TCMR_START_SIZE\t\t\t 4\n#define SSC_TCMR_START_OFFSET\t\t\t 8\n#define SSC_TCMR_STTDLY_SIZE\t\t\t 8\n#define SSC_TCMR_STTDLY_OFFSET\t\t\t16\n\n \n#define SSC_TFMR\t\t\t0x0000001c\n#define SSC_TFMR_DATDEF_SIZE\t\t\t 1\n#define SSC_TFMR_DATDEF_OFFSET\t\t\t 5\n#define SSC_TFMR_DATLEN_SIZE\t\t\t 5\n#define SSC_TFMR_DATLEN_OFFSET\t\t\t 0\n#define SSC_TFMR_DATNB_SIZE\t\t\t 4\n#define SSC_TFMR_DATNB_OFFSET\t\t\t 8\n#define SSC_TFMR_FSDEN_SIZE\t\t\t 1\n#define SSC_TFMR_FSDEN_OFFSET\t\t\t23\n#define SSC_TFMR_FSEDGE_SIZE\t\t\t 1\n#define SSC_TFMR_FSEDGE_OFFSET\t\t\t24\n \n#define SSC_TFMR_FSLEN_EXT_SIZE\t\t\t 4\n#define SSC_TFMR_FSLEN_EXT_OFFSET\t\t28\n#define SSC_TFMR_FSLEN_SIZE\t\t\t 4\n#define SSC_TFMR_FSLEN_OFFSET\t\t\t16\n#define SSC_TFMR_FSOS_SIZE\t\t\t 3\n#define SSC_TFMR_FSOS_OFFSET\t\t\t20\n#define SSC_TFMR_MSBF_SIZE\t\t\t 1\n#define SSC_TFMR_MSBF_OFFSET\t\t\t 7\n\n \n#define SSC_RHR\t\t\t\t0x00000020\n#define SSC_RHR_RDAT_SIZE\t\t\t32\n#define SSC_RHR_RDAT_OFFSET\t\t\t 0\n\n \n#define SSC_THR\t\t\t\t0x00000024\n#define SSC_THR_TDAT_SIZE\t\t\t32\n#define SSC_THR_TDAT_OFFSET\t\t\t 0\n\n \n#define SSC_RSHR\t\t\t0x00000030\n#define SSC_RSHR_RSDAT_SIZE\t\t\t16\n#define SSC_RSHR_RSDAT_OFFSET\t\t\t 0\n\n \n#define SSC_TSHR\t\t\t0x00000034\n#define SSC_TSHR_TSDAT_SIZE\t\t\t16\n#define SSC_TSHR_RSDAT_OFFSET\t\t\t 0\n\n \n#define SSC_RC0R\t\t\t0x00000038\n#define SSC_RC0R_CP0_SIZE\t\t\t16\n#define SSC_RC0R_CP0_OFFSET\t\t\t 0\n\n \n#define SSC_RC1R\t\t\t0x0000003c\n#define SSC_RC1R_CP1_SIZE\t\t\t16\n#define SSC_RC1R_CP1_OFFSET\t\t\t 0\n\n \n#define SSC_SR\t\t\t\t0x00000040\n#define SSC_SR_CP0_SIZE\t\t\t\t 1\n#define SSC_SR_CP0_OFFSET\t\t\t 8\n#define SSC_SR_CP1_SIZE\t\t\t\t 1\n#define SSC_SR_CP1_OFFSET\t\t\t 9\n#define SSC_SR_ENDRX_SIZE\t\t\t 1\n#define SSC_SR_ENDRX_OFFSET\t\t\t 6\n#define SSC_SR_ENDTX_SIZE\t\t\t 1\n#define SSC_SR_ENDTX_OFFSET\t\t\t 2\n#define SSC_SR_OVRUN_SIZE\t\t\t 1\n#define SSC_SR_OVRUN_OFFSET\t\t\t 5\n#define SSC_SR_RXBUFF_SIZE\t\t\t 1\n#define SSC_SR_RXBUFF_OFFSET\t\t\t 7\n#define SSC_SR_RXEN_SIZE\t\t\t 1\n#define SSC_SR_RXEN_OFFSET\t\t\t17\n#define SSC_SR_RXRDY_SIZE\t\t\t 1\n#define SSC_SR_RXRDY_OFFSET\t\t\t 4\n#define SSC_SR_RXSYN_SIZE\t\t\t 1\n#define SSC_SR_RXSYN_OFFSET\t\t\t11\n#define SSC_SR_TXBUFE_SIZE\t\t\t 1\n#define SSC_SR_TXBUFE_OFFSET\t\t\t 3\n#define SSC_SR_TXEMPTY_SIZE\t\t\t 1\n#define SSC_SR_TXEMPTY_OFFSET\t\t\t 1\n#define SSC_SR_TXEN_SIZE\t\t\t 1\n#define SSC_SR_TXEN_OFFSET\t\t\t16\n#define SSC_SR_TXRDY_SIZE\t\t\t 1\n#define SSC_SR_TXRDY_OFFSET\t\t\t 0\n#define SSC_SR_TXSYN_SIZE\t\t\t 1\n#define SSC_SR_TXSYN_OFFSET\t\t\t10\n\n \n#define SSC_IER\t\t\t\t0x00000044\n#define SSC_IER_CP0_SIZE\t\t\t 1\n#define SSC_IER_CP0_OFFSET\t\t\t 8\n#define SSC_IER_CP1_SIZE\t\t\t 1\n#define SSC_IER_CP1_OFFSET\t\t\t 9\n#define SSC_IER_ENDRX_SIZE\t\t\t 1\n#define SSC_IER_ENDRX_OFFSET\t\t\t 6\n#define SSC_IER_ENDTX_SIZE\t\t\t 1\n#define SSC_IER_ENDTX_OFFSET\t\t\t 2\n#define SSC_IER_OVRUN_SIZE\t\t\t 1\n#define SSC_IER_OVRUN_OFFSET\t\t\t 5\n#define SSC_IER_RXBUFF_SIZE\t\t\t 1\n#define SSC_IER_RXBUFF_OFFSET\t\t\t 7\n#define SSC_IER_RXRDY_SIZE\t\t\t 1\n#define SSC_IER_RXRDY_OFFSET\t\t\t 4\n#define SSC_IER_RXSYN_SIZE\t\t\t 1\n#define SSC_IER_RXSYN_OFFSET\t\t\t11\n#define SSC_IER_TXBUFE_SIZE\t\t\t 1\n#define SSC_IER_TXBUFE_OFFSET\t\t\t 3\n#define SSC_IER_TXEMPTY_SIZE\t\t\t 1\n#define SSC_IER_TXEMPTY_OFFSET\t\t\t 1\n#define SSC_IER_TXRDY_SIZE\t\t\t 1\n#define SSC_IER_TXRDY_OFFSET\t\t\t 0\n#define SSC_IER_TXSYN_SIZE\t\t\t 1\n#define SSC_IER_TXSYN_OFFSET\t\t\t10\n\n \n#define SSC_IDR\t\t\t\t0x00000048\n#define SSC_IDR_CP0_SIZE\t\t\t 1\n#define SSC_IDR_CP0_OFFSET\t\t\t 8\n#define SSC_IDR_CP1_SIZE\t\t\t 1\n#define SSC_IDR_CP1_OFFSET\t\t\t 9\n#define SSC_IDR_ENDRX_SIZE\t\t\t 1\n#define SSC_IDR_ENDRX_OFFSET\t\t\t 6\n#define SSC_IDR_ENDTX_SIZE\t\t\t 1\n#define SSC_IDR_ENDTX_OFFSET\t\t\t 2\n#define SSC_IDR_OVRUN_SIZE\t\t\t 1\n#define SSC_IDR_OVRUN_OFFSET\t\t\t 5\n#define SSC_IDR_RXBUFF_SIZE\t\t\t 1\n#define SSC_IDR_RXBUFF_OFFSET\t\t\t 7\n#define SSC_IDR_RXRDY_SIZE\t\t\t 1\n#define SSC_IDR_RXRDY_OFFSET\t\t\t 4\n#define SSC_IDR_RXSYN_SIZE\t\t\t 1\n#define SSC_IDR_RXSYN_OFFSET\t\t\t11\n#define SSC_IDR_TXBUFE_SIZE\t\t\t 1\n#define SSC_IDR_TXBUFE_OFFSET\t\t\t 3\n#define SSC_IDR_TXEMPTY_SIZE\t\t\t 1\n#define SSC_IDR_TXEMPTY_OFFSET\t\t\t 1\n#define SSC_IDR_TXRDY_SIZE\t\t\t 1\n#define SSC_IDR_TXRDY_OFFSET\t\t\t 0\n#define SSC_IDR_TXSYN_SIZE\t\t\t 1\n#define SSC_IDR_TXSYN_OFFSET\t\t\t10\n\n \n#define SSC_IMR\t\t\t\t0x0000004c\n#define SSC_IMR_CP0_SIZE\t\t\t 1\n#define SSC_IMR_CP0_OFFSET\t\t\t 8\n#define SSC_IMR_CP1_SIZE\t\t\t 1\n#define SSC_IMR_CP1_OFFSET\t\t\t 9\n#define SSC_IMR_ENDRX_SIZE\t\t\t 1\n#define SSC_IMR_ENDRX_OFFSET\t\t\t 6\n#define SSC_IMR_ENDTX_SIZE\t\t\t 1\n#define SSC_IMR_ENDTX_OFFSET\t\t\t 2\n#define SSC_IMR_OVRUN_SIZE\t\t\t 1\n#define SSC_IMR_OVRUN_OFFSET\t\t\t 5\n#define SSC_IMR_RXBUFF_SIZE\t\t\t 1\n#define SSC_IMR_RXBUFF_OFFSET\t\t\t 7\n#define SSC_IMR_RXRDY_SIZE\t\t\t 1\n#define SSC_IMR_RXRDY_OFFSET\t\t\t 4\n#define SSC_IMR_RXSYN_SIZE\t\t\t 1\n#define SSC_IMR_RXSYN_OFFSET\t\t\t11\n#define SSC_IMR_TXBUFE_SIZE\t\t\t 1\n#define SSC_IMR_TXBUFE_OFFSET\t\t\t 3\n#define SSC_IMR_TXEMPTY_SIZE\t\t\t 1\n#define SSC_IMR_TXEMPTY_OFFSET\t\t\t 1\n#define SSC_IMR_TXRDY_SIZE\t\t\t 1\n#define SSC_IMR_TXRDY_OFFSET\t\t\t 0\n#define SSC_IMR_TXSYN_SIZE\t\t\t 1\n#define SSC_IMR_TXSYN_OFFSET\t\t\t10\n\n \n#define SSC_PDC_RPR\t\t\t0x00000100\n\n \n#define SSC_PDC_RCR\t\t\t0x00000104\n\n \n#define SSC_PDC_TPR\t\t\t0x00000108\n\n \n#define SSC_PDC_RNPR\t\t\t0x00000110\n\n \n#define SSC_PDC_RNCR\t\t\t0x00000114\n\n \n#define SSC_PDC_TCR\t\t\t0x0000010c\n\n \n#define SSC_PDC_TNPR\t\t\t0x00000118\n\n \n#define SSC_PDC_TNCR\t\t\t0x0000011c\n\n \n#define SSC_PDC_PTCR\t\t\t0x00000120\n#define SSC_PDC_PTCR_RXTDIS_SIZE\t\t 1\n#define SSC_PDC_PTCR_RXTDIS_OFFSET\t\t 1\n#define SSC_PDC_PTCR_RXTEN_SIZE\t\t\t 1\n#define SSC_PDC_PTCR_RXTEN_OFFSET\t\t 0\n#define SSC_PDC_PTCR_TXTDIS_SIZE\t\t 1\n#define SSC_PDC_PTCR_TXTDIS_OFFSET\t\t 9\n#define SSC_PDC_PTCR_TXTEN_SIZE\t\t\t 1\n#define SSC_PDC_PTCR_TXTEN_OFFSET\t\t 8\n\n \n#define SSC_PDC_PTSR\t\t\t0x00000124\n#define SSC_PDC_PTSR_RXTEN_SIZE\t\t\t 1\n#define SSC_PDC_PTSR_RXTEN_OFFSET\t\t 0\n#define SSC_PDC_PTSR_TXTEN_SIZE\t\t\t 1\n#define SSC_PDC_PTSR_TXTEN_OFFSET\t\t 8\n\n \n#define SSC_BIT(name)\t\t\t\t\t\\\n\t(1 << SSC_##name##_OFFSET)\n#define SSC_BF(name, value)\t\t\t\t\\\n\t(((value) & ((1 << SSC_##name##_SIZE) - 1))\t\\\n\t << SSC_##name##_OFFSET)\n#define SSC_BFEXT(name, value)\t\t\t\t\\\n\t(((value) >> SSC_##name##_OFFSET)\t\t\\\n\t & ((1 << SSC_##name##_SIZE) - 1))\n#define SSC_BFINS(name, value, old)\t\t\t\\\n\t(((old) & ~(((1 << SSC_##name##_SIZE) - 1)\t\\\n\t<< SSC_##name##_OFFSET)) | SSC_BF(name, value))\n\n \n#define ssc_readl(base, reg)\t\t__raw_readl(base + SSC_##reg)\n#define ssc_writel(base, reg, value)\t__raw_writel((value), base + SSC_##reg)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}