TimeQuest Timing Analyzer report for test
Fri Sep 20 15:29:43 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 0C Model Metastability Report
 30. Fast 1200mV 0C Model Setup Summary
 31. Fast 1200mV 0C Model Hold Summary
 32. Fast 1200mV 0C Model Recovery Summary
 33. Fast 1200mV 0C Model Removal Summary
 34. Fast 1200mV 0C Model Minimum Pulse Width Summary
 35. Fast 1200mV 0C Model Setup: 'clk'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast 1200mV 0C Model Metastability Report
 41. Multicorner Timing Analysis Summary
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Board Trace Model Assignments
 45. Input Transition Times
 46. Signal Integrity Metrics (Slow 1200mv 0c Model)
 47. Signal Integrity Metrics (Slow 1200mv 85c Model)
 48. Signal Integrity Metrics (Fast 1200mv 0c Model)
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; test                                                               ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 449.44 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -1.225 ; -8.695             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.430 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -18.097                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.225 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.145      ;
; -1.191 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.111      ;
; -1.161 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.081      ;
; -1.095 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.015      ;
; -1.080 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.000      ;
; -1.079 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.999      ;
; -1.046 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.966      ;
; -1.045 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.965      ;
; -1.043 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.176     ; 1.915      ;
; -1.016 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.936      ;
; -1.015 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.935      ;
; -0.955 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; -0.101     ; 1.855      ;
; -0.951 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.871      ;
; -0.949 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.869      ;
; -0.934 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.854      ;
; -0.933 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.853      ;
; -0.931 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.851      ;
; -0.894 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 2.291      ;
; -0.860 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 2.257      ;
; -0.830 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 2.227      ;
; -0.791 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.176     ; 1.663      ;
; -0.764 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 2.161      ;
; -0.749 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 2.146      ;
; -0.715 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 2.112      ;
; -0.685 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 2.082      ;
; -0.620 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 2.017      ;
; -0.600 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 1.997      ;
; -0.573 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 1.970      ;
; -0.543 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 1.940      ;
; -0.541 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.321      ; 1.910      ;
; -0.500 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.321      ; 1.869      ;
; -0.482 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.396      ; 1.879      ;
; -0.387 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; -0.101     ; 1.287      ;
; -0.375 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.295      ;
; -0.366 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.286      ;
; -0.364 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.284      ;
; -0.351 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.271      ;
; -0.348 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.268      ;
; -0.347 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 1.000        ; -0.081     ; 1.267      ;
; -0.301 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.321      ; 1.670      ;
; -0.021 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; -0.101     ; 0.921      ;
; 0.070  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.321      ; 1.299      ;
; 0.139  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.321      ; 1.230      ;
; 0.142  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.321      ; 1.227      ;
+--------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.165      ;
; 0.449 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.184      ;
; 0.489 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.101      ; 0.802      ;
; 0.511 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.246      ;
; 0.621 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.411      ;
; 0.638 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.428      ;
; 0.747 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.101      ; 1.060      ;
; 0.752 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.542      ;
; 0.760 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.550      ;
; 0.762 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.559      ;
; 0.779 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.569      ;
; 0.788 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.081      ;
; 0.830 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.565      ;
; 0.891 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.681      ;
; 0.900 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.690      ;
; 0.910 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.700      ;
; 0.918 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.708      ;
; 0.996 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.731      ;
; 1.022 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.757      ;
; 1.031 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.821      ;
; 1.049 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.578      ; 1.839      ;
; 1.108 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.101      ; 1.421      ;
; 1.117 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.126 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.135 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.248 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.257 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.550      ;
; 1.266 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.560      ;
; 1.275 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.568      ;
; 1.305 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.004      ; 1.563      ;
; 1.388 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.681      ;
; 1.406 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.699      ;
; 1.495 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.004      ; 1.753      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; 0.166  ; 0.401        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; 0.345  ; 0.580        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                     ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                       ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                   ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                     ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                       ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; output[*]  ; clk        ; 11.083 ; 10.847 ; Rise       ; clk             ;
;  output[0] ; clk        ; 10.771 ; 10.591 ; Rise       ; clk             ;
;  output[1] ; clk        ; 10.346 ; 10.198 ; Rise       ; clk             ;
;  output[2] ; clk        ; 10.785 ; 10.606 ; Rise       ; clk             ;
;  output[3] ; clk        ; 10.739 ; 10.558 ; Rise       ; clk             ;
;  output[4] ; clk        ; 11.083 ; 10.847 ; Rise       ; clk             ;
;  output[5] ; clk        ; 10.568 ; 10.380 ; Rise       ; clk             ;
;  output[6] ; clk        ; 10.763 ; 10.577 ; Rise       ; clk             ;
;  output[7] ; clk        ; 10.549 ; 10.362 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; output[*]  ; clk        ; 9.982  ; 9.838  ; Rise       ; clk             ;
;  output[0] ; clk        ; 10.390 ; 10.215 ; Rise       ; clk             ;
;  output[1] ; clk        ; 9.982  ; 9.838  ; Rise       ; clk             ;
;  output[2] ; clk        ; 10.404 ; 10.230 ; Rise       ; clk             ;
;  output[3] ; clk        ; 10.359 ; 10.183 ; Rise       ; clk             ;
;  output[4] ; clk        ; 10.689 ; 10.460 ; Rise       ; clk             ;
;  output[5] ; clk        ; 10.195 ; 10.013 ; Rise       ; clk             ;
;  output[6] ; clk        ; 10.381 ; 10.201 ; Rise       ; clk             ;
;  output[7] ; clk        ; 10.177 ; 9.995  ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 496.77 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.013 ; -7.106            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.412 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -18.097                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.013 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.943      ;
; -0.990 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.182     ; 1.847      ;
; -0.963 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.893      ;
; -0.924 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.854      ;
; -0.888 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.818      ;
; -0.887 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.817      ;
; -0.876 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.806      ;
; -0.837 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.767      ;
; -0.837 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.767      ;
; -0.798 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.728      ;
; -0.798 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.728      ;
; -0.783 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; -0.092     ; 1.693      ;
; -0.762 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.692      ;
; -0.761 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.691      ;
; -0.758 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.688      ;
; -0.751 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.681      ;
; -0.750 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.680      ;
; -0.730 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.182     ; 1.587      ;
; -0.692 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 2.069      ;
; -0.642 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 2.019      ;
; -0.603 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.980      ;
; -0.567 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.944      ;
; -0.555 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.932      ;
; -0.518 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 1.842      ;
; -0.516 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.893      ;
; -0.477 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.854      ;
; -0.468 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 1.792      ;
; -0.437 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.814      ;
; -0.430 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.807      ;
; -0.395 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.772      ;
; -0.356 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.733      ;
; -0.312 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.375      ; 1.689      ;
; -0.268 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 1.592      ;
; -0.252 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; -0.092     ; 1.162      ;
; -0.239 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.169      ;
; -0.231 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.161      ;
; -0.230 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.160      ;
; -0.219 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.149      ;
; -0.216 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.146      ;
; -0.216 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 1.000        ; -0.072     ; 1.146      ;
; 0.073  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; -0.092     ; 0.837      ;
; 0.078  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 1.246      ;
; 0.148  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 1.176      ;
; 0.149  ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.285      ; 1.175      ;
+--------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.068      ;
; 0.430 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.086      ;
; 0.450 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.092      ; 0.737      ;
; 0.482 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.138      ;
; 0.567 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.301      ;
; 0.576 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.310      ;
; 0.662 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.396      ;
; 0.683 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.417      ;
; 0.684 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.418      ;
; 0.693 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.092      ; 0.980      ;
; 0.701 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.435      ;
; 0.706 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.735 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.002      ;
; 0.770 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.426      ;
; 0.777 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.511      ;
; 0.805 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.539      ;
; 0.807 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.541      ;
; 0.822 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.556      ;
; 0.899 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.633      ;
; 0.901 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.557      ;
; 0.928 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.539      ; 1.662      ;
; 0.933 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.589      ;
; 1.011 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.298      ;
; 1.028 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.045 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.122 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.150 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.419      ;
; 1.167 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.434      ;
; 1.216 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.021     ; 1.425      ;
; 1.244 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.511      ;
; 1.273 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.540      ;
; 1.378 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.021     ; 1.587      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; 0.170  ; 0.400        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                   ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                     ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                       ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                     ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                       ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+------------+------------+--------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+--------+-------+------------+-----------------+
; output[*]  ; clk        ; 10.107 ; 9.795 ; Rise       ; clk             ;
;  output[0] ; clk        ; 9.804  ; 9.569 ; Rise       ; clk             ;
;  output[1] ; clk        ; 9.402  ; 9.215 ; Rise       ; clk             ;
;  output[2] ; clk        ; 9.814  ; 9.584 ; Rise       ; clk             ;
;  output[3] ; clk        ; 9.772  ; 9.540 ; Rise       ; clk             ;
;  output[4] ; clk        ; 10.107 ; 9.795 ; Rise       ; clk             ;
;  output[5] ; clk        ; 9.624  ; 9.374 ; Rise       ; clk             ;
;  output[6] ; clk        ; 9.801  ; 9.554 ; Rise       ; clk             ;
;  output[7] ; clk        ; 9.608  ; 9.355 ; Rise       ; clk             ;
+------------+------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; output[*]  ; clk        ; 9.052 ; 8.871 ; Rise       ; clk             ;
;  output[0] ; clk        ; 9.438 ; 9.210 ; Rise       ; clk             ;
;  output[1] ; clk        ; 9.052 ; 8.871 ; Rise       ; clk             ;
;  output[2] ; clk        ; 9.447 ; 9.225 ; Rise       ; clk             ;
;  output[3] ; clk        ; 9.407 ; 9.183 ; Rise       ; clk             ;
;  output[4] ; clk        ; 9.728 ; 9.427 ; Rise       ; clk             ;
;  output[5] ; clk        ; 9.264 ; 9.023 ; Rise       ; clk             ;
;  output[6] ; clk        ; 9.433 ; 9.195 ; Rise       ; clk             ;
;  output[7] ; clk        ; 9.249 ; 9.005 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.046 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.151 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -12.693                         ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.046 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.905      ;
; 0.050 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.901      ;
; 0.057 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.894      ;
; 0.078 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.056     ; 0.875      ;
; 0.095 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.856      ;
; 0.114 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.837      ;
; 0.114 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.837      ;
; 0.118 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.833      ;
; 0.118 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.833      ;
; 0.125 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.826      ;
; 0.125 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.826      ;
; 0.163 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.788      ;
; 0.163 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.788      ;
; 0.170 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.973      ;
; 0.173 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.056     ; 0.780      ;
; 0.174 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.969      ;
; 0.181 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.962      ;
; 0.184 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; -0.045     ; 0.758      ;
; 0.193 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.758      ;
; 0.193 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.758      ;
; 0.193 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.758      ;
; 0.219 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.924      ;
; 0.238 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.905      ;
; 0.242 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.901      ;
; 0.249 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.894      ;
; 0.278 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 0.876      ;
; 0.287 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.856      ;
; 0.302 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.841      ;
; 0.306 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.837      ;
; 0.317 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.826      ;
; 0.319 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 0.835      ;
; 0.356 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; 0.156      ; 0.787      ;
; 0.373 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 0.781      ;
; 0.389 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 1.000        ; -0.045     ; 0.553      ;
; 0.399 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.552      ;
; 0.399 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.552      ;
; 0.399 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.552      ;
; 0.407 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.544      ;
; 0.410 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.541      ;
; 0.410 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 1.000        ; -0.036     ; 0.541      ;
; 0.551 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 0.603      ;
; 0.558 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 1.000        ; -0.045     ; 0.384      ;
; 0.580 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 0.574      ;
; 0.592 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.145      ; 0.562      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.481      ;
; 0.154 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.484      ;
; 0.176 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.506      ;
; 0.196 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.325      ;
; 0.254 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.575      ;
; 0.266 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.587      ;
; 0.298 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.305 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.317 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.638      ;
; 0.318 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.640      ;
; 0.329 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.650      ;
; 0.330 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.660      ;
; 0.334 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.655      ;
; 0.382 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.703      ;
; 0.385 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.715      ;
; 0.385 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.706      ;
; 0.397 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.718      ;
; 0.399 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.720      ;
; 0.413 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.743      ;
; 0.448 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.769      ;
; 0.454 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.585      ;
; 0.462 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.783      ;
; 0.464 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.517 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.658      ;
; 0.520 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.531 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.654      ;
; 0.583 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.703      ;
; 0.597 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0] ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.717      ;
; 0.607 ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7] ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.745      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                   ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                     ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                   ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[0]                     ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[1]                     ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[2]                     ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[3]                     ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[4]                     ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[5]                     ;
; 0.664  ; 0.894        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_g201:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.685  ; 0.901        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[6]                     ;
; 0.685  ; 0.901        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:inst|lpm_counter:LPM_COUNTER_component|cntr_eph:auto_generated|counter_reg_bit[7]                     ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                     ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                   ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; output[*]  ; clk        ; 4.797 ; 4.857 ; Rise       ; clk             ;
;  output[0] ; clk        ; 4.679 ; 4.727 ; Rise       ; clk             ;
;  output[1] ; clk        ; 4.498 ; 4.521 ; Rise       ; clk             ;
;  output[2] ; clk        ; 4.690 ; 4.743 ; Rise       ; clk             ;
;  output[3] ; clk        ; 4.658 ; 4.708 ; Rise       ; clk             ;
;  output[4] ; clk        ; 4.797 ; 4.857 ; Rise       ; clk             ;
;  output[5] ; clk        ; 4.575 ; 4.606 ; Rise       ; clk             ;
;  output[6] ; clk        ; 4.660 ; 4.710 ; Rise       ; clk             ;
;  output[7] ; clk        ; 4.566 ; 4.597 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; output[*]  ; clk        ; 4.301 ; 4.323 ; Rise       ; clk             ;
;  output[0] ; clk        ; 4.474 ; 4.521 ; Rise       ; clk             ;
;  output[1] ; clk        ; 4.301 ; 4.323 ; Rise       ; clk             ;
;  output[2] ; clk        ; 4.486 ; 4.537 ; Rise       ; clk             ;
;  output[3] ; clk        ; 4.455 ; 4.503 ; Rise       ; clk             ;
;  output[4] ; clk        ; 4.588 ; 4.646 ; Rise       ; clk             ;
;  output[5] ; clk        ; 4.375 ; 4.405 ; Rise       ; clk             ;
;  output[6] ; clk        ; 4.456 ; 4.504 ; Rise       ; clk             ;
;  output[7] ; clk        ; 4.366 ; 4.396 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.225 ; 0.151 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -1.225 ; 0.151 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -8.695 ; 0.0   ; 0.0      ; 0.0     ; -18.097             ;
;  clk             ; -8.695 ; 0.000 ; N/A      ; N/A     ; -18.097             ;
+------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; output[*]  ; clk        ; 11.083 ; 10.847 ; Rise       ; clk             ;
;  output[0] ; clk        ; 10.771 ; 10.591 ; Rise       ; clk             ;
;  output[1] ; clk        ; 10.346 ; 10.198 ; Rise       ; clk             ;
;  output[2] ; clk        ; 10.785 ; 10.606 ; Rise       ; clk             ;
;  output[3] ; clk        ; 10.739 ; 10.558 ; Rise       ; clk             ;
;  output[4] ; clk        ; 11.083 ; 10.847 ; Rise       ; clk             ;
;  output[5] ; clk        ; 10.568 ; 10.380 ; Rise       ; clk             ;
;  output[6] ; clk        ; 10.763 ; 10.577 ; Rise       ; clk             ;
;  output[7] ; clk        ; 10.549 ; 10.362 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; output[*]  ; clk        ; 4.301 ; 4.323 ; Rise       ; clk             ;
;  output[0] ; clk        ; 4.474 ; 4.521 ; Rise       ; clk             ;
;  output[1] ; clk        ; 4.301 ; 4.323 ; Rise       ; clk             ;
;  output[2] ; clk        ; 4.486 ; 4.537 ; Rise       ; clk             ;
;  output[3] ; clk        ; 4.455 ; 4.503 ; Rise       ; clk             ;
;  output[4] ; clk        ; 4.588 ; 4.646 ; Rise       ; clk             ;
;  output[5] ; clk        ; 4.375 ; 4.405 ; Rise       ; clk             ;
;  output[6] ; clk        ; 4.456 ; 4.504 ; Rise       ; clk             ;
;  output[7] ; clk        ; 4.366 ; 4.396 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; output[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 44       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 44       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Sep 20 15:29:41 2024
Info: Command: quartus_sta test -c test
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.225        -8.695 clk 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.430         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -18.097 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.013        -7.106 clk 
Info (332146): Worst-case hold slack is 0.412
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.412         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -18.097 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.046         0.000 clk 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.151         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -12.693 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Fri Sep 20 15:29:43 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


