Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 21 16:25:48 2022
| Host         : Taka-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: t1/contador_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: t1/contador_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.546        0.000                      0                  261        0.067        0.000                      0                  261        4.020        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.546        0.000                      0                  261        0.067        0.000                      0                  261        4.020        0.000                       0                   206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/temp_diez_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 1.726ns (32.481%)  route 3.588ns (67.519%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          1.203     9.884    u1/temp_diez[3]_i_2_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124    10.008 r  u1/temp_diez[1]_i_1/O
                         net (fo=2, routed)           0.632    10.640    u1/temp_diez[1]_i_1_n_0
    SLICE_X5Y96          FDRE                                         r  u1/temp_diez_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603    15.026    u1/clk_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  u1/temp_diez_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)       -0.081    15.185    u1/temp_diez_reg[1]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/diez_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.726ns (32.487%)  route 3.587ns (67.513%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          1.203     9.884    u1/temp_diez[3]_i_2_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124    10.008 r  u1/temp_diez[1]_i_1/O
                         net (fo=2, routed)           0.631    10.639    u1/temp_diez[1]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  u1/diez_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603    15.026    u1/clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  u1/diez_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.067    15.199    u1/diez_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/diez_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.726ns (33.013%)  route 3.502ns (66.987%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          1.360    10.040    u1/temp_diez[3]_i_2_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124    10.164 r  u1/temp_diez[3]_i_1/O
                         net (fo=2, routed)           0.390    10.554    u1/temp_diez[3]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  u1/diez_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603    15.026    u1/clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  u1/diez_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.061    15.205    u1/diez_reg[3]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/mil_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.726ns (33.739%)  route 3.390ns (66.261%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          1.013     9.694    u1/temp_diez[3]_i_2_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u1/temp_mil[1]_i_1/O
                         net (fo=2, routed)           0.624    10.441    u1/temp_mil[1]_i_1_n_0
    SLICE_X2Y96          FDRE                                         r  u1/mil_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.605    15.028    u1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  u1/mil_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)       -0.031    15.220    u1/mil_reg[1]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/uno_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.726ns (33.850%)  route 3.373ns (66.150%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          0.965     9.645    u1/temp_diez[3]_i_2_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.769 r  u1/temp_uno[3]_i_1/O
                         net (fo=2, routed)           0.655    10.425    u1/temp_uno[3]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  u1/uno_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603    15.026    u1/clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  u1/uno_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.062    15.204    u1/uno_reg[3]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/mil_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.726ns (33.960%)  route 3.356ns (66.040%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          1.023     9.704    u1/temp_diez[3]_i_2_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u1/temp_mil[2]_i_1/O
                         net (fo=2, routed)           0.580    10.408    u1/temp_mil[2]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  u1/mil_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.605    15.028    u1/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  u1/mil_reg[2]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)       -0.061    15.190    u1/mil_reg[2]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/temp_diez_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.726ns (34.253%)  route 3.313ns (65.747%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          1.360    10.040    u1/temp_diez[3]_i_2_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124    10.164 r  u1/temp_diez[3]_i_1/O
                         net (fo=2, routed)           0.200    10.365    u1/temp_diez[3]_i_1_n_0
    SLICE_X5Y96          FDRE                                         r  u1/temp_diez_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603    15.026    u1/clk_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  u1/temp_diez_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)       -0.058    15.208    u1/temp_diez_reg[3]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/uno_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.726ns (34.745%)  route 3.242ns (65.255%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          0.994     9.674    u1/temp_diez[3]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  u1/temp_uno[0]_i_1/O
                         net (fo=2, routed)           0.495    10.293    u1/temp_uno[0]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  u1/uno_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.604    15.027    u1/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  u1/uno_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)       -0.067    15.183    u1/uno_reg[0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/temp_uno_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.726ns (34.690%)  route 3.249ns (65.310%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          0.965     9.645    u1/temp_diez[3]_i_2_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.124     9.769 r  u1/temp_uno[3]_i_1/O
                         net (fo=2, routed)           0.532    10.301    u1/temp_uno[3]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  u1/temp_uno_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.604    15.027    u1/clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  u1/temp_uno_reg[3]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)       -0.067    15.200    u1/temp_uno_reg[3]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 k1/prod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/temp_uno_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.726ns (34.616%)  route 3.260ns (65.384%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.723     5.326    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  k1/prod_reg[4]/Q
                         net (fo=3, routed)           0.973     6.755    u1/D[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  u1/i2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.879    u1/i2_carry_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    u1/i2_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.569 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.780     8.349    u1/i2
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.332     8.681 f  u1/temp_diez[3]_i_2/O
                         net (fo=35, routed)          0.994     9.674    u1/temp_diez[3]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  u1/temp_uno[0]_i_1/O
                         net (fo=2, routed)           0.514    10.312    u1/temp_uno[0]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  u1/temp_uno_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.602    15.025    u1/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  u1/temp_uno_reg[0]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.047    15.218    u1/temp_uno_reg[0]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 v1/n1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.601     1.520    v1/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  v1/n1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  v1/n1_reg[12]/Q
                         net (fo=1, routed)           0.056     1.717    v1/n1_reg_n_0_[12]
    SLICE_X6Y88          SRL16E                                       r  v1/n3_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.872     2.037    v1/clk_IBUF_BUFG
    SLICE_X6Y88          SRL16E                                       r  v1/n3_reg[12]_srl2/CLK
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.650    v1/n3_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 v1/n1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.599     1.518    v1/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  v1/n1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  v1/n1_reg[9]/Q
                         net (fo=1, routed)           0.116     1.776    v1/n1_reg_n_0_[9]
    SLICE_X6Y88          SRL16E                                       r  v1/n3_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.872     2.037    v1/clk_IBUF_BUFG
    SLICE_X6Y88          SRL16E                                       r  v1/n3_reg[9]_srl2/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.645    v1/n3_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 a1/salida_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/M_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.602     1.521    a1/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  a1/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  a1/salida_reg[0]/Q
                         net (fo=1, routed)           0.099     1.762    k1/D[0]
    SLICE_X1Y88          FDRE                                         r  k1/M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.875     2.040    k1/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  k1/M_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.070     1.607    k1/M_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 v1/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.429%)  route 0.217ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.599     1.518    v1/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  v1/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  v1/n1_reg[15]/Q
                         net (fo=1, routed)           0.217     1.876    v1/n1_reg_n_0_[15]
    SLICE_X6Y88          SRL16E                                       r  v1/n3_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.872     2.037    v1/clk_IBUF_BUFG
    SLICE_X6Y88          SRL16E                                       r  v1/n3_reg[15]_srl2/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.719    v1/n3_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 v1/n1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.602     1.521    v1/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  v1/n1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  v1/n1_reg[7]/Q
                         net (fo=1, routed)           0.221     1.884    v1/n1_reg_n_0_[7]
    SLICE_X2Y90          SRL16E                                       r  v1/n3_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.876     2.041    v1/clk_IBUF_BUFG
    SLICE_X2Y90          SRL16E                                       r  v1/n3_reg[7]_srl2/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.721    v1/n3_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u1/temp_cien_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cien_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.604     1.523    u1/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  u1/temp_cien_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u1/temp_cien_reg[2]/Q
                         net (fo=5, routed)           0.111     1.776    u1/temp_cien_reg_n_0_[2]
    SLICE_X2Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  u1/temp_cien[3]_i_1/O
                         net (fo=2, routed)           0.000     1.821    u1/temp_cien[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  u1/cien_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.877     2.042    u1/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  u1/cien_reg[3]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120     1.656    u1/cien_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 k1/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/entrada_inicial_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.602     1.521    k1/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  k1/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  k1/prod_reg[8]/Q
                         net (fo=3, routed)           0.112     1.775    u1/D[8]
    SLICE_X6Y91          FDRE                                         r  u1/entrada_inicial_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.873     2.038    u1/clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  u1/entrada_inicial_reg[8]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.063     1.600    u1/entrada_inicial_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 k1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/prod_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.601     1.520    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  k1/Q_reg[1]/Q
                         net (fo=2, routed)           0.121     1.782    k1/Q_reg[7]_0[0]
    SLICE_X5Y90          FDRE                                         r  k1/prod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.873     2.038    k1/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  k1/prod_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.070     1.607    k1/prod_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 k1/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/prod_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.601     1.520    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  k1/Q_reg[3]/Q
                         net (fo=2, routed)           0.123     1.784    k1/Q_reg[7]_0[2]
    SLICE_X5Y90          FDRE                                         r  k1/prod_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.873     2.038    k1/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  k1/prod_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.070     1.607    k1/prod_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 k1/prod_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/entrada_inicial_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.602     1.521    k1/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  k1/prod_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  k1/prod_reg[5]/Q
                         net (fo=3, routed)           0.113     1.776    u1/D[5]
    SLICE_X6Y91          FDRE                                         r  u1/entrada_inicial_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.873     2.038    u1/clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  u1/entrada_inicial_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.052     1.589    u1/entrada_inicial_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y89     a1/salida_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y89     k1/A_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y89     k1/A_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y89     k1/A_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y91     k1/A_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y91     k1/A_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y91     k1/A_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y91     k1/A_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y92     k1/A_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     v1/n3_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y88     v1/n3_reg[14]_srl2/CLK



