Active-HDL 13.0.375.8320 2022-10-21 23:55:15

Elaboration top modules:
Architecture                  half_adder(half_adder)


------------------------------------------------------------------------------------------------
Entity     | Architecture | Library    | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
half_adder | half_adder   | half_adder |      | 13.0.375.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package              | Library    | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
standard                  | std        |      |                           | <unavailable>
TEXTIO                    | std        |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164            | ieee       |      | 13.0.375.8320 (Windows64) |  -2008
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                   | Comment
------------------------------------------------------------------------------------------------
half_adder                | None
ieee                      | Standard IEEE packages library
std                       | Standard VHDL library
------------------------------------------------------------------------------------------------
