$date
	Wed Sep 20 15:30:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_ff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qn $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
0#
0"
1!
$end
#5
1#
#10
0#
1%
#15
x!
x"
1#
#20
0#
1$
#25
0!
1"
1#
#30
0#
0$
#35
1!
0"
1#
#40
0#
1$
#45
0!
1"
1#
#50
0#
0$
#55
1!
0"
1#
#60
0#
1$
#65
0!
1"
1#
#70
0#
0$
#75
1!
0"
1#
#80
0#
1$
#85
0!
1"
1#
#90
0#
0$
#95
1!
0"
1#
#100
0#
1$
