Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : qr_decode
Version: R-2020.09-SP5
Date   : Wed Nov 17 14:38:08 2021
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
qr_decode              70000             saed32hvt_ss0p95v125c
detect_rotation        8000              saed32hvt_ss0p95v125c
log_mydesign_17        8000              saed32hvt_ss0p95v125c
antilog_mydesign_22    8000              saed32hvt_ss0p95v125c
add_gf_mydesign_2      ForQA             saed32hvt_ss0p95v125c
add_gf_mydesign_1      ForQA             saed32hvt_ss0p95v125c
add_gf_mydesign_0      ForQA             saed32hvt_ss0p95v125c
antilog_mydesign_21    8000              saed32hvt_ss0p95v125c
antilog_mydesign_20    8000              saed32hvt_ss0p95v125c
antilog_mydesign_19    8000              saed32hvt_ss0p95v125c
antilog_mydesign_18    8000              saed32hvt_ss0p95v125c
error_position         8000              saed32hvt_ss0p95v125c
antilog_mydesign_17    8000              saed32hvt_ss0p95v125c
systolic               35000             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_79
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_78
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_77
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_76
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_75
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_74
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_73
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_72
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_71
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_70
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_69
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_68
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_67
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_66
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_65
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_64
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_63
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_62
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_61
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_60
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_59
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_58
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_57
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_56
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_55
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_54
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_53
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_52
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_51
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_50
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_49
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_48
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_47
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_46
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_45
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_44
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_43
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_42
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_41
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_40
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_39
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_38
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_37
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_36
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_35
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_34
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_33
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_32
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_31
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_30
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_29
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_28
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_27
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_detect_rotation_mydesign_0_1
                       ForQA             saed32hvt_ss0p95v125c
antilog_mydesign_16    8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_error_position_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
circle_mydesign_3      8000              saed32hvt_ss0p95v125c
rect_mydesign_9        8000              saed32hvt_ss0p95v125c
rect_mydesign_8        8000              saed32hvt_ss0p95v125c
rect_mydesign_7        8000              saed32hvt_ss0p95v125c
rect_mydesign_6        8000              saed32hvt_ss0p95v125c
circle_mydesign_2      8000              saed32hvt_ss0p95v125c
rect_mydesign_5        8000              saed32hvt_ss0p95v125c
rect_mydesign_4        8000              saed32hvt_ss0p95v125c
rect_mydesign_3        8000              saed32hvt_ss0p95v125c
circle_mydesign_1      8000              saed32hvt_ss0p95v125c
rect_mydesign_2        8000              saed32hvt_ss0p95v125c
rect_mydesign_1        8000              saed32hvt_ss0p95v125c
circle_mydesign_0      8000              saed32hvt_ss0p95v125c
rect_mydesign_0        8000              saed32hvt_ss0p95v125c
log_mydesign_16        8000              saed32hvt_ss0p95v125c
antilog_mydesign_15    8000              saed32hvt_ss0p95v125c
log_mydesign_15        8000              saed32hvt_ss0p95v125c
antilog_mydesign_14    8000              saed32hvt_ss0p95v125c
antilog_mydesign_13    8000              saed32hvt_ss0p95v125c
log_mydesign_14        8000              saed32hvt_ss0p95v125c
antilog_mydesign_12    8000              saed32hvt_ss0p95v125c
antilog_mydesign_11    8000              saed32hvt_ss0p95v125c
antilog_mydesign_10    8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_systolic_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
log_mydesign_13        8000              saed32hvt_ss0p95v125c
log_mydesign_12        8000              saed32hvt_ss0p95v125c
antilog_mydesign_9     8000              saed32hvt_ss0p95v125c
log_mydesign_11        8000              saed32hvt_ss0p95v125c
antilog_mydesign_8     8000              saed32hvt_ss0p95v125c
log_mydesign_10        8000              saed32hvt_ss0p95v125c
antilog_mydesign_7     8000              saed32hvt_ss0p95v125c
log_mydesign_9         8000              saed32hvt_ss0p95v125c
antilog_mydesign_6     8000              saed32hvt_ss0p95v125c
log_mydesign_8         8000              saed32hvt_ss0p95v125c
log_mydesign_7         8000              saed32hvt_ss0p95v125c
antilog_mydesign_5     8000              saed32hvt_ss0p95v125c
log_mydesign_6         8000              saed32hvt_ss0p95v125c
antilog_mydesign_4     8000              saed32hvt_ss0p95v125c
log_mydesign_5         8000              saed32hvt_ss0p95v125c
antilog_mydesign_3     8000              saed32hvt_ss0p95v125c
log_mydesign_4         8000              saed32hvt_ss0p95v125c
log_mydesign_3         8000              saed32hvt_ss0p95v125c
antilog_mydesign_2     8000              saed32hvt_ss0p95v125c
log_mydesign_2         8000              saed32hvt_ss0p95v125c
antilog_mydesign_1     8000              saed32hvt_ss0p95v125c
log_mydesign_1         8000              saed32hvt_ss0p95v125c
log_mydesign_0         8000              saed32hvt_ss0p95v125c
antilog_mydesign_0     8000              saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
qr_decode                                23.089  802.077 6.46e+08 1.47e+03 100.0
  sys1 (systolic)                         0.608  441.536 3.41e+08  783.600  53.3
    antiu6 (antilog_mydesign_10)          0.000    0.000 4.28e+06    4.279   0.3
    antiu5 (antilog_mydesign_11)          0.000    0.000 4.28e+06    4.279   0.3
    antiu4 (antilog_mydesign_12)          0.000    0.000 4.17e+06    4.174   0.3
    logu3 (log_mydesign_14)               0.000    0.000 6.44e+06    6.437   0.4
    antiu3 (antilog_mydesign_13)       2.99e-02 5.13e-02 4.28e+06    4.359   0.3
    antiu2 (antilog_mydesign_14)       6.76e-03 1.17e-02 4.17e+06    4.193   0.3
    logu2 (log_mydesign_15)            2.07e-02 3.80e-02 6.68e+06    6.737   0.5
    antiu1 (antilog_mydesign_15)          0.000    0.000 4.17e+06    4.174   0.3
    logu1 (log_mydesign_16)               0.000    0.000 6.44e+06    6.437   0.4
    p42 (rect_mydesign_0)              3.32e-02   11.874 1.98e+07   31.674   2.2
      u2 (antilog_mydesign_0)          2.30e-02 3.73e-02 4.50e+06    4.558   0.3
      u1 (log_mydesign_0)              3.45e-03 6.04e-03 6.80e+06    6.813   0.5
    p41 (circle_mydesign_0)            1.20e-02    5.592 9.62e+06   15.226   1.0
      u1 (log_mydesign_1)              5.24e-03 8.79e-03 6.90e+06    6.909   0.5
    p33 (rect_mydesign_1)              4.01e-03   11.822 1.75e+07   29.352   2.0
      u2 (antilog_mydesign_1)             0.000    0.000 4.50e+06    4.498   0.3
      u1 (log_mydesign_2)              2.80e-03 2.77e-03 6.77e+06    6.771   0.5
    p32 (rect_mydesign_2)              4.49e-03   11.823 1.76e+07   29.386   2.0
      u2 (antilog_mydesign_2)             0.000    0.000 4.50e+06    4.498   0.3
      u1 (log_mydesign_3)              3.73e-03 3.70e-03 6.79e+06    6.801   0.5
    p31 (circle_mydesign_1)            1.57e-02    5.600 1.03e+07   15.893   1.1
      u1 (log_mydesign_4)              7.31e-03 6.50e-03 6.85e+06    6.866   0.5
    p24 (rect_mydesign_3)              7.54e-02   12.001 1.76e+07   29.640   2.0
      u2 (antilog_mydesign_3)          2.11e-02 3.39e-02 4.50e+06    4.552   0.3
      u1 (log_mydesign_5)              2.52e-02 4.43e-02 6.80e+06    6.872   0.5
    p23 (rect_mydesign_4)              7.96e-02   12.012 1.75e+07   29.608   2.0
      u2 (antilog_mydesign_4)          2.21e-02 3.68e-02 4.50e+06    4.556   0.3
      u1 (log_mydesign_6)              2.54e-02 4.39e-02 6.83e+06    6.900   0.5
    p22 (rect_mydesign_5)              8.53e-02   12.028 1.76e+07   29.705   2.0
      u2 (antilog_mydesign_5)          2.20e-02 3.59e-02 4.50e+06    4.555   0.3
      u1 (log_mydesign_7)              3.08e-02 4.81e-02 6.82e+06    6.896   0.5
    p21 (circle_mydesign_2)            5.53e-02    5.699 1.01e+07   15.840   1.1
      u1 (log_mydesign_8)              2.99e-02 5.02e-02 6.86e+06    6.939   0.5
    p15 (rect_mydesign_6)              3.17e-02   11.876 1.77e+07   29.573   2.0
      u2 (antilog_mydesign_6)          2.22e-02 3.53e-02 4.50e+06    4.555   0.3
      u1 (log_mydesign_9)                 0.000    0.000 6.77e+06    6.766   0.5
    p14 (rect_mydesign_7)              3.16e-02   11.877 1.76e+07   29.492   2.0
      u2 (antilog_mydesign_7)          2.18e-02 3.49e-02 4.46e+06    4.515   0.3
      u1 (log_mydesign_10)                0.000    0.000 6.77e+06    6.766   0.5
    p13 (rect_mydesign_8)              3.38e-02   11.881 1.77e+07   29.654   2.0
      u2 (antilog_mydesign_8)          2.41e-02 4.08e-02 4.49e+06    4.559   0.3
      u1 (log_mydesign_11)                0.000    0.000 6.77e+06    6.766   0.5
    p12 (rect_mydesign_9)              3.07e-02   11.875 1.78e+07   29.688   2.0
      u2 (antilog_mydesign_9)          2.38e-02 4.05e-02 4.56e+06    4.628   0.3
      u1 (log_mydesign_12)                0.000    0.000 6.77e+06    6.766   0.5
    p11 (circle_mydesign_3)            2.33e-03    5.568 9.98e+06   15.555   1.1
      u1 (log_mydesign_13)                0.000    0.000 6.77e+06    6.766   0.5
  aaa (antilog_mydesign_17)               0.000    0.000 4.71e+06    4.714   0.3
  epu1 (error_position)                   1.626   22.077 2.32e+07   46.922   3.2
    anti1 (antilog_mydesign_16)        5.93e-02    0.101 4.50e+06    4.655   0.3
  aa4 (antilog_mydesign_18)               0.000    0.000 4.51e+06    4.511   0.3
  aa3 (antilog_mydesign_19)               0.000    0.000 4.51e+06    4.511   0.3
  aa2 (antilog_mydesign_20)               0.000    0.000 4.51e+06    4.511   0.3
  aa1 (antilog_mydesign_21)               0.000    0.000 4.51e+06    4.511   0.3
  add_u1 (add_gf_mydesign_0)           2.07e-04 3.56e-04 1.25e+06    1.255   0.1
  ssu2 (add_gf_mydesign_1)             5.89e-02 7.63e-02 7.49e+05    0.884   0.1
  ssu1 (add_gf_mydesign_2)             3.21e-02 4.62e-02 6.53e+05    0.731   0.0
  u3 (antilog_mydesign_22)                0.000    0.000 4.50e+06    4.498   0.3
  u2 (log_mydesign_17)                    0.000    0.000 6.77e+06    6.766   0.5
  u1 (detect_rotation)                    3.742   63.235 2.34e+07   90.379   6.1
1
