<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="input.vc" language="1800-2017"/>
    <file id="d" filename="t/t_constraint_xml.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="d" filename="t/t_constraint_xml.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell loc="d,53,8,53,9" name="t" submodname="t" hier="t"/>
  </cells>
  <netlist>
    <module loc="d,53,8,53,9" name="t" origName="t">
      <var loc="d,55,11,55,12" name="p" dtype_id="1" vartype="Packet" origName="p"/>
      <initial loc="d,57,4,57,11">
        <begin loc="d,57,12,57,17">
          <display loc="d,59,7,59,13" displaytype="$write">
            <sformatf loc="d,59,7,59,13" name="*-* All Finished *-*&#10;" dtype_id="2"/>
          </display>
          <finish loc="d,60,7,60,14"/>
        </begin>
      </initial>
    </module>
    <package loc="a,0,0,0,0" name="$unit" origName="__024unit">
      <class loc="d,7,1,7,6" name="Packet" origName="Packet">
        <var loc="d,8,13,8,19" name="header" dtype_id="3" vartype="int" origName="header"/>
        <var loc="d,9,13,9,19" name="length" dtype_id="3" vartype="int" origName="length"/>
        <var loc="d,10,13,10,22" name="sublength" dtype_id="3" vartype="int" origName="sublength"/>
        <var loc="d,11,13,11,17" name="if_4" dtype_id="4" vartype="bit" origName="if_4"/>
        <var loc="d,12,13,12,20" name="iff_5_6" dtype_id="4" vartype="bit" origName="iff_5_6"/>
        <var loc="d,14,13,14,18" name="array" dtype_id="5" vartype="" origName="array"/>
        <func loc="d,7,1,7,6" name="new" dtype_id="6">
          <stmtexpr loc="d,16,15,16,20">
            <taskref loc="d,16,15,16,20" name="empty_setup_constraint" dtype_id="6"/>
          </stmtexpr>
          <stmtexpr loc="d,18,15,18,19">
            <taskref loc="d,18,15,18,19" name="size_setup_constraint" dtype_id="6"/>
          </stmtexpr>
          <stmtexpr loc="d,25,15,25,18">
            <taskref loc="d,25,15,25,18" name="ifs_setup_constraint" dtype_id="6"/>
          </stmtexpr>
          <stmtexpr loc="d,36,15,36,23">
            <taskref loc="d,36,15,36,23" name="arr_uniq_setup_constraint" dtype_id="6"/>
          </stmtexpr>
          <stmtexpr loc="d,43,15,43,20">
            <taskref loc="d,43,15,43,20" name="order_setup_constraint" dtype_id="6"/>
          </stmtexpr>
          <stmtexpr loc="d,45,15,45,18">
            <taskref loc="d,45,15,45,18" name="dis_setup_constraint" dtype_id="6"/>
          </stmtexpr>
        </func>
        <task loc="d,7,1,7,6" name="empty_setup_constraint"/>
        <var loc="d,16,15,16,20" name="constraint" dtype_id="7" vartype="crave::Generator" origName="constraint"/>
        <task loc="d,7,1,7,6" name="size_setup_constraint">
          <stmtexpr loc="d,19,18,19,20">
            <cmethodhard loc="d,19,18,19,20" name="hard" dtype_id="6">
              <varref loc="d,19,18,19,20" name="constraint" dtype_id="7"/>
              <logand loc="d,19,18,19,20" dtype_id="8">
                <lts loc="d,19,14,19,15" dtype_id="8">
                  <const loc="d,19,16,19,17" name="32&apos;sh0" dtype_id="9"/>
                  <cmethodhard loc="d,19,7,19,13" name="write_var" dtype_id="3">
                    <varref loc="d,19,7,19,13" name="constraint" dtype_id="7"/>
                    <varref loc="d,19,7,19,13" name="header" dtype_id="3"/>
                  </cmethodhard>
                </lts>
                <gtes loc="d,19,28,19,30" dtype_id="8">
                  <const loc="d,19,31,19,32" name="32&apos;sh7" dtype_id="9"/>
                  <cmethodhard loc="d,19,21,19,27" name="write_var" dtype_id="3">
                    <varref loc="d,19,21,19,27" name="constraint" dtype_id="7"/>
                    <varref loc="d,19,21,19,27" name="header" dtype_id="3"/>
                  </cmethodhard>
                </gtes>
              </logand>
            </cmethodhard>
          </stmtexpr>
          <stmtexpr loc="d,20,14,20,16">
            <cmethodhard loc="d,20,14,20,16" name="hard" dtype_id="6">
              <varref loc="d,20,14,20,16" name="constraint" dtype_id="7"/>
              <gtes loc="d,20,14,20,16" dtype_id="8">
                <const loc="d,20,17,20,19" name="32&apos;shf" dtype_id="9"/>
                <cmethodhard loc="d,20,7,20,13" name="write_var" dtype_id="3">
                  <varref loc="d,20,7,20,13" name="constraint" dtype_id="7"/>
                  <varref loc="d,20,7,20,13" name="length" dtype_id="3"/>
                </cmethodhard>
              </gtes>
            </cmethodhard>
          </stmtexpr>
          <stmtexpr loc="d,21,14,21,16">
            <cmethodhard loc="d,21,14,21,16" name="hard" dtype_id="6">
              <varref loc="d,21,14,21,16" name="constraint" dtype_id="7"/>
              <gtes loc="d,21,14,21,16" dtype_id="8">
                <cmethodhard loc="d,21,7,21,13" name="write_var" dtype_id="3">
                  <varref loc="d,21,7,21,13" name="constraint" dtype_id="7"/>
                  <varref loc="d,21,7,21,13" name="length" dtype_id="3"/>
                </cmethodhard>
                <cmethodhard loc="d,21,17,21,23" name="write_var" dtype_id="3">
                  <varref loc="d,21,17,21,23" name="constraint" dtype_id="7"/>
                  <varref loc="d,21,17,21,23" name="header" dtype_id="3"/>
                </cmethodhard>
              </gtes>
            </cmethodhard>
          </stmtexpr>
          <stmtexpr loc="d,22,7,22,13">
            <cmethodhard loc="d,22,7,22,13" name="hard" dtype_id="6">
              <varref loc="d,22,7,22,13" name="constraint" dtype_id="7"/>
              <cmethodhard loc="d,22,7,22,13" name="write_var" dtype_id="3">
                <varref loc="d,22,7,22,13" name="constraint" dtype_id="7"/>
                <varref loc="d,22,7,22,13" name="length" dtype_id="3"/>
              </cmethodhard>
            </cmethodhard>
          </stmtexpr>
        </task>
        <task loc="d,7,1,7,6" name="ifs_setup_constraint"/>
        <task loc="d,7,1,7,6" name="arr_uniq_setup_constraint"/>
        <task loc="d,7,1,7,6" name="order_setup_constraint"/>
        <task loc="d,7,1,7,6" name="dis_setup_constraint">
          <stmtexpr loc="d,46,7,46,11">
            <cmethodhard loc="d,46,7,46,11" name="hard" dtype_id="6">
              <varref loc="d,46,7,46,11" name="constraint" dtype_id="7"/>
              <cmethodhard loc="d,46,12,46,21" name="write_var" dtype_id="3">
                <varref loc="d,46,12,46,21" name="constraint" dtype_id="7"/>
                <varref loc="d,46,12,46,21" name="sublength" dtype_id="3"/>
              </cmethodhard>
            </cmethodhard>
          </stmtexpr>
          <stmtexpr loc="d,47,7,47,14">
            <cmethodhard loc="d,47,7,47,14" name="hard" dtype_id="6">
              <varref loc="d,47,7,47,14" name="constraint" dtype_id="7"/>
              <cmethodhard loc="d,47,20,47,29" name="write_var" dtype_id="3">
                <varref loc="d,47,20,47,29" name="constraint" dtype_id="7"/>
                <varref loc="d,47,20,47,29" name="sublength" dtype_id="3"/>
              </cmethodhard>
            </cmethodhard>
          </stmtexpr>
          <stmtexpr loc="d,48,17,48,19">
            <cmethodhard loc="d,48,17,48,19" name="hard" dtype_id="6">
              <varref loc="d,48,17,48,19" name="constraint" dtype_id="7"/>
              <ltes loc="d,48,17,48,19" dtype_id="8">
                <cmethodhard loc="d,48,7,48,16" name="write_var" dtype_id="3">
                  <varref loc="d,48,7,48,16" name="constraint" dtype_id="7"/>
                  <varref loc="d,48,7,48,16" name="sublength" dtype_id="3"/>
                </cmethodhard>
                <cmethodhard loc="d,48,20,48,26" name="write_var" dtype_id="3">
                  <varref loc="d,48,20,48,26" name="constraint" dtype_id="7"/>
                  <varref loc="d,48,20,48,26" name="length" dtype_id="3"/>
                </cmethodhard>
              </ltes>
            </cmethodhard>
          </stmtexpr>
        </task>
      </class>
    </package>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="d,19,14,19,15" id="8" name="logic"/>
      <basicdtype loc="d,22,21,22,22" id="10" name="logic" left="31" right="0"/>
      <basicdtype loc="d,59,7,59,13" id="2" name="string"/>
      <basicdtype loc="d,8,9,8,12" id="3" name="int" left="31" right="0" signed="true"/>
      <basicdtype loc="d,11,9,11,12" id="4" name="bit"/>
      <unpackarraydtype loc="d,14,18,14,19" id="5" sub_dtype_id="3">
        <range loc="d,14,18,14,19">
          <const loc="d,14,19,14,20" name="32&apos;h0" dtype_id="10"/>
          <const loc="d,14,19,14,20" name="32&apos;h1" dtype_id="10"/>
        </range>
      </unpackarraydtype>
      <voiddtype loc="d,7,1,7,6" id="6"/>
      <classrefdtype loc="d,55,4,55,10" id="1" name="Packet"/>
      <basicdtype loc="d,19,16,19,17" id="9" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="d,7,1,7,6" id="7" name="crave::Generator"/>
    </typetable>
  </netlist>
</verilator_xml>
