<HTML><HEAD><TITLE>Xilinx System Settings Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<center><big><big><b>System Settings</b></big></big></center><br>
<A NAME="Environment Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='5'><B> Environment Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Environment Variable</b></td>
<td><b>xst</b></td>
<td><b>ngdbuild</b></td>
<td><b>map</b></td>
<td><b>par</b></td>
</tr>
<tr>
<td>LD_LIBRARY_PATH</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE//lib/lin64:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/linux64/interfaces:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/lib:<br>/tools/cad/synopsys/finesim_N-2017.12/finesim/platform/linux64:<br>/tools/dev/intel/mkl/lib/intel64</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE//lib/lin64:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/linux64/interfaces:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/lib:<br>/tools/cad/synopsys/finesim_N-2017.12/finesim/platform/linux64:<br>/tools/dev/intel/mkl/lib/intel64</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE//lib/lin64:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/linux64/interfaces:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/lib:<br>/tools/cad/synopsys/finesim_N-2017.12/finesim/platform/linux64:<br>/tools/dev/intel/mkl/lib/intel64</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE//lib/lin64:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/linux64/interfaces:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/lib:<br>/tools/cad/synopsys/finesim_N-2017.12/finesim/platform/linux64:<br>/tools/dev/intel/mkl/lib/intel64</td>
</tr>
<tr>
<td>PATH</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE//bin/lin64:<br>/slurm/ctld/bin:<br>/tools/cad/synopsys/cscope64_L-2016.03/ai_bin:<br>/tools/cad/synopsys/xa_P-2019.06/bin:<br>/tools/cad/synopsys/vcstatic_N-2017.12/bin:<br>/tools/cad/synopsys/verdi_K-2015.09-SP2-8/bin:<br>/tools/cad/synopsys/vcsmx_L-2016.06-1/bin:<br>/tools/cad/synopsys/vcs_L-2016.06-1/bin:<br>/tools/cad/synopsys/syn_N-2017.09-SP2/bin:<br>/tools/cad/synopsys/starrc_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/siliconsmart_P-2019.06/bin:<br>/tools/cad/synopsys/sentaurus_O-2018.06-SP1/bin:<br>/tools/cad/synopsys/pts_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/lc_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/finesim_N-2017.12/bin:<br>/tools/cad/synopsys/cx_L-2016.06-SP1-1/bin:<br>/usr/lib64/qt-3.3/bin:<br>/usr/local/sbin:<br>/usr/local/bin:<br>/usr/sbin:<br>/usr/bin:<br>/sbin:<br>/bin:<br>/usr/X11R6/bin:<br>/opt/dell/srvadmin/iSM/bin:<br>/tools/cad/MATLAB/R2019a/bin:<br>/tools/cad/MATLAB/R2019a/toolbox/distcomp/bin:<br>/tools/cad/keysight/ADS_2020/bin:<br>/tools/cad/keysight/ICCAP_2016.01/bin:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/bin:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/aa:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/linux_x86_64/bin:<br>/tools/cad/cds/CADENCEHELP_02.30.006/bin:<br>/tools/cad/cds/SPECTRE_19.10.162/bin:<br>/tools/cad/cds/IC_06.17.722/bin:<br>/tools/cad/cds/IC_06.17.722/tools/dfII/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/pcb/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/specctra/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/fet/bin:<br>/tools/cad/cds/SIG_20.15.006/Translators/bin:<br>/tools/cad/cds/SIG_20.15.006/SpeedXP/bin:<br>/tools/cad/cds/SIG_18.00.000/tools/bin:<br>/tools/cad/cds/EXT_16.10.000/bin:<br>/tools/cad/cds/CONFRML_16.20.140/bin:<br>/tools/cad/cds/XCELIUM_17.10.009/bin:<br>/tools/cad/cds/INNOVUS_18.11.000/bin:<br>/tools/cad/cds/GENUS_20.11.000/bin:<br>/tools/cad/cds/PVS_16.11.000/bin:<br>/tools/cad/cds/SSV_18.11.000/bin:<br>/tools/cad/cds/JOULES_19.11.000/bin:<br>/tools/cad/cds/VMANAGER_21.03.001/bin:<br>/tools/cad/cds/XCELIUM_17.10.009/tools/bin:<br>/tools/cad/cds/ASSURA617_04.15.108/bin:<br>/tools/cad/mgc/aoi_cal_2020.2_27.16/bin:<br>/tools/cad/mgc/modelsim_2019.2/modeltech/bin:<br>/tools/cad/mgc/hyperlynx_15.3/15.3HL3DEM/SDD_HOME/IE3D/bin64:<br>/tools/cad/mgc/amsv_2018.1/amsv/bin:<br>/tools/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64:<br>/tools/cad/xilinx/14.7/ISE_DS/common/bin/lin64:<br>/tools/cad/xilinx/14.7/ISE_DS/PlanAhead/bin:<br>/tools/cad/xilinx/Vivado/2018.3/bin:<br>/tools/cad/ansys/ansys_18_2/AnsysEM18.2/Linux64:<br>/tools/cad/comsol/comsol_54/multiphysics/bin:<br>/tools/cad/QE/qe-6.0/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/GNU/linux64/gcc-4.8.3/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/linux64:<br>/usr/ucb/bin:<br>/tools/cad/lumerical/FDTD_8.19.1541/bin:<br>/proj2/schroedinger/2015-4</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE//bin/lin64:<br>/slurm/ctld/bin:<br>/tools/cad/synopsys/cscope64_L-2016.03/ai_bin:<br>/tools/cad/synopsys/xa_P-2019.06/bin:<br>/tools/cad/synopsys/vcstatic_N-2017.12/bin:<br>/tools/cad/synopsys/verdi_K-2015.09-SP2-8/bin:<br>/tools/cad/synopsys/vcsmx_L-2016.06-1/bin:<br>/tools/cad/synopsys/vcs_L-2016.06-1/bin:<br>/tools/cad/synopsys/syn_N-2017.09-SP2/bin:<br>/tools/cad/synopsys/starrc_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/siliconsmart_P-2019.06/bin:<br>/tools/cad/synopsys/sentaurus_O-2018.06-SP1/bin:<br>/tools/cad/synopsys/pts_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/lc_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/finesim_N-2017.12/bin:<br>/tools/cad/synopsys/cx_L-2016.06-SP1-1/bin:<br>/usr/lib64/qt-3.3/bin:<br>/usr/local/sbin:<br>/usr/local/bin:<br>/usr/sbin:<br>/usr/bin:<br>/sbin:<br>/bin:<br>/usr/X11R6/bin:<br>/opt/dell/srvadmin/iSM/bin:<br>/tools/cad/MATLAB/R2019a/bin:<br>/tools/cad/MATLAB/R2019a/toolbox/distcomp/bin:<br>/tools/cad/keysight/ADS_2020/bin:<br>/tools/cad/keysight/ICCAP_2016.01/bin:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/bin:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/aa:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/linux_x86_64/bin:<br>/tools/cad/cds/CADENCEHELP_02.30.006/bin:<br>/tools/cad/cds/SPECTRE_19.10.162/bin:<br>/tools/cad/cds/IC_06.17.722/bin:<br>/tools/cad/cds/IC_06.17.722/tools/dfII/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/pcb/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/specctra/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/fet/bin:<br>/tools/cad/cds/SIG_20.15.006/Translators/bin:<br>/tools/cad/cds/SIG_20.15.006/SpeedXP/bin:<br>/tools/cad/cds/SIG_18.00.000/tools/bin:<br>/tools/cad/cds/EXT_16.10.000/bin:<br>/tools/cad/cds/CONFRML_16.20.140/bin:<br>/tools/cad/cds/XCELIUM_17.10.009/bin:<br>/tools/cad/cds/INNOVUS_18.11.000/bin:<br>/tools/cad/cds/GENUS_20.11.000/bin:<br>/tools/cad/cds/PVS_16.11.000/bin:<br>/tools/cad/cds/SSV_18.11.000/bin:<br>/tools/cad/cds/JOULES_19.11.000/bin:<br>/tools/cad/cds/VMANAGER_21.03.001/bin:<br>/tools/cad/cds/XCELIUM_17.10.009/tools/bin:<br>/tools/cad/cds/ASSURA617_04.15.108/bin:<br>/tools/cad/mgc/aoi_cal_2020.2_27.16/bin:<br>/tools/cad/mgc/modelsim_2019.2/modeltech/bin:<br>/tools/cad/mgc/hyperlynx_15.3/15.3HL3DEM/SDD_HOME/IE3D/bin64:<br>/tools/cad/mgc/amsv_2018.1/amsv/bin:<br>/tools/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64:<br>/tools/cad/xilinx/14.7/ISE_DS/common/bin/lin64:<br>/tools/cad/xilinx/14.7/ISE_DS/PlanAhead/bin:<br>/tools/cad/xilinx/Vivado/2018.3/bin:<br>/tools/cad/ansys/ansys_18_2/AnsysEM18.2/Linux64:<br>/tools/cad/comsol/comsol_54/multiphysics/bin:<br>/tools/cad/QE/qe-6.0/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/GNU/linux64/gcc-4.8.3/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/linux64:<br>/usr/ucb/bin:<br>/tools/cad/lumerical/FDTD_8.19.1541/bin:<br>/proj2/schroedinger/2015-4</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE//bin/lin64:<br>/slurm/ctld/bin:<br>/tools/cad/synopsys/cscope64_L-2016.03/ai_bin:<br>/tools/cad/synopsys/xa_P-2019.06/bin:<br>/tools/cad/synopsys/vcstatic_N-2017.12/bin:<br>/tools/cad/synopsys/verdi_K-2015.09-SP2-8/bin:<br>/tools/cad/synopsys/vcsmx_L-2016.06-1/bin:<br>/tools/cad/synopsys/vcs_L-2016.06-1/bin:<br>/tools/cad/synopsys/syn_N-2017.09-SP2/bin:<br>/tools/cad/synopsys/starrc_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/siliconsmart_P-2019.06/bin:<br>/tools/cad/synopsys/sentaurus_O-2018.06-SP1/bin:<br>/tools/cad/synopsys/pts_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/lc_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/finesim_N-2017.12/bin:<br>/tools/cad/synopsys/cx_L-2016.06-SP1-1/bin:<br>/usr/lib64/qt-3.3/bin:<br>/usr/local/sbin:<br>/usr/local/bin:<br>/usr/sbin:<br>/usr/bin:<br>/sbin:<br>/bin:<br>/usr/X11R6/bin:<br>/opt/dell/srvadmin/iSM/bin:<br>/tools/cad/MATLAB/R2019a/bin:<br>/tools/cad/MATLAB/R2019a/toolbox/distcomp/bin:<br>/tools/cad/keysight/ADS_2020/bin:<br>/tools/cad/keysight/ICCAP_2016.01/bin:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/bin:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/aa:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/linux_x86_64/bin:<br>/tools/cad/cds/CADENCEHELP_02.30.006/bin:<br>/tools/cad/cds/SPECTRE_19.10.162/bin:<br>/tools/cad/cds/IC_06.17.722/bin:<br>/tools/cad/cds/IC_06.17.722/tools/dfII/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/pcb/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/specctra/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/fet/bin:<br>/tools/cad/cds/SIG_20.15.006/Translators/bin:<br>/tools/cad/cds/SIG_20.15.006/SpeedXP/bin:<br>/tools/cad/cds/SIG_18.00.000/tools/bin:<br>/tools/cad/cds/EXT_16.10.000/bin:<br>/tools/cad/cds/CONFRML_16.20.140/bin:<br>/tools/cad/cds/XCELIUM_17.10.009/bin:<br>/tools/cad/cds/INNOVUS_18.11.000/bin:<br>/tools/cad/cds/GENUS_20.11.000/bin:<br>/tools/cad/cds/PVS_16.11.000/bin:<br>/tools/cad/cds/SSV_18.11.000/bin:<br>/tools/cad/cds/JOULES_19.11.000/bin:<br>/tools/cad/cds/VMANAGER_21.03.001/bin:<br>/tools/cad/cds/XCELIUM_17.10.009/tools/bin:<br>/tools/cad/cds/ASSURA617_04.15.108/bin:<br>/tools/cad/mgc/aoi_cal_2020.2_27.16/bin:<br>/tools/cad/mgc/modelsim_2019.2/modeltech/bin:<br>/tools/cad/mgc/hyperlynx_15.3/15.3HL3DEM/SDD_HOME/IE3D/bin64:<br>/tools/cad/mgc/amsv_2018.1/amsv/bin:<br>/tools/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64:<br>/tools/cad/xilinx/14.7/ISE_DS/common/bin/lin64:<br>/tools/cad/xilinx/14.7/ISE_DS/PlanAhead/bin:<br>/tools/cad/xilinx/Vivado/2018.3/bin:<br>/tools/cad/ansys/ansys_18_2/AnsysEM18.2/Linux64:<br>/tools/cad/comsol/comsol_54/multiphysics/bin:<br>/tools/cad/QE/qe-6.0/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/GNU/linux64/gcc-4.8.3/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/linux64:<br>/usr/ucb/bin:<br>/tools/cad/lumerical/FDTD_8.19.1541/bin:<br>/proj2/schroedinger/2015-4</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE//bin/lin64:<br>/slurm/ctld/bin:<br>/tools/cad/synopsys/cscope64_L-2016.03/ai_bin:<br>/tools/cad/synopsys/xa_P-2019.06/bin:<br>/tools/cad/synopsys/vcstatic_N-2017.12/bin:<br>/tools/cad/synopsys/verdi_K-2015.09-SP2-8/bin:<br>/tools/cad/synopsys/vcsmx_L-2016.06-1/bin:<br>/tools/cad/synopsys/vcs_L-2016.06-1/bin:<br>/tools/cad/synopsys/syn_N-2017.09-SP2/bin:<br>/tools/cad/synopsys/starrc_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/siliconsmart_P-2019.06/bin:<br>/tools/cad/synopsys/sentaurus_O-2018.06-SP1/bin:<br>/tools/cad/synopsys/pts_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/lc_L-2016.06-SP3/bin:<br>/tools/cad/synopsys/finesim_N-2017.12/bin:<br>/tools/cad/synopsys/cx_L-2016.06-SP1-1/bin:<br>/usr/lib64/qt-3.3/bin:<br>/usr/local/sbin:<br>/usr/local/bin:<br>/usr/sbin:<br>/usr/bin:<br>/sbin:<br>/bin:<br>/usr/X11R6/bin:<br>/opt/dell/srvadmin/iSM/bin:<br>/tools/cad/MATLAB/R2019a/bin:<br>/tools/cad/MATLAB/R2019a/toolbox/distcomp/bin:<br>/tools/cad/keysight/ADS_2020/bin:<br>/tools/cad/keysight/ICCAP_2016.01/bin:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/bin:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/aa:<br>/tools/cad/keysight/GoldenGate_201501-4-9-0/linux_x86_64/bin:<br>/tools/cad/cds/CADENCEHELP_02.30.006/bin:<br>/tools/cad/cds/SPECTRE_19.10.162/bin:<br>/tools/cad/cds/IC_06.17.722/bin:<br>/tools/cad/cds/IC_06.17.722/tools/dfII/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/pcb/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/specctra/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/bin:<br>/tools/cad/cds/SPB_16.60.065/tools.lnx86/fet/bin:<br>/tools/cad/cds/SIG_20.15.006/Translators/bin:<br>/tools/cad/cds/SIG_20.15.006/SpeedXP/bin:<br>/tools/cad/cds/SIG_18.00.000/tools/bin:<br>/tools/cad/cds/EXT_16.10.000/bin:<br>/tools/cad/cds/CONFRML_16.20.140/bin:<br>/tools/cad/cds/XCELIUM_17.10.009/bin:<br>/tools/cad/cds/INNOVUS_18.11.000/bin:<br>/tools/cad/cds/GENUS_20.11.000/bin:<br>/tools/cad/cds/PVS_16.11.000/bin:<br>/tools/cad/cds/SSV_18.11.000/bin:<br>/tools/cad/cds/JOULES_19.11.000/bin:<br>/tools/cad/cds/VMANAGER_21.03.001/bin:<br>/tools/cad/cds/XCELIUM_17.10.009/tools/bin:<br>/tools/cad/cds/ASSURA617_04.15.108/bin:<br>/tools/cad/mgc/aoi_cal_2020.2_27.16/bin:<br>/tools/cad/mgc/modelsim_2019.2/modeltech/bin:<br>/tools/cad/mgc/hyperlynx_15.3/15.3HL3DEM/SDD_HOME/IE3D/bin64:<br>/tools/cad/mgc/amsv_2018.1/amsv/bin:<br>/tools/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64:<br>/tools/cad/xilinx/14.7/ISE_DS/common/bin/lin64:<br>/tools/cad/xilinx/14.7/ISE_DS/PlanAhead/bin:<br>/tools/cad/xilinx/Vivado/2018.3/bin:<br>/tools/cad/ansys/ansys_18_2/AnsysEM18.2/Linux64:<br>/tools/cad/comsol/comsol_54/multiphysics/bin:<br>/tools/cad/QE/qe-6.0/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/GNU/linux64/gcc-4.8.3/bin:<br>/tools/cad/synopsys/hspice_L-2016.06-SP1-2/hspice/linux64:<br>/usr/ucb/bin:<br>/tools/cad/lumerical/FDTD_8.19.1541/bin:<br>/proj2/schroedinger/2015-4</td>
</tr>
<tr>
<td>XILINX</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE/</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE/</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE/</td>
<td>/tools/cad/xilinx/14.7/ISE_DS/ISE/</td>
</tr>
<tr>
<td>XILINXD_LICENSE_FILE</td>
<td>2100@bioeecad.ee.columbia.edu</td>
<td>2100@bioeecad.ee.columbia.edu</td>
<td>2100@bioeecad.ee.columbia.edu</td>
<td>2100@bioeecad.ee.columbia.edu</td>
</tr>
</TABLE>
<A NAME="Synthesis Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Synthesis Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-ifn</td>
<td>&nbsp;</td>
<td>NeuroSPADProbe_OBIS.prj</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-ofn</td>
<td>&nbsp;</td>
<td>NeuroSPADProbe_OBIS</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-ofmt</td>
<td>&nbsp;</td>
<td>NGC</td>
<td>NGC</td>
</tr>
<tr>
<td>-p</td>
<td>&nbsp;</td>
<td>xc6slx45-2-fgg484</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-top</td>
<td>&nbsp;</td>
<td>NeuroSPADProbe_OBIS</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-opt_mode</td>
<td>Optimization Goal</td>
<td>Speed</td>
<td>Speed</td>
</tr>
<tr>
<td>-opt_level</td>
<td>Optimization Effort</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>-power</td>
<td>Power Reduction</td>
<td>NO</td>
<td>No</td>
</tr>
<tr>
<td>-iuc</td>
<td>Use synthesis Constraints File</td>
<td>NO</td>
<td>No</td>
</tr>
<tr>
<td>-keep_hierarchy</td>
<td>Keep Hierarchy</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>-netlist_hierarchy</td>
<td>Netlist Hierarchy</td>
<td>As_Optimized</td>
<td>As_Optimized</td>
</tr>
<tr>
<td>-rtlview</td>
<td>Generate RTL Schematic</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>-glob_opt</td>
<td>Global Optimization Goal</td>
<td>AllClockNets</td>
<td>AllClockNets</td>
</tr>
<tr>
<td>-read_cores</td>
<td>Read Cores</td>
<td>YES</td>
<td>Yes</td>
</tr>
<tr>
<td>-sd</td>
<td>Cores Search Directories</td>
<td>{&quot;../at_modules/opalkelly&quot; &quot;../at_modules/fifo&quot;  }</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-write_timing_constraints</td>
<td>Write Timing Constraints</td>
<td>NO</td>
<td>No</td>
</tr>
<tr>
<td>-cross_clock_analysis</td>
<td>Cross Clock Analysis</td>
<td>NO</td>
<td>No</td>
</tr>
<tr>
<td>-bus_delimiter</td>
<td>Bus Delimiter</td>
<td>&lt;&gt;</td>
<td>&lt;&gt;</td>
</tr>
<tr>
<td>-slice_utilization_ratio</td>
<td>Slice Utilization Ratio</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>-bram_utilization_ratio</td>
<td>BRAM Utilization Ratio</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>-dsp_utilization_ratio</td>
<td>DSP Utilization Ratio</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>-reduce_control_sets</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-fsm_extract</td>
<td>&nbsp;</td>
<td>YES</td>
<td>Yes</td>
</tr>
<tr>
<td>-fsm_encoding</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-safe_implementation</td>
<td>&nbsp;</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>-fsm_style</td>
<td>&nbsp;</td>
<td>LUT</td>
<td>LUT</td>
</tr>
<tr>
<td>-ram_extract</td>
<td>&nbsp;</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>-ram_style</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-rom_extract</td>
<td>&nbsp;</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>-shreg_extract</td>
<td>&nbsp;</td>
<td>YES</td>
<td>Yes</td>
</tr>
<tr>
<td>-rom_style</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-auto_bram_packing</td>
<td>&nbsp;</td>
<td>NO</td>
<td>No</td>
</tr>
<tr>
<td>-resource_sharing</td>
<td>&nbsp;</td>
<td>YES</td>
<td>Yes</td>
</tr>
<tr>
<td>-async_to_sync</td>
<td>&nbsp;</td>
<td>NO</td>
<td>No</td>
</tr>
<tr>
<td>-use_dsp48</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-iobuf</td>
<td>&nbsp;</td>
<td>YES</td>
<td>Yes</td>
</tr>
<tr>
<td>-max_fanout</td>
<td>&nbsp;</td>
<td>100000</td>
<td>100000</td>
</tr>
<tr>
<td>-bufg</td>
<td>&nbsp;</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>-register_duplication</td>
<td>&nbsp;</td>
<td>YES</td>
<td>Yes</td>
</tr>
<tr>
<td>-register_balancing</td>
<td>&nbsp;</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>-optimize_primitives</td>
<td>&nbsp;</td>
<td>NO</td>
<td>No</td>
</tr>
<tr>
<td>-use_clock_enable</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-use_sync_set</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-use_sync_reset</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-iob</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>-equivalent_register_removal</td>
<td>&nbsp;</td>
<td>YES</td>
<td>Yes</td>
</tr>
<tr>
<td>-slice_utilization_ratio_maxmargin</td>
<td>&nbsp;</td>
<td>5</td>
<td>0</td>
</tr>
</TABLE>
<A NAME="Translation Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Translation Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-intstyle</td>
<td>&nbsp;</td>
<td>ise</td>
<td>None</td>
</tr>
<tr>
<td>-dd</td>
<td>&nbsp;</td>
<td>_ngo</td>
<td>None</td>
</tr>
<tr>
<td>-p</td>
<td>&nbsp;</td>
<td>xc6slx45-fgg484-2</td>
<td>None</td>
</tr>
<tr>
<td>-sd</td>
<td>Macro Search Path</td>
<td>../at_modules/fifo</td>
<td>None</td>
</tr>
<tr>
<td>-uc</td>
<td>&nbsp;</td>
<td>/u5/adriaantaal/Xilinx/at_modules/2020QP_int_invivov3.ucf</td>
<td>None</td>
</tr>
</TABLE>
<A NAME="Map Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Map Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-ol</td>
<td>Place & Route Effort Level (Overall)</td>
<td>high</td>
<td>high</td>
</tr>
<tr>
<td>-xt</td>
<td>Extra Cost Tables</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>-ir</td>
<td>Use RLOC Constraints</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>-t</td>
<td>Starting Placer Cost Table (1-100) Map</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-r</td>
<td>Register Ordering</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>-intstyle</td>
<td>&nbsp;</td>
<td>ise</td>
<td>None</td>
</tr>
<tr>
<td>-lc</td>
<td>LUT Combining</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>-o</td>
<td>&nbsp;</td>
<td>NeuroSPADProbe_OBIS_map.ncd</td>
<td>None</td>
</tr>
<tr>
<td>-w</td>
<td>&nbsp;</td>
<td>true</td>
<td>false</td>
</tr>
<tr>
<td>-pr</td>
<td>Pack I/O Registers/Latches into IOBs</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>-p</td>
<td>&nbsp;</td>
<td>xc6slx45-fgg484-2</td>
<td>None</td>
</tr>
</TABLE>
<A NAME="Place and Route Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Place and Route Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-intstyle</td>
<td>&nbsp;</td>
<td>ise</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-mt</td>
<td>Enable Multi-Threading</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>-ol</td>
<td>Place & Route Effort Level (Overall)</td>
<td>high</td>
<td>std</td>
</tr>
<tr>
<td>-w</td>
<td>&nbsp;</td>
<td>true</td>
<td>false</td>
</tr>
</TABLE>
<A NAME="Operating System Information"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='5'><B> Operating System Information </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Operating System Information</b></td>
<td><b>xst</b></td>
<td><b>ngdbuild</b></td>
<td><b>map</b></td>
<td><b>par</b></td>
</tr>
<tr>
<td>CPU Architecture/Speed</td>
<td>Intel(R) Xeon(R) CPU E5-2680 0 @ 2.70GHz/3499.914 MHz</td>
<td>Intel(R) Xeon(R) CPU E5-2680 0 @ 2.70GHz/3390.820 MHz</td>
<td>Intel(R) Xeon(R) CPU E5-2680 0 @ 2.70GHz/1199.871 MHz</td>
<td>Intel(R) Xeon(R) CPU E5-2680 0 @ 2.70GHz/2601.123 MHz</td>
</tr>
<tr>
<td>Host</td>
<td>linrack6.bioeelocal</td>
<td>linrack6.bioeelocal</td>
<td>linrack6.bioeelocal</td>
<td>linrack6.bioeelocal</td>
</tr>
<tr>
<td>OS Name</td>
<td>RedHatEnterpriseServer</td>
<td>RedHatEnterpriseServer</td>
<td>RedHatEnterpriseServer</td>
<td>RedHatEnterpriseServer</td>
</tr>
<tr>
<td>OS Release</td>
<td>Red Hat Enterprise Linux Server release 7.9 (Maipo)</td>
<td>Red Hat Enterprise Linux Server release 7.9 (Maipo)</td>
<td>Red Hat Enterprise Linux Server release 7.9 (Maipo)</td>
<td>Red Hat Enterprise Linux Server release 7.9 (Maipo)</td>
</tr>
</TABLE>
</BODY> </HTML>