// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_5_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [15:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [31:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_719_p2;
wire   [0:0] icmp_ln252_fu_734_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln289_reg_2488;
reg   [0:0] icmp_ln289_reg_2488_pp0_iter1_reg;
reg    weight_V_V_TDATA_blk_n;
reg   [21:0] i_0_reg_547;
reg    ap_predicate_op173_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_11001;
wire   [21:0] i_fu_725_p2;
wire   [31:0] inElem_V_1_fu_963_p74;
wire   [6:0] trunc_ln321_fu_1113_p1;
wire   [0:0] icmp_ln271_fu_1480_p2;
reg   [0:0] icmp_ln271_reg_2443;
reg   [0:0] icmp_ln271_reg_2443_pp0_iter1_reg;
wire   [3:0] trunc_ln647_fu_1486_p1;
reg  signed [3:0] trunc_ln647_reg_2448;
reg  signed [3:0] p_Result_s_reg_2453;
reg  signed [3:0] p_Result_2_reg_2458;
reg  signed [3:0] p_Result_3_reg_2463;
reg  signed [3:0] p_Result_4_reg_2468;
reg  signed [3:0] p_Result_5_reg_2473;
reg  signed [3:0] p_Result_6_reg_2478;
reg  signed [3:0] p_Result_7_reg_2483;
wire   [0:0] icmp_ln289_fu_1566_p2;
wire  signed [7:0] mul_ln1352_5_fu_1723_p2;
reg  signed [7:0] mul_ln1352_5_reg_2492;
wire   [8:0] add_ln700_1_fu_1783_p2;
reg   [8:0] add_ln700_1_reg_2497;
wire   [8:0] add_ln700_3_fu_1789_p2;
reg   [8:0] add_ln700_3_reg_2502;
wire   [8:0] add_ln700_5_fu_1801_p2;
reg   [8:0] add_ln700_5_reg_2507;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_558;
reg   [31:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_558;
reg   [15:0] tmp_V_fu_228;
wire   [15:0] tmp_V_76_fu_1879_p2;
reg   [31:0] sf_1_fu_232;
wire   [31:0] sf_fu_1560_p2;
reg   [31:0] tmp_V_1_fu_236;
reg   [31:0] tmp_V_2_fu_240;
reg   [31:0] tmp_V_4_fu_244;
reg   [31:0] tmp_V_5_fu_248;
reg   [31:0] tmp_V_6_fu_252;
reg   [31:0] tmp_V_7_fu_256;
reg   [31:0] tmp_V_8_fu_260;
reg   [31:0] tmp_V_9_fu_264;
reg   [31:0] tmp_V_10_fu_268;
reg   [31:0] tmp_V_11_fu_272;
reg   [31:0] tmp_V_12_fu_276;
reg   [31:0] tmp_V_13_fu_280;
reg   [31:0] tmp_V_14_fu_284;
reg   [31:0] tmp_V_15_fu_288;
reg   [31:0] tmp_V_16_fu_292;
reg   [31:0] tmp_V_17_fu_296;
reg   [31:0] tmp_V_18_fu_300;
reg   [31:0] tmp_V_19_fu_304;
reg   [31:0] tmp_V_20_fu_308;
reg   [31:0] tmp_V_21_fu_312;
reg   [31:0] tmp_V_22_fu_316;
reg   [31:0] tmp_V_23_fu_320;
reg   [31:0] tmp_V_24_fu_324;
reg   [31:0] tmp_V_25_fu_328;
reg   [31:0] tmp_V_26_fu_332;
reg   [31:0] tmp_V_27_fu_336;
reg   [31:0] tmp_V_28_fu_340;
reg   [31:0] tmp_V_29_fu_344;
reg   [31:0] tmp_V_30_fu_348;
reg   [31:0] tmp_V_31_fu_352;
reg   [31:0] tmp_V_32_fu_356;
reg   [31:0] tmp_V_33_fu_360;
reg   [31:0] tmp_V_34_fu_364;
reg   [31:0] tmp_V_35_fu_368;
reg   [31:0] tmp_V_36_fu_372;
reg   [31:0] tmp_V_37_fu_376;
reg   [31:0] tmp_V_38_fu_380;
reg   [31:0] tmp_V_39_fu_384;
reg   [31:0] tmp_V_40_fu_388;
reg   [31:0] tmp_V_41_fu_392;
reg   [31:0] tmp_V_42_fu_396;
reg   [31:0] tmp_V_43_fu_400;
reg   [31:0] tmp_V_44_fu_404;
reg   [31:0] tmp_V_45_fu_408;
reg   [31:0] tmp_V_46_fu_412;
reg   [31:0] tmp_V_47_fu_416;
reg   [31:0] tmp_V_48_fu_420;
reg   [31:0] tmp_V_49_fu_424;
reg   [31:0] tmp_V_50_fu_428;
reg   [31:0] tmp_V_51_fu_432;
reg   [31:0] tmp_V_52_fu_436;
reg   [31:0] tmp_V_53_fu_440;
reg   [31:0] tmp_V_54_fu_444;
reg   [31:0] tmp_V_55_fu_448;
reg   [31:0] tmp_V_56_fu_452;
reg   [31:0] tmp_V_57_fu_456;
reg   [31:0] tmp_V_58_fu_460;
reg   [31:0] tmp_V_59_fu_464;
reg   [31:0] tmp_V_60_fu_468;
reg   [31:0] tmp_V_61_fu_472;
reg   [31:0] tmp_V_62_fu_476;
reg   [31:0] tmp_V_63_fu_480;
reg   [31:0] tmp_V_64_fu_484;
reg   [31:0] tmp_V_65_fu_488;
reg   [31:0] tmp_V_66_fu_492;
reg   [31:0] tmp_V_67_fu_496;
reg   [31:0] tmp_V_68_fu_500;
reg   [31:0] tmp_V_69_fu_504;
reg   [31:0] tmp_V_70_fu_508;
reg   [31:0] tmp_V_71_fu_512;
reg   [31:0] tmp_V_72_fu_516;
reg   [31:0] tmp_V_73_fu_520;
reg   [31:0] nf_2_fu_524;
wire   [31:0] nf_3_fu_1822_p3;
reg   [31:0] ap_sig_allocacmp_nf_2_load;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] inElem_V_1_fu_963_p73;
wire  signed [3:0] trunc_ln647_1_fu_1577_p1;
wire  signed [7:0] mul_ln1352_fu_1588_p2;
wire  signed [3:0] arg_V_read_assign_1_fu_1598_p4;
wire  signed [7:0] mul_ln1352_1_fu_1615_p2;
wire  signed [3:0] arg_V_read_assign_2_fu_1625_p4;
wire  signed [7:0] mul_ln1352_2_fu_1642_p2;
wire  signed [3:0] arg_V_read_assign_3_fu_1652_p4;
wire  signed [7:0] mul_ln1352_3_fu_1669_p2;
wire  signed [3:0] arg_V_read_assign_4_fu_1679_p4;
wire  signed [7:0] mul_ln1352_4_fu_1696_p2;
wire  signed [3:0] arg_V_read_assign_5_fu_1706_p4;
wire  signed [3:0] arg_V_read_assign_6_fu_1729_p4;
wire  signed [7:0] mul_ln1352_6_fu_1746_p2;
wire  signed [3:0] arg_V_read_assign_7_fu_1756_p4;
wire  signed [7:0] mul_ln1352_7_fu_1773_p2;
wire  signed [8:0] sext_ln170_4_fu_1702_p1;
wire  signed [8:0] sext_ln170_5_fu_1752_p1;
wire  signed [8:0] sext_ln170_fu_1594_p1;
wire  signed [8:0] sext_ln170_3_fu_1675_p1;
wire  signed [8:0] sext_ln700_1_fu_1779_p1;
wire  signed [8:0] sext_ln170_1_fu_1621_p1;
wire  signed [8:0] sext_ln170_2_fu_1648_p1;
wire   [8:0] add_ln700_4_fu_1795_p2;
wire   [31:0] nf_fu_1810_p2;
wire   [0:0] icmp_ln301_fu_1816_p2;
wire  signed [15:0] sext_ln700_fu_1845_p1;
wire   [15:0] res_V_fu_1838_p3;
wire   [15:0] add_ln700_fu_1848_p2;
wire  signed [15:0] sext_ln700_2_fu_1854_p1;
wire  signed [9:0] sext_ln700_3_fu_1863_p1;
wire  signed [9:0] sext_ln700_4_fu_1866_p1;
wire   [9:0] add_ln700_6_fu_1869_p2;
wire   [15:0] add_ln700_2_fu_1857_p2;
wire  signed [15:0] sext_ln700_5_fu_1875_p1;
wire    ap_CS_fsm_state5;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_5_StreamingFCLayer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
StreamingFCLayer_bkb_U1(
    .din0(tmp_V_1_fu_236),
    .din1(tmp_V_2_fu_240),
    .din2(tmp_V_4_fu_244),
    .din3(tmp_V_5_fu_248),
    .din4(tmp_V_6_fu_252),
    .din5(tmp_V_7_fu_256),
    .din6(tmp_V_8_fu_260),
    .din7(tmp_V_9_fu_264),
    .din8(tmp_V_10_fu_268),
    .din9(tmp_V_11_fu_272),
    .din10(tmp_V_12_fu_276),
    .din11(tmp_V_13_fu_280),
    .din12(tmp_V_14_fu_284),
    .din13(tmp_V_15_fu_288),
    .din14(tmp_V_16_fu_292),
    .din15(tmp_V_17_fu_296),
    .din16(tmp_V_18_fu_300),
    .din17(tmp_V_19_fu_304),
    .din18(tmp_V_20_fu_308),
    .din19(tmp_V_21_fu_312),
    .din20(tmp_V_22_fu_316),
    .din21(tmp_V_23_fu_320),
    .din22(tmp_V_24_fu_324),
    .din23(tmp_V_25_fu_328),
    .din24(tmp_V_26_fu_332),
    .din25(tmp_V_27_fu_336),
    .din26(tmp_V_28_fu_340),
    .din27(tmp_V_29_fu_344),
    .din28(tmp_V_30_fu_348),
    .din29(tmp_V_31_fu_352),
    .din30(tmp_V_32_fu_356),
    .din31(tmp_V_33_fu_360),
    .din32(tmp_V_34_fu_364),
    .din33(tmp_V_35_fu_368),
    .din34(tmp_V_36_fu_372),
    .din35(tmp_V_37_fu_376),
    .din36(tmp_V_38_fu_380),
    .din37(tmp_V_39_fu_384),
    .din38(tmp_V_40_fu_388),
    .din39(tmp_V_41_fu_392),
    .din40(tmp_V_42_fu_396),
    .din41(tmp_V_43_fu_400),
    .din42(tmp_V_44_fu_404),
    .din43(tmp_V_45_fu_408),
    .din44(tmp_V_46_fu_412),
    .din45(tmp_V_47_fu_416),
    .din46(tmp_V_48_fu_420),
    .din47(tmp_V_49_fu_424),
    .din48(tmp_V_50_fu_428),
    .din49(tmp_V_51_fu_432),
    .din50(tmp_V_52_fu_436),
    .din51(tmp_V_53_fu_440),
    .din52(tmp_V_54_fu_444),
    .din53(tmp_V_55_fu_448),
    .din54(tmp_V_56_fu_452),
    .din55(tmp_V_57_fu_456),
    .din56(tmp_V_58_fu_460),
    .din57(tmp_V_59_fu_464),
    .din58(tmp_V_60_fu_468),
    .din59(tmp_V_61_fu_472),
    .din60(tmp_V_62_fu_476),
    .din61(tmp_V_63_fu_480),
    .din62(tmp_V_64_fu_484),
    .din63(tmp_V_65_fu_488),
    .din64(tmp_V_66_fu_492),
    .din65(tmp_V_67_fu_496),
    .din66(tmp_V_68_fu_500),
    .din67(tmp_V_69_fu_504),
    .din68(tmp_V_70_fu_508),
    .din69(tmp_V_71_fu_512),
    .din70(tmp_V_72_fu_516),
    .din71(tmp_V_73_fu_520),
    .din72(inElem_V_1_fu_963_p73),
    .dout(inElem_V_1_fu_963_p74)
);

StreamingFCLayer_Batch_5_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_cud_U2(
    .din0(trunc_ln647_1_fu_1577_p1),
    .din1(trunc_ln647_reg_2448),
    .dout(mul_ln1352_fu_1588_p2)
);

StreamingFCLayer_Batch_5_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_cud_U3(
    .din0(arg_V_read_assign_1_fu_1598_p4),
    .din1(p_Result_s_reg_2453),
    .dout(mul_ln1352_1_fu_1615_p2)
);

StreamingFCLayer_Batch_5_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_cud_U4(
    .din0(arg_V_read_assign_2_fu_1625_p4),
    .din1(p_Result_2_reg_2458),
    .dout(mul_ln1352_2_fu_1642_p2)
);

StreamingFCLayer_Batch_5_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_cud_U5(
    .din0(arg_V_read_assign_3_fu_1652_p4),
    .din1(p_Result_3_reg_2463),
    .dout(mul_ln1352_3_fu_1669_p2)
);

StreamingFCLayer_Batch_5_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_cud_U6(
    .din0(arg_V_read_assign_4_fu_1679_p4),
    .din1(p_Result_4_reg_2468),
    .dout(mul_ln1352_4_fu_1696_p2)
);

StreamingFCLayer_Batch_5_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_cud_U7(
    .din0(arg_V_read_assign_5_fu_1706_p4),
    .din1(p_Result_5_reg_2473),
    .dout(mul_ln1352_5_fu_1723_p2)
);

StreamingFCLayer_Batch_5_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_cud_U8(
    .din0(arg_V_read_assign_6_fu_1729_p4),
    .din1(p_Result_6_reg_2478),
    .dout(mul_ln1352_6_fu_1746_p2)
);

StreamingFCLayer_Batch_5_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_cud_U9(
    .din0(arg_V_read_assign_7_fu_1756_p4),
    .din1(p_Result_7_reg_2483),
    .dout(mul_ln1352_7_fu_1773_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd0) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_558 <= inElem_V_1_fu_963_p74;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd70)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd69)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd68)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd67)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd66)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd65)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd64)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd63)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd62)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd61)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd60)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd59)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd58)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd57)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd56)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd55)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd54)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd53)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd52)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd51)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd50)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd49)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd47)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd46)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd45)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd44)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd43)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd42)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd41)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd40)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd39)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd38)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd37)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd36)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd35)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd34)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd33)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd32)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd31)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd30)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd29)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd28)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd27)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd24)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd23)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd22)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd20)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd17)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd1)) | (~(trunc_ln321_fu_1113_p1 == 7'd70) & ~(trunc_ln321_fu_1113_p1 == 7'd69) & ~(trunc_ln321_fu_1113_p1 == 7'd68) & ~(trunc_ln321_fu_1113_p1 == 7'd67) & ~(trunc_ln321_fu_1113_p1 == 7'd66) & ~(trunc_ln321_fu_1113_p1 == 7'd65) & ~(trunc_ln321_fu_1113_p1 == 7'd64) & ~(trunc_ln321_fu_1113_p1 == 7'd63) & ~(trunc_ln321_fu_1113_p1 == 7'd62) & ~(trunc_ln321_fu_1113_p1 == 7'd61) & ~(trunc_ln321_fu_1113_p1 == 7'd60) & ~(trunc_ln321_fu_1113_p1 == 7'd59) & ~(trunc_ln321_fu_1113_p1 == 7'd58) & ~(trunc_ln321_fu_1113_p1 == 7'd57) & ~(trunc_ln321_fu_1113_p1 == 7'd56) & ~(trunc_ln321_fu_1113_p1 == 7'd55) & ~(trunc_ln321_fu_1113_p1 == 7'd54) & ~(trunc_ln321_fu_1113_p1 == 7'd53) & ~(trunc_ln321_fu_1113_p1 == 7'd52) & ~(trunc_ln321_fu_1113_p1 == 7'd51) & ~(trunc_ln321_fu_1113_p1 == 7'd50) & ~(trunc_ln321_fu_1113_p1 == 7'd49) & ~(trunc_ln321_fu_1113_p1 == 7'd48) & ~(trunc_ln321_fu_1113_p1 == 7'd47) & ~(trunc_ln321_fu_1113_p1 == 7'd46) & ~(trunc_ln321_fu_1113_p1 == 7'd45) & ~(trunc_ln321_fu_1113_p1 == 7'd44) & ~(trunc_ln321_fu_1113_p1 == 7'd43) & ~(trunc_ln321_fu_1113_p1 == 7'd42) & ~(trunc_ln321_fu_1113_p1 == 7'd41) & ~(trunc_ln321_fu_1113_p1 == 7'd40) & ~(trunc_ln321_fu_1113_p1 == 7'd39) & ~(trunc_ln321_fu_1113_p1 == 7'd38) & ~(trunc_ln321_fu_1113_p1 == 7'd37) & ~(trunc_ln321_fu_1113_p1 == 7'd36) & ~(trunc_ln321_fu_1113_p1 == 7'd35) & ~(trunc_ln321_fu_1113_p1 == 7'd34) & ~(trunc_ln321_fu_1113_p1 == 7'd33) & ~(trunc_ln321_fu_1113_p1 == 7'd32) & ~(trunc_ln321_fu_1113_p1 == 7'd31) & ~(trunc_ln321_fu_1113_p1 == 7'd30) & ~(trunc_ln321_fu_1113_p1 == 7'd29) & ~(trunc_ln321_fu_1113_p1 == 7'd28) & ~(trunc_ln321_fu_1113_p1 == 7'd27) & ~(trunc_ln321_fu_1113_p1 == 7'd26) & ~(trunc_ln321_fu_1113_p1 == 7'd25) & ~(trunc_ln321_fu_1113_p1 == 7'd24) & ~(trunc_ln321_fu_1113_p1 == 7'd23) & ~(trunc_ln321_fu_1113_p1 == 7'd22) & ~(trunc_ln321_fu_1113_p1 == 7'd21) & ~(trunc_ln321_fu_1113_p1 == 7'd20) & ~(trunc_ln321_fu_1113_p1 == 7'd19) & ~(trunc_ln321_fu_1113_p1 == 7'd18) & ~(trunc_ln321_fu_1113_p1 == 7'd17) & ~(trunc_ln321_fu_1113_p1 == 7'd16) & ~(trunc_ln321_fu_1113_p1 == 7'd15) & ~(trunc_ln321_fu_1113_p1 == 7'd14) & ~(trunc_ln321_fu_1113_p1 == 7'd13) & ~(trunc_ln321_fu_1113_p1 == 7'd12) & ~(trunc_ln321_fu_1113_p1 == 7'd11) & ~(trunc_ln321_fu_1113_p1 == 7'd10) & ~(trunc_ln321_fu_1113_p1 == 7'd9) & ~(trunc_ln321_fu_1113_p1 == 7'd8) & ~(trunc_ln321_fu_1113_p1 == 7'd7) & ~(trunc_ln321_fu_1113_p1 == 7'd6) & ~(trunc_ln321_fu_1113_p1 == 7'd5) & ~(trunc_ln321_fu_1113_p1 == 7'd4) & ~(trunc_ln321_fu_1113_p1 == 7'd3) & ~(trunc_ln321_fu_1113_p1 == 7'd2) & ~(trunc_ln321_fu_1113_p1 == 7'd1) & ~(trunc_ln321_fu_1113_p1 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd0)))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_558 <= in_V_V_TDATA;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_558 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_547 <= i_fu_725_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_547 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_2488 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        nf_2_fu_524 <= nf_3_fu_1822_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_2_fu_524 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1566_p2 == 1'd0) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_232 <= sf_fu_1560_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1566_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_232 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_1_reg_2497 <= add_ln700_1_fu_1783_p2;
        add_ln700_3_reg_2502 <= add_ln700_3_fu_1789_p2;
        add_ln700_5_reg_2507 <= add_ln700_5_fu_1801_p2;
        icmp_ln271_reg_2443_pp0_iter1_reg <= icmp_ln271_reg_2443;
        icmp_ln289_reg_2488_pp0_iter1_reg <= icmp_ln289_reg_2488;
        mul_ln1352_5_reg_2492 <= mul_ln1352_5_fu_1723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_719_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_2443 <= icmp_ln271_fu_1480_p2;
        icmp_ln289_reg_2488 <= icmp_ln289_fu_1566_p2;
        p_Result_2_reg_2458 <= {{weight_V_V_TDATA[11:8]}};
        p_Result_3_reg_2463 <= {{weight_V_V_TDATA[15:12]}};
        p_Result_4_reg_2468 <= {{weight_V_V_TDATA[19:16]}};
        p_Result_5_reg_2473 <= {{weight_V_V_TDATA[23:20]}};
        p_Result_6_reg_2478 <= {{weight_V_V_TDATA[27:24]}};
        p_Result_7_reg_2483 <= {{weight_V_V_TDATA[31:28]}};
        p_Result_s_reg_2453 <= {{weight_V_V_TDATA[7:4]}};
        trunc_ln647_reg_2448 <= trunc_ln647_fu_1486_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd8))) begin
        tmp_V_10_fu_268 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd9))) begin
        tmp_V_11_fu_272 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd10))) begin
        tmp_V_12_fu_276 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd11))) begin
        tmp_V_13_fu_280 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd12))) begin
        tmp_V_14_fu_284 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd13))) begin
        tmp_V_15_fu_288 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd14))) begin
        tmp_V_16_fu_292 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd15))) begin
        tmp_V_17_fu_296 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd16))) begin
        tmp_V_18_fu_300 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd17))) begin
        tmp_V_19_fu_304 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd0))) begin
        tmp_V_1_fu_236 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd18))) begin
        tmp_V_20_fu_308 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd19))) begin
        tmp_V_21_fu_312 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd20))) begin
        tmp_V_22_fu_316 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd21))) begin
        tmp_V_23_fu_320 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd22))) begin
        tmp_V_24_fu_324 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd23))) begin
        tmp_V_25_fu_328 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd24))) begin
        tmp_V_26_fu_332 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd25))) begin
        tmp_V_27_fu_336 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd26))) begin
        tmp_V_28_fu_340 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd27))) begin
        tmp_V_29_fu_344 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd1))) begin
        tmp_V_2_fu_240 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd28))) begin
        tmp_V_30_fu_348 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd29))) begin
        tmp_V_31_fu_352 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd30))) begin
        tmp_V_32_fu_356 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd31))) begin
        tmp_V_33_fu_360 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd32))) begin
        tmp_V_34_fu_364 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd33))) begin
        tmp_V_35_fu_368 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd34))) begin
        tmp_V_36_fu_372 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd35))) begin
        tmp_V_37_fu_376 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd36))) begin
        tmp_V_38_fu_380 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd37))) begin
        tmp_V_39_fu_384 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd38))) begin
        tmp_V_40_fu_388 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd39))) begin
        tmp_V_41_fu_392 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd40))) begin
        tmp_V_42_fu_396 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd41))) begin
        tmp_V_43_fu_400 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd42))) begin
        tmp_V_44_fu_404 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd43))) begin
        tmp_V_45_fu_408 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd44))) begin
        tmp_V_46_fu_412 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd45))) begin
        tmp_V_47_fu_416 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd46))) begin
        tmp_V_48_fu_420 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd47))) begin
        tmp_V_49_fu_424 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd2))) begin
        tmp_V_4_fu_244 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd48))) begin
        tmp_V_50_fu_428 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd49))) begin
        tmp_V_51_fu_432 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd50))) begin
        tmp_V_52_fu_436 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd51))) begin
        tmp_V_53_fu_440 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd52))) begin
        tmp_V_54_fu_444 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd53))) begin
        tmp_V_55_fu_448 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd54))) begin
        tmp_V_56_fu_452 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd55))) begin
        tmp_V_57_fu_456 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd56))) begin
        tmp_V_58_fu_460 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd57))) begin
        tmp_V_59_fu_464 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd3))) begin
        tmp_V_5_fu_248 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd58))) begin
        tmp_V_60_fu_468 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd59))) begin
        tmp_V_61_fu_472 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd60))) begin
        tmp_V_62_fu_476 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd61))) begin
        tmp_V_63_fu_480 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd62))) begin
        tmp_V_64_fu_484 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd63))) begin
        tmp_V_65_fu_488 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd64))) begin
        tmp_V_66_fu_492 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd65))) begin
        tmp_V_67_fu_496 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd66))) begin
        tmp_V_68_fu_500 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd67))) begin
        tmp_V_69_fu_504 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd4))) begin
        tmp_V_6_fu_252 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd68))) begin
        tmp_V_70_fu_508 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd69))) begin
        tmp_V_71_fu_512 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd70))) begin
        tmp_V_72_fu_516 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln321_fu_1113_p1 == 7'd70) & ~(trunc_ln321_fu_1113_p1 == 7'd69) & ~(trunc_ln321_fu_1113_p1 == 7'd68) & ~(trunc_ln321_fu_1113_p1 == 7'd67) & ~(trunc_ln321_fu_1113_p1 == 7'd66) & ~(trunc_ln321_fu_1113_p1 == 7'd65) & ~(trunc_ln321_fu_1113_p1 == 7'd64) & ~(trunc_ln321_fu_1113_p1 == 7'd63) & ~(trunc_ln321_fu_1113_p1 == 7'd62) & ~(trunc_ln321_fu_1113_p1 == 7'd61) & ~(trunc_ln321_fu_1113_p1 == 7'd60) & ~(trunc_ln321_fu_1113_p1 == 7'd59) & ~(trunc_ln321_fu_1113_p1 == 7'd58) & ~(trunc_ln321_fu_1113_p1 == 7'd57) & ~(trunc_ln321_fu_1113_p1 == 7'd56) & ~(trunc_ln321_fu_1113_p1 == 7'd55) & ~(trunc_ln321_fu_1113_p1 == 7'd54) & ~(trunc_ln321_fu_1113_p1 == 7'd53) & ~(trunc_ln321_fu_1113_p1 == 7'd52) & ~(trunc_ln321_fu_1113_p1 == 7'd51) & ~(trunc_ln321_fu_1113_p1 == 7'd50) & ~(trunc_ln321_fu_1113_p1 == 7'd49) & ~(trunc_ln321_fu_1113_p1 == 7'd48) & ~(trunc_ln321_fu_1113_p1 == 7'd47) & ~(trunc_ln321_fu_1113_p1 == 7'd46) & ~(trunc_ln321_fu_1113_p1 == 7'd45) & ~(trunc_ln321_fu_1113_p1 == 7'd44) & ~(trunc_ln321_fu_1113_p1 == 7'd43) & ~(trunc_ln321_fu_1113_p1 == 7'd42) & ~(trunc_ln321_fu_1113_p1 == 7'd41) & ~(trunc_ln321_fu_1113_p1 == 7'd40) & ~(trunc_ln321_fu_1113_p1 == 7'd39) & ~(trunc_ln321_fu_1113_p1 == 7'd38) & ~(trunc_ln321_fu_1113_p1 == 7'd37) & ~(trunc_ln321_fu_1113_p1 == 7'd36) & ~(trunc_ln321_fu_1113_p1 == 7'd35) & ~(trunc_ln321_fu_1113_p1 == 7'd34) & ~(trunc_ln321_fu_1113_p1 == 7'd33) & ~(trunc_ln321_fu_1113_p1 == 7'd32) & ~(trunc_ln321_fu_1113_p1 == 7'd31) & ~(trunc_ln321_fu_1113_p1 == 7'd30) & ~(trunc_ln321_fu_1113_p1 == 7'd29) & ~(trunc_ln321_fu_1113_p1 == 7'd28) & ~(trunc_ln321_fu_1113_p1 == 7'd27) & ~(trunc_ln321_fu_1113_p1 == 7'd26) & ~(trunc_ln321_fu_1113_p1 == 7'd25) & ~(trunc_ln321_fu_1113_p1 == 7'd24) & ~(trunc_ln321_fu_1113_p1 == 7'd23) & ~(trunc_ln321_fu_1113_p1 == 7'd22) & ~(trunc_ln321_fu_1113_p1 == 7'd21) & ~(trunc_ln321_fu_1113_p1 == 7'd20) & ~(trunc_ln321_fu_1113_p1 == 7'd19) & ~(trunc_ln321_fu_1113_p1 == 7'd18) & ~(trunc_ln321_fu_1113_p1 == 7'd17) & ~(trunc_ln321_fu_1113_p1 == 7'd16) & ~(trunc_ln321_fu_1113_p1 == 7'd15) & ~(trunc_ln321_fu_1113_p1 == 7'd14) & ~(trunc_ln321_fu_1113_p1 == 7'd13) & ~(trunc_ln321_fu_1113_p1 == 7'd12) & ~(trunc_ln321_fu_1113_p1 == 7'd11) & ~(trunc_ln321_fu_1113_p1 == 7'd10) & ~(trunc_ln321_fu_1113_p1 == 7'd9) & ~(trunc_ln321_fu_1113_p1 == 7'd8) & ~(trunc_ln321_fu_1113_p1 == 7'd7) & ~(trunc_ln321_fu_1113_p1 == 7'd6) & ~(trunc_ln321_fu_1113_p1 == 7'd5) & ~(trunc_ln321_fu_1113_p1 == 7'd4) & ~(trunc_ln321_fu_1113_p1 == 7'd3) & ~(trunc_ln321_fu_1113_p1 == 7'd2) & ~(trunc_ln321_fu_1113_p1 == 7'd1) & ~(trunc_ln321_fu_1113_p1 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_V_73_fu_520 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd5))) begin
        tmp_V_7_fu_256 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd6))) begin
        tmp_V_8_fu_260 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_1113_p1 == 7'd7))) begin
        tmp_V_9_fu_264 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_V_fu_228 <= tmp_V_76_fu_1879_p2;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_719_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_2488 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_sig_allocacmp_nf_2_load = nf_3_fu_1822_p3;
    end else begin
        ap_sig_allocacmp_nf_2_load = nf_2_fu_524;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op173_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_2488_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_2488_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_719_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln248_fu_719_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((icmp_ln248_fu_719_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_1783_p2 = ($signed(sext_ln170_4_fu_1702_p1) + $signed(sext_ln170_5_fu_1752_p1));

assign add_ln700_2_fu_1857_p2 = ($signed(add_ln700_fu_1848_p2) + $signed(sext_ln700_2_fu_1854_p1));

assign add_ln700_3_fu_1789_p2 = ($signed(sext_ln170_fu_1594_p1) + $signed(sext_ln170_3_fu_1675_p1));

assign add_ln700_4_fu_1795_p2 = ($signed(sext_ln700_1_fu_1779_p1) + $signed(sext_ln170_1_fu_1621_p1));

assign add_ln700_5_fu_1801_p2 = ($signed(sext_ln170_2_fu_1648_p1) + $signed(add_ln700_4_fu_1795_p2));

assign add_ln700_6_fu_1869_p2 = ($signed(sext_ln700_3_fu_1863_p1) + $signed(sext_ln700_4_fu_1866_p1));

assign add_ln700_fu_1848_p2 = ($signed(sext_ln700_fu_1845_p1) + $signed(res_V_fu_1838_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op173_read_state2 == 1'b1)) | ((icmp_ln248_fu_719_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op173_read_state2 == 1'b1)) | ((icmp_ln248_fu_719_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op173_read_state2 == 1'b1)) | ((icmp_ln248_fu_719_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op173_read_state2 == 1'b1)) | ((icmp_ln248_fu_719_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((icmp_ln289_reg_2488_pp0_iter1_reg == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_558 = 'bx;

always @ (*) begin
    ap_predicate_op173_read_state2 = ((icmp_ln252_fu_734_p2 == 1'd1) & (icmp_ln248_fu_719_p2 == 1'd0));
end

assign arg_V_read_assign_1_fu_1598_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_558[7:4]}};

assign arg_V_read_assign_2_fu_1625_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_558[11:8]}};

assign arg_V_read_assign_3_fu_1652_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_558[15:12]}};

assign arg_V_read_assign_4_fu_1679_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_558[19:16]}};

assign arg_V_read_assign_5_fu_1706_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_558[23:20]}};

assign arg_V_read_assign_6_fu_1729_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_558[27:24]}};

assign arg_V_read_assign_7_fu_1756_p4 = {{ap_phi_reg_pp0_iter1_act_m_val_V_reg_558[31:28]}};

assign i_fu_725_p2 = (i_0_reg_547 + 22'd1);

assign icmp_ln248_fu_719_p2 = ((i_0_reg_547 == 22'd3612672) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_734_p2 = ((ap_sig_allocacmp_nf_2_load == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1480_p2 = ((sf_1_fu_232 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1566_p2 = ((sf_fu_1560_p2 == 32'd72) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1816_p2 = ((nf_fu_1810_p2 == 32'd64) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_963_p73 = sf_1_fu_232[6:0];

assign nf_3_fu_1822_p3 = ((icmp_ln301_fu_1816_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_1810_p2);

assign nf_fu_1810_p2 = (nf_2_fu_524 + 32'd1);

assign out_V_V_TDATA = ($signed(add_ln700_2_fu_1857_p2) + $signed(sext_ln700_5_fu_1875_p1));

assign res_V_fu_1838_p3 = ((icmp_ln271_reg_2443_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : tmp_V_fu_228);

assign sext_ln170_1_fu_1621_p1 = mul_ln1352_1_fu_1615_p2;

assign sext_ln170_2_fu_1648_p1 = mul_ln1352_2_fu_1642_p2;

assign sext_ln170_3_fu_1675_p1 = mul_ln1352_3_fu_1669_p2;

assign sext_ln170_4_fu_1702_p1 = mul_ln1352_4_fu_1696_p2;

assign sext_ln170_5_fu_1752_p1 = mul_ln1352_6_fu_1746_p2;

assign sext_ln170_fu_1594_p1 = mul_ln1352_fu_1588_p2;

assign sext_ln700_1_fu_1779_p1 = mul_ln1352_7_fu_1773_p2;

assign sext_ln700_2_fu_1854_p1 = $signed(add_ln700_1_reg_2497);

assign sext_ln700_3_fu_1863_p1 = $signed(add_ln700_3_reg_2502);

assign sext_ln700_4_fu_1866_p1 = $signed(add_ln700_5_reg_2507);

assign sext_ln700_5_fu_1875_p1 = $signed(add_ln700_6_fu_1869_p2);

assign sext_ln700_fu_1845_p1 = mul_ln1352_5_reg_2492;

assign sf_fu_1560_p2 = (32'd1 + sf_1_fu_232);

assign tmp_V_76_fu_1879_p2 = ($signed(add_ln700_2_fu_1857_p2) + $signed(sext_ln700_5_fu_1875_p1));

assign trunc_ln321_fu_1113_p1 = sf_1_fu_232[6:0];

assign trunc_ln647_1_fu_1577_p1 = ap_phi_reg_pp0_iter1_act_m_val_V_reg_558[3:0];

assign trunc_ln647_fu_1486_p1 = weight_V_V_TDATA[3:0];

endmodule //StreamingFCLayer_Batch_5_Matrix_Vector_Activa
