
---------- Begin Simulation Statistics ----------
final_tick                               1774307087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886256                       # Number of bytes of host memory used
host_op_rate                                    27753                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   679.18                       # Real time elapsed on the host
host_tick_rate                               31927126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021684                       # Number of seconds simulated
sim_ticks                                 21684228250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       250544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        503502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3683668                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7495                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4033527                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155639                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3683668                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       528029                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5027232                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493218                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1828                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14442427                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14512228                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7546                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1544965                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33176582                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39032761                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.482907                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.695112                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35033046     89.75%     89.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794236      2.03%     91.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       373965      0.96%     92.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561616      1.44%     94.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444883      1.14%     95.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201431      0.52%     95.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74558      0.19%     96.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4061      0.01%     96.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1544965      3.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39032761                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.336843                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.336843                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30002107                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64785971                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607977                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8520207                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389476                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820790                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377347                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2078                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606271                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2014                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5027232                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6315304                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36378953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35723110                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778952                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115919                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6571605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648857                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.823712                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43340566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.781877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.052091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30661040     70.74%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           702078      1.62%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737854      1.70%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987245      2.28%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260845      2.91%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779576      1.80%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901567      2.08%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745493      1.72%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6564868     15.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43340566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16038082                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12336667                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10159                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500571                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.320785                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366272                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606271                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7351941                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602551                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733473                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61096107                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12760001                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423901                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57280385                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1426393                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389476                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1343429                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24647                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322002                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9260198                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11783172                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6503                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42226086                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52855356                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.719001                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30360609                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.218752                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56280915                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76794610                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26467210                       # number of integer regfile writes
system.switch_cpus.ipc                       0.230582                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.230582                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292572      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27633013     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639127      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          240      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216694      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         3012      0.01%     55.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269116      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658197      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3731090      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259689     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876116     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57704291                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22799149                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43415496                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19504612                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365639                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3097891                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053686                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181880      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            416      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202683      6.54%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        472998     15.27%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664506     53.73%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       575086     18.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34710461                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118491912                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33350744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64977642                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60809809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57704291                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42246847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60374                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262446                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16672747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43340566                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.331415                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.379055                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30686603     70.80%     70.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1201471      2.77%     73.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1661992      3.83%     77.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1272260      2.94%     80.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015093      4.65%     85.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1816054      4.19%     89.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172557      5.01%     94.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       930216      2.15%     96.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584320      3.66%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43340566                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.330560                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6315386                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14343                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383092                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31199903                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43368436                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8787050                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141215                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4025236                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         473767                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3269                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155540149                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62316760                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56539274                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8765436                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20858449                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389476                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21373359                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36166994                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820725                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86166384                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5626033                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84552358                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108359532                       # The number of ROB writes
system.switch_cpus.timesIdled                     430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        79974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506181                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          79974                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127020                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       124754                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125790                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125938                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127020                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       756460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       756460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 756460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24173568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24173568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24173568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252958                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1029278000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317796000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21684228250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       250299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          630                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          291414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           990                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24317184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          289945                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7984320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           543728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.147085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.354191                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 463754     85.29%     85.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  79974     14.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             543728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379262500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1482000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          588                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          237                       # number of demand (read+write) hits
system.l2.demand_hits::total                      825                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          588                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          237                       # number of overall hits
system.l2.overall_hits::total                     825                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          400                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252554                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252958                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          400                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252554                       # number of overall misses
system.l2.overall_misses::total                252958                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20166861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20200843500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33982000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20166861500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20200843500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253783                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253783                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.404858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999062                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996749                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.404858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999062                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996749                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        84955                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79851.681225                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79858.488366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        84955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79851.681225                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79858.488366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              124755                       # number of writebacks
system.l2.writebacks::total                    124755                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252954                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29982000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17641321500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17671303500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29982000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17641321500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17671303500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.404858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.404858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996733                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        74955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69851.681225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69859.751180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        74955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69851.681225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69859.751180                       # average overall mshr miss latency
system.l2.replacements                         289945                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          630                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              630                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          630                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        40574                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         40574                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125938                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125938                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9806099000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9806099000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77864.496816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77864.496816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8546719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8546719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67864.496816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67864.496816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.404858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.406061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        84955                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84532.338308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29982000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29982000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.404858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.404040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        74955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        74955                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10360762500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10360762500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81828.224711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81826.932190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9094602500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9094602500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71828.224711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71828.224711                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.918926                       # Cycle average of tags in use
system.l2.tags.total_refs                      462756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    289945                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.596013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     204.140923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.026539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.024633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.597192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1829.129640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.099678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.893130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994101                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          773                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4341441                       # Number of tag accesses
system.l2.tags.data_accesses                  4341441                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16163456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16189312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7984256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7984256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       124754                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124754                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1180582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    745401488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             746593875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1180582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1186484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      368205680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            368205680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      368205680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1180582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    745401488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1114799555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    124754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000111876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7031                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7031                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              610922                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117963                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124754                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2561664500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7304552000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10127.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28877.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   229757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113428                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124754                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  180035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    700.564306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   509.843822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.846194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4054     11.75%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2792      8.09%     19.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3335      9.67%     29.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1166      3.38%     32.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1131      3.28%     36.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1643      4.76%     40.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1260      3.65%     44.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2225      6.45%     51.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16893     48.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34499                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.975252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.657051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.284399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6833     97.18%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          170      2.42%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           27      0.38%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7031                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.740720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.669415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.609817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2488     35.39%     35.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              573      8.15%     43.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1906     27.11%     70.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              884     12.57%     83.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              774     11.01%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              330      4.69%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      1.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7031                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16189056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7983040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16189056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7984256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       746.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       368.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    746.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    368.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21684105500                       # Total gap between requests
system.mem_ctrls.avgGap                      57409.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16163456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7983040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1180581.559318349231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 745401487.830215930939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 368149602.003935754299                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       124754                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13530250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7291021750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 514865751500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33825.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28869.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4127048.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            122036880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             64852755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898154880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          323890560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1711157760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8742538590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        964580160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12827211585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.545682                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2398222750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    723840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18562155500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            124321680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             66070950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907936680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          327226140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1711157760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8813700240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        904654080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12855067530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.830300                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2240984750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    723840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18719393500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21684218250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6314181                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6314191                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6314181                       # number of overall hits
system.cpu.icache.overall_hits::total         6314191                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1123                       # number of overall misses
system.cpu.icache.overall_misses::total          1125                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47803500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47803500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47803500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47803500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6315304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6315316                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6315304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6315316                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000178                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000178                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000178                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000178                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42567.675868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        42492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42567.675868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        42492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          630                       # number of writebacks
system.cpu.icache.writebacks::total               630                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          988                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          988                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          988                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          988                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41664500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41664500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41664500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41664500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000156                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000156                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42170.546559                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42170.546559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42170.546559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42170.546559                       # average overall mshr miss latency
system.cpu.icache.replacements                    630                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6314181                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6314191                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1125                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47803500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47803500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6315304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6315316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42567.675868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        42492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41664500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41664500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42170.546559                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42170.546559                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.795335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               630                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            772.460317                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002252                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.793083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12631622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12631622                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11849184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11849185                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13319903                       # number of overall hits
system.cpu.dcache.overall_hits::total        13319904                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       542634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         542636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       636771                       # number of overall misses
system.cpu.dcache.overall_misses::total        636773                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  40899704995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40899704995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  40899704995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40899704995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.043790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.045625                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045625                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75372.543915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75372.266114                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64229.848713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64229.646978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3530124                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18919                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             298                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   144.885040                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.486577                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       337605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       337605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       337605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       337605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252792                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16202936995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16202936995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20560481495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20560481495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79027.537543                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79027.537543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81333.592420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81333.592420                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10024836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10024837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       416691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        416693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30778660000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30778660000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.039907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73864.470315                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73864.115788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       337604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       337604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6207883500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6207883500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78494.360641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78494.360641                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10121044995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10121044995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80362.108216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80362.108216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9995053495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9995053495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79362.353266                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79362.353266                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470719                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470719                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94137                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94137                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564856                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564856                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060157                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060157                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47763                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47763                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4357544500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4357544500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030522                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030522                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91232.638235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91232.638235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774307087000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.479070                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12388994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.207977                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.476795                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012187                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28166146                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28166146                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1806890188500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39913                       # Simulator instruction rate (inst/s)
host_mem_usage                                 910672                       # Number of bytes of host memory used
host_op_rate                                    84990                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1002.17                       # Real time elapsed on the host
host_tick_rate                               32512455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032583                       # Number of seconds simulated
sim_ticks                                 32583101500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       418195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        836603                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1379565                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18520                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1403957                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136982                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1379565                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       242583                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1629385                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118245                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7164                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5403216                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5176309                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18734                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4614181                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8752562                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     63855398                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.038689                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.340862                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     49688847     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2401406      3.76%     81.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2325498      3.64%     85.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1046628      1.64%     86.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1627118      2.55%     89.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       725880      1.14%     90.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       898583      1.41%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       527257      0.83%     92.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4614181      7.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     63855398                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.172207                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.172207                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      51460320                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78388015                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2786715                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8615236                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113819                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2024371                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23509619                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5584                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8996970                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2897                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1629385                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4235919                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              60467465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37255248                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1468                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227638                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.025004                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4417433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1255227                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.571696                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     65000461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.259363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.751410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         52376652     80.58%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           431882      0.66%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           754962      1.16%     82.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           929718      1.43%     83.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           821660      1.26%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           564079      0.87%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           790034      1.22%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           370841      0.57%     87.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7960633     12.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     65000461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99741196                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53989697                       # number of floating regfile writes
system.switch_cpus.idleCycles                  165742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28645                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1212703                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.173416                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32951886                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8996963                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2293635                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23578494                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           92                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          682                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9803294                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77242415                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23954923                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141555                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76467066                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          17902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14427187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113819                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14434172                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        77603                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1514651                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          162                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          849                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2405294                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2958780                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          849                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11432                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88249115                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75013470                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622305                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54917833                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.151110                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75853392                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76192937                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10844062                       # number of integer regfile writes
system.switch_cpus.ipc                       0.460361                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.460361                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817770      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16735127     21.84%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14817      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           410      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291669      0.38%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          973      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139971      0.18%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6190      0.01%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74429      0.10%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          100      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576344     19.03%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           24      0.00%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663371     13.92%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2916386      3.81%     60.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008392      1.32%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21085238     27.52%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7991005     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76608619                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65451365                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127950966                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61954513                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66677494                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3431398                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044791                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63773      1.86%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            816      0.02%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             42      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       326716      9.52%     11.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       692431     20.18%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         270669      7.89%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134003      3.91%     43.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1665180     48.53%     91.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       277379      8.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13770882                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     93713918                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13058957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21482275                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77171263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76608619                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10916527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        15785                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4734020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     65000461                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.178586                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.226943                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     46853744     72.08%     72.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2749150      4.23%     76.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2336201      3.59%     79.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2009763      3.09%     83.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2898189      4.46%     87.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2354646      3.62%     91.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2540125      3.91%     94.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1518102      2.34%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1740541      2.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     65000461                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.175588                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4236173                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   368                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        68705                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       974189                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23578494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9803294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36026337                       # number of misc regfile reads
system.switch_cpus.numCycles                 65166203                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18448999                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         574099                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3718066                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8586056                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        113495                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221530498                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77720601                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71240784                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9635924                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23750321                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113819                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      33083418                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9792479                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100572539                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78358774                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          235                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           43                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12630426                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            133090818                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151302530                       # The number of ROB writes
system.switch_cpus.timesIdled                    1930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       162038                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887103                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         162039                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  32583101500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             259272                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160375                       # Transaction distribution
system.membus.trans_dist::CleanEvict           257816                       # Transaction distribution
system.membus.trans_dist::ReadExReq            159140                       # Transaction distribution
system.membus.trans_dist::ReadExResp           159140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        259272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1255015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1255015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1255015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37042368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     37042368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37042368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            418412                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  418412    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              418412                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1542086000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2276941250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  32583101500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32583101500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  32583101500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  32583101500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280747                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       327377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3452                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          618552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3604                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277142                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       451584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38849664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39301248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          505905                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10264000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           949532                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.170661                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376215                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 787485     82.93%     82.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 162046     17.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             949532                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          614005500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660036499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5406000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  32583101500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1486                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        23729                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25215                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1486                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        23729                       # number of overall hits
system.l2.overall_hits::total                   25215                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2118                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       416294                       # number of demand (read+write) misses
system.l2.demand_misses::total                 418412                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2118                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       416294                       # number of overall misses
system.l2.overall_misses::total                418412                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    178385500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  39409748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39588133500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    178385500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  39409748000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39588133500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3604                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440023                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443627                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3604                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440023                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443627                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.587680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.946073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.943162                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.587680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.946073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.943162                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84223.559962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94668.066319                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94615.196266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84223.559962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94668.066319                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94615.196266                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160375                       # number of writebacks
system.l2.writebacks::total                    160375                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       416294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            418412                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       416294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           418412                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    157205500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35246808000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35404013500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    157205500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35246808000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35404013500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.587680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.946073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.943162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.587680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.946073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.943162                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74223.559962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84668.066319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84615.196266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74223.559962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84668.066319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84615.196266                       # average overall mshr miss latency
system.l2.replacements                         505905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       167002                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           167002                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       167002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       167002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3446                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3446                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3446                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3446                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        74325                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         74325                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3741                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       159140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              159140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  14224134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14224134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.977032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89381.264924                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89381.264924                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       159140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         159140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12632734500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12632734500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.977032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79381.264924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79381.264924                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    178385500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    178385500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.587680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.587680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84223.559962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84223.559962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    157205500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157205500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.587680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.587680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74223.559962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74223.559962                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       257154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          257154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25185613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25185613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.927878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.927878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97939.808442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97939.808442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       257154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       257154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  22614073500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22614073500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.927878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.927878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87939.808442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87939.808442                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  32583101500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      815621                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    507953                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.605702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     279.479831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.788769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1760.731400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.136465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.859732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          528                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7602665                       # Number of tag accesses
system.l2.tags.data_accesses                  7602665                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32583101500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       135552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     26642816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26778368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       135552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        135552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10264000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10264000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       416294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              418412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160375                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4160193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    817688150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             821848344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4160193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4160193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      315009914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            315009914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      315009914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4160193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    817688150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1136858258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    416179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001289719250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9466                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9466                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              905853                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151104                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      418412                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160375                       # Number of write requests accepted
system.mem_ctrls.readBursts                    418412                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10172                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10278774750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2091485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18121843500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24572.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43322.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   159116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                418412                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  254328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   84669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       285177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.869884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.232111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.721215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       229513     80.48%     80.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24776      8.69%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12498      4.38%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3674      1.29%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1860      0.65%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1079      0.38%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          810      0.28%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          971      0.34%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9996      3.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       285177                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.188992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.495617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    226.172285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9463     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9466                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.939784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.896052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.245623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5565     58.79%     58.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              379      4.00%     62.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2501     26.42%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              696      7.35%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              226      2.39%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               71      0.75%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9466                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26771008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10262528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26778368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10264000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       821.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       314.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    821.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    315.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32583047500                       # Total gap between requests
system.mem_ctrls.avgGap                      56295.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       135552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     26635456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10262528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4160193.283012054395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 817462266.445077300072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 314964737.165981531143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2118                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       416294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     69922750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  18051920750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 791707174500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33013.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43363.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4936599.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1046574060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            556248330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1540419300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          430070580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2572268400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13525034670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1122408000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20793023340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.153594                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2776904000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1088100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28718097500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            989661120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            525998385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1446221280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          406966860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2572268400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13482328560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1158371040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20581815645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.671471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2872747750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1088100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28622253750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    54267319750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10545886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10545896                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10545886                       # number of overall hits
system.cpu.icache.overall_hits::total        10545896                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5337                       # number of overall misses
system.cpu.icache.overall_misses::total          5339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    279731000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    279731000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    279731000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    279731000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10551223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10551235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10551223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10551235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000506                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000506                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52413.528199                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52393.893988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52413.528199                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52393.893988                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          545                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.277778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4082                       # number of writebacks
system.cpu.icache.writebacks::total              4082                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          745                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          745                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          745                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          745                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4592                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4592                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4592                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4592                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    241178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    241178500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241178500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52521.450348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52521.450348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52521.450348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52521.450348                       # average overall mshr miss latency
system.cpu.icache.replacements                   4082                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10545886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10545896                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    279731000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    279731000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10551223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10551235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52413.528199                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52393.893988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    241178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52521.450348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52521.450348                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.282974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10550490                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4594                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2296.580322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.280762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21107064                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21107064                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39449309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39449310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41269714                       # number of overall hits
system.cpu.dcache.overall_hits::total        41269715                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1394085                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1515780                       # number of overall misses
system.cpu.dcache.overall_misses::total       1515782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 109763924608                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 109763924608                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 109763924608                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 109763924608                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40843394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40843397                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42785494                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42785497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035427                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035427                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78735.460613                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78735.347656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72414.152851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72414.057304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9400637                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18919                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            103271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             298                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    91.028817                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.486577                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       292546                       # number of writebacks
system.cpu.dcache.writebacks::total            292546                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       762786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       762786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       762786                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       762786                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692814                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692814                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  55283658109                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55283658109                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60896363109                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60896363109                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015457                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015457                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016193                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016193                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87571.274640                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87571.274640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87897.131278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87897.131278                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691792                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30943414                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30943415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1105185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1105187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  84966558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  84966558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32048599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32048602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76879.941367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76879.802242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       762707                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       762707                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30777922500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30777922500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89868.320009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89868.320009                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24797366608                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24797366608                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85833.736961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85833.736961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           79                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           79                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24505735609                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24505735609                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84847.485498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84847.485498                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1820405                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1820405                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       121695                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       121695                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942100                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942100                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.062662                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062662                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61515                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61515                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5612705000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5612705000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91241.241974                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91241.241974                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1806890188500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.719520                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41962531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.568074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.717286                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.030000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86263810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86263810                       # Number of data accesses

---------- End Simulation Statistics   ----------
