--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml svec_tdc.twx svec_tdc.ncd -o svec_tdc.twr svec_tdc.pcf

Design file:              svec_tdc.ncd
Physical constraint file: svec_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 38 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.632ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_9 (SLICE_X70Y19.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_9 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_9 to cmp_tdc2_clks_rsts_mgment/dac_word_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y19.BQ      Tcko                  0.408   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_9
    SLICE_X70Y19.A3      net (fanout=2)        2.011   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<9>
    SLICE_X70Y19.CLK     Tas                   0.213   cmp_tdc2_clks_rsts_mgment/dac_word<15>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT241
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_9
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (0.621ns logic, 2.011ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_19 (SLICE_X73Y15.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_19 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_19 to cmp_tdc2_clks_rsts_mgment/dac_word_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y19.DQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_19
    SLICE_X73Y15.B3      net (fanout=2)        2.012   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<19>
    SLICE_X73Y15.CLK     Tas                   0.227   cmp_tdc2_clks_rsts_mgment/dac_word<22>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT111
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_19
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (0.618ns logic, 2.012ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_14 (SLICE_X70Y19.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_14 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_14 to cmp_tdc2_clks_rsts_mgment/dac_word_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y20.CQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_14
    SLICE_X70Y19.C2      net (fanout=2)        1.756   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<14>
    SLICE_X70Y19.CLK     Tas                   0.341   cmp_tdc2_clks_rsts_mgment/dac_word<15>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT61
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_14
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.788ns logic, 1.756ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X40Y57.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/sfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/sfifo/w_idx_gray_3 to cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.BMUX    Tshcko                0.244   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc2_clks_crossing/sfifo/w_idx_gray_3
    SLICE_X40Y57.AI      net (fanout=1)        0.119   cmp_tdc2_clks_crossing/sfifo/w_idx_gray<3>
    SLICE_X40Y57.CLK     Tdh         (-Th)    -0.030   cmp_tdc2_clks_crossing/sfifo/w_idx_shift_r_3<3>
                                                       cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.274ns logic, 0.119ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (SLICE_X72Y81.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_gray_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_gray_2 to cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y73.BQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_gray_2
    SLICE_X72Y81.CI      net (fanout=2)        0.398   cmp_tdc2_clks_crossing/mfifo/r_idx_gray<2>
    SLICE_X72Y81.CLK     Tdh         (-Th)    -0.050   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.250ns logic, 0.398ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1 (SLICE_X72Y81.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1 to cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y73.AQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1
    SLICE_X72Y81.DI      net (fanout=2)        0.416   cmp_tdc2_clks_crossing/mfifo/r_idx_gray<1>
    SLICE_X72Y81.CLK     Tdh         (-Th)    -0.033   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.233ns logic, 0.416ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.201ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/internal_rst_synch_0 (SLICE_X55Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/rst (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/internal_rst_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/rst to cmp_tdc2_clks_rsts_mgment/internal_rst_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y19.CQ     Tcko                  0.391   cmp_tdc2_clks_rsts_mgment/rst
                                                       cmp_tdc2_clks_rsts_mgment/rst
    SLICE_X55Y9.AX       net (fanout=1)        3.747   cmp_tdc2_clks_rsts_mgment/rst
    SLICE_X55Y9.CLK      Tdick                 0.063   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      4.201ns (0.454ns logic, 3.747ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X76Y73.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.566ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y73.BQ      Tcko                  0.447   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X76Y73.CI      net (fanout=2)        1.054   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X76Y73.CLK     Tds                   0.065   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      1.566ns (0.512ns logic, 1.054ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X76Y73.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.525ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y73.AQ      Tcko                  0.447   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X76Y73.DI      net (fanout=2)        1.050   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X76Y73.CLK     Tds                   0.028   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.475ns logic, 1.050ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X76Y73.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y73.BMUX    Tshcko                0.244   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3
    SLICE_X76Y73.BI      net (fanout=2)        0.231   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<3>
    SLICE_X76Y73.CLK     Tdh         (-Th)    -0.029   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.273ns logic, 0.231ns route)
                                                       (54.2% logic, 45.8% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X76Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y73.DMUX    Tshcko                0.244   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0
    SLICE_X76Y73.AX      net (fanout=2)        0.337   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<0>
    SLICE_X76Y73.CLK     Tdh         (-Th)     0.070   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.174ns logic, 0.337ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X76Y73.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y73.BQ      Tcko                  0.198   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X76Y73.AI      net (fanout=3)        0.341   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X76Y73.CLK     Tdh         (-Th)    -0.030   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.228ns logic, 0.341ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y82.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y82.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y82.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 475964 paths analyzed, 9813 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.768ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17 (SLICE_X100Y176.D1), 259 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.774ns (Levels of Logic = 5)
  Clock Path Skew:      0.041ns (0.761 - 0.720)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y171.AMUX   Tshcko                0.461   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A5     net (fanout=1)        0.788   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>21
    SLICE_X84Y173.C6     net (fanout=22)       1.318   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>2
    SLICE_X84Y173.C      Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0825
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0816<7>1
    SLICE_X81Y173.B4     net (fanout=15)       1.148   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0816
    SLICE_X81Y173.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/start_phase<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1082
    SLICE_X88Y174.C4     net (fanout=3)        0.961   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1083
    SLICE_X88Y174.CMUX   Tilo                  0.343   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo2_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10819_SW1_G
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10819_SW1
    SLICE_X100Y176.D1    net (fanout=1)        1.744   N1728
    SLICE_X100Y176.CLK   Tas                   0.289   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10820
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    -------------------------------------------------  ---------------------------
    Total                                      7.774ns (1.815ns logic, 5.959ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 4)
  Clock Path Skew:      0.041ns (0.761 - 0.720)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y171.AQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X96Y174.B3     net (fanout=23)       0.827   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X96Y174.B      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1042
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X81Y183.B5     net (fanout=25)       1.621   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X81Y183.BMUX   Tilo                  0.313   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo2_o<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10721
    SLICE_X88Y174.C5     net (fanout=54)       1.965   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1072
    SLICE_X88Y174.CMUX   Tilo                  0.343   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo2_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10819_SW1_G
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10819_SW1
    SLICE_X100Y176.D1    net (fanout=1)        1.744   N1728
    SLICE_X100Y176.CLK   Tas                   0.289   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10820
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (1.558ns logic, 6.157ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 4)
  Clock Path Skew:      0.041ns (0.761 - 0.720)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y171.DQ     Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X96Y174.B4     net (fanout=58)       0.830   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X96Y174.B      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1042
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X81Y183.B5     net (fanout=25)       1.621   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X81Y183.BMUX   Tilo                  0.313   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo2_o<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10721
    SLICE_X88Y174.C5     net (fanout=54)       1.965   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1072
    SLICE_X88Y174.CMUX   Tilo                  0.343   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo2_o<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10819_SW1_G
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10819_SW1
    SLICE_X100Y176.D1    net (fanout=1)        1.744   N1728
    SLICE_X100Y176.CLK   Tas                   0.289   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10820
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (1.541ns logic, 6.160ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17 (SLICE_X100Y176.D2), 699 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 6)
  Clock Path Skew:      0.038ns (0.761 - 0.723)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y173.AQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0
    SLICE_X100Y170.D6    net (fanout=61)       1.688   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
    SLICE_X100Y170.D     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_8<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10911_SW0
    SLICE_X102Y169.A6    net (fanout=1)        0.464   N1588
    SLICE_X102Y169.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_2<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10911
    SLICE_X107Y167.C5    net (fanout=23)       0.737   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1091
    SLICE_X107Y167.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10813
    SLICE_X107Y167.B1    net (fanout=1)        0.581   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10813
    SLICE_X107Y167.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10816
    SLICE_X100Y176.C3    net (fanout=1)        1.517   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10816
    SLICE_X100Y176.C     Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10818
    SLICE_X100Y176.D2    net (fanout=1)        0.940   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10818
    SLICE_X100Y176.CLK   Tas                   0.289   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10820
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (1.827ns logic, 5.927ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.752ns (Levels of Logic = 6)
  Clock Path Skew:      0.041ns (0.761 - 0.720)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y171.AMUX   Tshcko                0.461   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A5     net (fanout=1)        0.788   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>21
    SLICE_X99Y178.B6     net (fanout=22)       0.730   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>2
    SLICE_X99Y178.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0674
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0674<7>1
    SLICE_X110Y179.B4    net (fanout=31)       1.631   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0674
    SLICE_X110Y179.B     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1089
    SLICE_X110Y179.D1    net (fanout=3)        0.453   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10810
    SLICE_X110Y179.CMUX  Topdc                 0.338   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10817_SW1_F
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10817_SW1
    SLICE_X100Y176.C2    net (fanout=1)        1.195   N1818
    SLICE_X100Y176.C     Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10818
    SLICE_X100Y176.D2    net (fanout=1)        0.940   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10818
    SLICE_X100Y176.CLK   Tas                   0.289   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10820
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (2.015ns logic, 5.737ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 5)
  Clock Path Skew:      0.041ns (0.761 - 0.720)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y171.AQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X99Y178.B4     net (fanout=23)       1.804   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X99Y178.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0674
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0674<7>1
    SLICE_X110Y179.B4    net (fanout=31)       1.631   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0674
    SLICE_X110Y179.B     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1089
    SLICE_X110Y179.D1    net (fanout=3)        0.453   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10810
    SLICE_X110Y179.CMUX  Topdc                 0.338   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10817_SW1_F
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10817_SW1
    SLICE_X100Y176.C2    net (fanout=1)        1.195   N1818
    SLICE_X100Y176.C     Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10818
    SLICE_X100Y176.D2    net (fanout=1)        0.940   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10818
    SLICE_X100Y176.CLK   Tas                   0.289   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10820
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_17
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (1.703ns logic, 6.023ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (SLICE_X99Y175.B3), 259 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.157 - 0.160)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y171.AMUX   Tshcko                0.461   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A5     net (fanout=1)        0.788   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>21
    SLICE_X84Y173.C6     net (fanout=22)       1.318   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>2
    SLICE_X84Y173.C      Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0825
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0816<7>1
    SLICE_X85Y175.A1     net (fanout=15)       0.787   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0816
    SLICE_X85Y175.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/one_hz_phase<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out722
    SLICE_X90Y173.D6     net (fanout=3)        1.422   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out721
    SLICE_X90Y173.CMUX   Topdc                 0.368   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out723
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218_SW1_F
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218_SW1
    SLICE_X99Y175.B3     net (fanout=1)        1.516   N1695
    SLICE_X99Y175.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (1.873ns logic, 5.831ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.157 - 0.160)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y171.AMUX   Tshcko                0.461   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A5     net (fanout=1)        0.788   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>21
    SLICE_X84Y173.A4     net (fanout=22)       1.390   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>2
    SLICE_X84Y173.A      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0825
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10711
    SLICE_X85Y175.A3     net (fanout=24)       0.661   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1071
    SLICE_X85Y175.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/one_hz_phase<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out722
    SLICE_X90Y173.D6     net (fanout=3)        1.422   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out721
    SLICE_X90Y173.CMUX   Topdc                 0.368   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out723
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218_SW1_F
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218_SW1
    SLICE_X99Y175.B3     net (fanout=1)        1.516   N1695
    SLICE_X99Y175.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (1.872ns logic, 5.777ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.157 - 0.160)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y171.AMUX   Tshcko                0.461   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A5     net (fanout=1)        0.788   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X99Y172.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>21
    SLICE_X84Y173.D6     net (fanout=22)       1.233   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0563<7>2
    SLICE_X84Y173.D      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0825
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0825<7>1
    SLICE_X85Y175.A2     net (fanout=23)       0.809   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0825
    SLICE_X85Y175.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/one_hz_phase<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out722
    SLICE_X90Y173.D6     net (fanout=3)        1.422   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out721
    SLICE_X90Y173.CMUX   Topdc                 0.368   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out723
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218_SW1_F
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218_SW1
    SLICE_X99Y175.B3     net (fanout=1)        1.516   N1695
    SLICE_X99Y175.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (1.872ns logic, 5.768ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_24 (SLICE_X103Y172.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2 to cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y173.BQ    Tcko                  0.200   cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X103Y172.SR    net (fanout=142)      0.202   cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X103Y172.CLK   Tcksr       (-Th)     0.131   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_24
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.069ns logic, 0.202ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_27 (SLICE_X103Y172.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2 to cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y173.BQ    Tcko                  0.200   cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X103Y172.SR    net (fanout=142)      0.202   cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X103Y172.CLK   Tcksr       (-Th)     0.127   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_27
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.073ns logic, 0.202ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_26 (SLICE_X103Y172.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2 to cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y173.BQ    Tcko                  0.200   cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X103Y172.SR    net (fanout=142)      0.202   cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1_2
    SLICE_X103Y172.CLK   Tcksr       (-Th)     0.121   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6_26
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.079ns logic, 0.202ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y82.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y82.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y82.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y8.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X5Y8.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y10.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 475977 paths analyzed, 9812 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.855ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10 (SLICE_X51Y17.B6), 699 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.881 - 0.973)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.DQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2
    SLICE_X30Y11.B3      net (fanout=52)       0.796   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
    SLICE_X30Y11.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X29Y7.D3       net (fanout=15)       0.788   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X29Y7.DMUX     Tilo                  0.313   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10011
    SLICE_X31Y4.B5       net (fanout=30)       0.728   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1001
    SLICE_X31Y4.B        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<26>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2410
    SLICE_X30Y4.D6       net (fanout=3)        0.511   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out249
    SLICE_X30Y4.CMUX     Topdc                 0.368   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2416_SW1_F
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2416_SW1
    SLICE_X51Y17.A1      net (fanout=1)        2.616   N1752
    SLICE_X51Y17.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<10>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2417
    SLICE_X51Y17.B6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2416
    SLICE_X51Y17.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<10>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2419
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (2.171ns logic, 5.557ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.881 - 0.973)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.DQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2
    SLICE_X30Y11.B3      net (fanout=52)       0.796   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
    SLICE_X30Y11.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X29Y7.D3       net (fanout=15)       0.788   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X29Y7.D        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0658<7>1
    SLICE_X31Y4.B6       net (fanout=30)       0.748   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0658
    SLICE_X31Y4.B        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<26>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2410
    SLICE_X30Y4.D6       net (fanout=3)        0.511   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out249
    SLICE_X30Y4.CMUX     Topdc                 0.368   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2416_SW1_F
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2416_SW1
    SLICE_X51Y17.A1      net (fanout=1)        2.616   N1752
    SLICE_X51Y17.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<10>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2417
    SLICE_X51Y17.B6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2416
    SLICE_X51Y17.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<10>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2419
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (2.117ns logic, 5.577ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.881 - 0.973)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.AQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X31Y9.B5       net (fanout=23)       0.891   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X31Y9.B        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0635<7>_SW0
    SLICE_X31Y9.A5       net (fanout=1)        0.187   N206
    SLICE_X31Y9.A        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0635<7>
    SLICE_X33Y11.A3      net (fanout=33)       0.742   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0635
    SLICE_X33Y11.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<30>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11121
    SLICE_X30Y4.CX       net (fanout=33)       1.127   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1112
    SLICE_X30Y4.CMUX     Tcxc                  0.164   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2416_SW1
    SLICE_X51Y17.A1      net (fanout=1)        2.616   N1752
    SLICE_X51Y17.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<10>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2417
    SLICE_X51Y17.B6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2416
    SLICE_X51Y17.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<10>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2419
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_10
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (1.969ns logic, 5.681ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (SLICE_X50Y10.B6), 699 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.785ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.940 - 0.905)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y16.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X31Y12.C5      net (fanout=23)       0.797   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X31Y12.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X33Y7.A2       net (fanout=29)       0.949   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10211
    SLICE_X53Y11.A6      net (fanout=30)       2.856   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1021
    SLICE_X53Y11.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<5>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out727
    SLICE_X50Y11.B3      net (fanout=1)        0.511   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out726
    SLICE_X50Y11.BMUX    Tilo                  0.251   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out728
    SLICE_X50Y10.A2      net (fanout=1)        0.589   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out727
    SLICE_X50Y10.A       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7217
    SLICE_X50Y10.B6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7216
    SLICE_X50Y10.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.785ns (1.965ns logic, 5.820ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.237 - 0.259)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.AQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X31Y12.C3      net (fanout=23)       0.673   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X31Y12.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X33Y7.A2       net (fanout=29)       0.949   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X33Y7.A        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10211
    SLICE_X53Y11.A6      net (fanout=30)       2.856   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1021
    SLICE_X53Y11.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<5>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out727
    SLICE_X50Y11.B3      net (fanout=1)        0.511   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out726
    SLICE_X50Y11.BMUX    Tilo                  0.251   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out728
    SLICE_X50Y10.A2      net (fanout=1)        0.589   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out727
    SLICE_X50Y10.A       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7217
    SLICE_X50Y10.B6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7216
    SLICE_X50Y10.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (2.021ns logic, 5.696ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.237 - 0.259)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.AQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X31Y9.B5       net (fanout=23)       0.891   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X31Y9.B        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0635<7>_SW0
    SLICE_X31Y9.A5       net (fanout=1)        0.187   N206
    SLICE_X31Y9.A        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0635<7>
    SLICE_X33Y11.A3      net (fanout=33)       0.742   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0635
    SLICE_X33Y11.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<30>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11121
    SLICE_X30Y6.CX       net (fanout=33)       1.076   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1112
    SLICE_X30Y6.CMUX     Tcxc                  0.164   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7216_SW1
    SLICE_X50Y10.A6      net (fanout=1)        2.764   N1740
    SLICE_X50Y10.A       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7217
    SLICE_X50Y10.B6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7216
    SLICE_X50Y10.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (1.934ns logic, 5.778ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11 (SLICE_X53Y16.D5), 699 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.883 - 0.974)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.CQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X33Y9.B2       net (fanout=58)       1.356   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X33Y9.B        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0674<7>1
    SLICE_X33Y9.A5       net (fanout=31)       0.281   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0674
    SLICE_X33Y9.A        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10121
    SLICE_X31Y11.A2      net (fanout=60)       1.650   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1012
    SLICE_X31Y11.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3616_SW0
    SLICE_X53Y16.C2      net (fanout=1)        2.339   N1748
    SLICE_X53Y16.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3617
    SLICE_X53Y16.D5      net (fanout=1)        0.209   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3616
    SLICE_X53Y16.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3619
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (1.805ns logic, 5.835ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.087ns (0.883 - 0.970)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.DQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X31Y14.A3      net (fanout=3)        0.496   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X31Y14.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>21
    SLICE_X33Y9.B6       net (fanout=22)       0.585   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>2
    SLICE_X33Y9.B        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0674<7>1
    SLICE_X33Y9.A5       net (fanout=31)       0.281   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0674
    SLICE_X33Y9.A        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10121
    SLICE_X31Y11.A2      net (fanout=60)       1.650   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1012
    SLICE_X31Y11.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3616_SW0
    SLICE_X53Y16.C2      net (fanout=1)        2.339   N1748
    SLICE_X53Y16.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3617
    SLICE_X53Y16.D5      net (fanout=1)        0.209   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3616
    SLICE_X53Y16.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3619
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (2.064ns logic, 5.560ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.618ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (0.883 - 0.972)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
    SLICE_X31Y14.A5      net (fanout=3)        0.546   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
    SLICE_X31Y14.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>21
    SLICE_X33Y9.B6       net (fanout=22)       0.585   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>2
    SLICE_X33Y9.B        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0674<7>1
    SLICE_X33Y9.A5       net (fanout=31)       0.281   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0674
    SLICE_X33Y9.A        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<22>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10121
    SLICE_X31Y11.A2      net (fanout=60)       1.650   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1012
    SLICE_X31Y11.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3616_SW0
    SLICE_X53Y16.C2      net (fanout=1)        2.339   N1748
    SLICE_X53Y16.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3617
    SLICE_X53Y16.D5      net (fanout=1)        0.209   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3616
    SLICE_X53Y16.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3619
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11
    -------------------------------------------------  ---------------------------
    Total                                      7.618ns (2.008ns logic, 5.610ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_31 (SLICE_X55Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3 to cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y5.CQ       Tcko                  0.198   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
    SLICE_X55Y6.SR       net (fanout=171)      0.195   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
    SLICE_X55Y6.CLK      Tcksr       (-Th)     0.139   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o<3>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_31
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.059ns logic, 0.195ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_30 (SLICE_X55Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3 to cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y5.CQ       Tcko                  0.198   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
    SLICE_X55Y6.SR       net (fanout=171)      0.195   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
    SLICE_X55Y6.CLK      Tcksr       (-Th)     0.138   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o<3>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_30
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.060ns logic, 0.195ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_0 (SLICE_X55Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3 to cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y5.CQ       Tcko                  0.198   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
    SLICE_X55Y6.SR       net (fanout=171)      0.195   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
    SLICE_X55Y6.CLK      Tcksr       (-Th)     0.131   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o<3>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo1_o_0
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.067ns logic, 0.195ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y8.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X5Y8.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y10.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    2.632|         |         |         |
tdc2_125m_clk_p_i|    2.632|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.768|         |         |         |
tdc1_125m_clk_p_i|    7.768|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.768|         |         |         |
tdc1_125m_clk_p_i|    7.768|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    4.201|         |         |         |
tdc2_125m_clk_n_i|    7.855|         |         |         |
tdc2_125m_clk_p_i|    7.855|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    4.201|         |         |         |
tdc2_125m_clk_n_i|    7.855|         |         |         |
tdc2_125m_clk_p_i|    7.855|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 951985 paths, 0 nets, and 25946 connections

Design statistics:
   Minimum period:   7.855ns{1}   (Maximum frequency: 127.307MHz)
   Maximum path delay from/to any node:   4.201ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 23 18:31:23 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



