issu photograph photo homepag develop revis clarif send mail address bottom page joi associ professor comput engin program electron engin honor cal poli san lui obispo electr comput engin santa barbara offic phone email phoenix csc calpoli biographi professor research interest comput architectur design june receiv career grant nation scienc foundat establish activ research effort microelectron system architectur enhanc undergradu curriculum comput engin comput scienc electr engin introduc student comput architectur technolog microelectron system idea develop research incorpor microprocessor comput architectur curriculum focu research compon devis test instruct level parallel ilp techniqu mechan programm logic devic fpga implement rapid system prototyp custom comput design implement custom compon reconfigur architectur part project involv develop rapid prototyp platform industri experi includ comput design corp year system cupertino design design multiprocessor cach coher mechan wafer scale integr compcon serv steer committe compcon teach area teach cpe cpe fall quarter inform cours valid inform cours taught date digit logic design cpe cover introductori materi digit design techniqu theori comput architectur cpe cover comput architectur microprogram emphasi regist transfer level design risc base architectur comput architectur iii cpe cover comput architectur interfac techniqu emphasi interfac system bu level asynchron synchron protocol memori address strategi memori map cover lab cover team project digit system design cpe cover design digit system combin sequenti circuit cover current implement strategi includ fpga microprocessor system design cpe cover microprocessor system design research interest multithread processor design descript fpga implement descript descript recent current master these student hunt june design implement object base interrupt driven oper system mike griffin june design implement object base interrupt driven oper system jeff june design analysi instruct issu logic progress yang progress recent senior project complet dale june automobil displai decemb implement powerpc instruct queue captur fpga brandon decemb implement powerpc instruct queue captur fpga charl march base small comput senior project progress note preliminari topic chang slightli robot control board embed microprocessor kai lee microprocessor system develop wind river system softwar nguyen vhdl implement processor fpga carlo rio base applic acceler includ pointer thing interest send construct comment joi copyright csc dept cal poli right reserv
