read -sv run_verilog_mid/adder_32b_15_67_8ba96f117243af9b98a63a750ba6d0c3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_67_8ba96f117243af9b98a63a750ba6d0c3_yosys.v
