vendor_name = ModelSim
source_file = 1, /home/kartik/RISC_Pipelined/load_hazards.vhd
source_file = 1, /home/kartik/RISC_Pipelined/Execution.vhd
source_file = 1, /home/kartik/RISC_Pipelined/FU_A.vhd
source_file = 1, /home/kartik/RISC_Pipelined/FU_B.vhd
source_file = 1, /home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd
source_file = 1, /home/kartik/RISC_Pipelined/signExtender.vhd
source_file = 1, /home/kartik/RISC_Pipelined/RegisterFile.vhd
source_file = 1, /home/kartik/RISC_Pipelined/register_16bit.vhd
source_file = 1, /home/kartik/RISC_Pipelined/register_1bit.vhd
source_file = 1, /home/kartik/RISC_Pipelined/PipelineRegister.vhd
source_file = 1, /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd
source_file = 1, /home/kartik/RISC_Pipelined/InstructionMemory.vhd
source_file = 1, /home/kartik/RISC_Pipelined/Datapath.vhd
source_file = 1, /home/kartik/RISC_Pipelined/DataMemory.vhd
source_file = 1, /home/kartik/RISC_Pipelined/ALU.vhd
source_file = 1, /home/kartik/RISC_Pipelined/testbench.vhd
source_file = 1, /home/kartik/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/kartik/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/kartik/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/kartik/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/kartik/RISC_Pipelined/db/Datapath.cbx.xml
design_name = hard_block
design_name = Datapath
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Datapath, 1
instance = comp, \clk~input\, clk~input, Datapath, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, Datapath, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, Datapath, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, Datapath, 1
