
*** Running vivado
    with args -log bouncing_box.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bouncing_box.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bouncing_box.tcl -notrace
Command: synth_design -top bouncing_box -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 356.770 ; gain = 99.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bouncing_box' [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:22]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/vga_sync.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/vga_sync.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/new/Synchronizer.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Synchronizer' (2#1) [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/new/Synchronizer.vhd:15]
WARNING: [Synth 8-614] signal 'track_l1' is read in the process but is not in the sensitivity list [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:170]
WARNING: [Synth 8-614] signal 'track_l2' is read in the process but is not in the sensitivity list [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:170]
WARNING: [Synth 8-614] signal 'track_r1' is read in the process but is not in the sensitivity list [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:170]
WARNING: [Synth 8-614] signal 'track_r2' is read in the process but is not in the sensitivity list [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:170]
WARNING: [Synth 8-614] signal 'car_xl' is read in the process but is not in the sensitivity list [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:170]
WARNING: [Synth 8-614] signal 'car_xr' is read in the process but is not in the sensitivity list [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:170]
WARNING: [Synth 8-614] signal 'car_yt' is read in the process but is not in the sensitivity list [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:170]
WARNING: [Synth 8-614] signal 'car_yb' is read in the process but is not in the sensitivity list [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:170]
INFO: [Synth 8-4471] merging register 'green_reg_reg[3:0]' into 'red_reg_reg[3:0]' [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element green_reg_reg was removed.  [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:205]
WARNING: [Synth 8-3848] Net sclk in module/entity bouncing_box does not have driver. [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:15]
WARNING: [Synth 8-3848] Net mosi in module/entity bouncing_box does not have driver. [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:16]
WARNING: [Synth 8-3848] Net ss in module/entity bouncing_box does not have driver. [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bouncing_box' (3#1) [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/sources_1/imports/sources_1/imports/bouncing_box_with_background_and_btn/bouncing_box.vhd:22]
WARNING: [Synth 8-3331] design bouncing_box has unconnected port sclk
WARNING: [Synth 8-3331] design bouncing_box has unconnected port mosi
WARNING: [Synth 8-3331] design bouncing_box has unconnected port ss
WARNING: [Synth 8-3331] design bouncing_box has unconnected port miso
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.094 ; gain = 154.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.094 ; gain = 154.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.094 ; gain = 154.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/constrs_1/imports/CS-373-1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/constrs_1/imports/CS-373-1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/CS-373-1/PasaGadi/PasaGadi.srcs/constrs_1/imports/CS-373-1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bouncing_box_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bouncing_box_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 756.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 756.668 ; gain = 499.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 756.668 ; gain = 499.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 756.668 ; gain = 499.188
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 756.668 ; gain = 499.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bouncing_box 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "vga_sync_unit/v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_sync_unit/h_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design bouncing_box has unconnected port sclk
WARNING: [Synth 8-3331] design bouncing_box has unconnected port mosi
WARNING: [Synth 8-3331] design bouncing_box has unconnected port ss
WARNING: [Synth 8-3331] design bouncing_box has unconnected port miso
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dir_y_reg[0] )
INFO: [Synth 8-3886] merging instance 'dir_y_reg[1]' (FDSE) to 'dir_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[2]' (FDSE) to 'dir_y_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dir_x_reg[0] )
INFO: [Synth 8-3886] merging instance 'dir_x_reg[1]' (FDSE) to 'dir_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[2]' (FDSE) to 'dir_x_reg[3]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[3]' (FDSE) to 'dir_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[4]' (FDSE) to 'dir_y_reg[5]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[5]' (FDSE) to 'dir_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[6]' (FDSE) to 'dir_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[7]' (FDSE) to 'dir_y_reg[8]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[8]' (FDSE) to 'dir_y_reg[9]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[9]' (FDSE) to 'dir_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[10]' (FDSE) to 'dir_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[11]' (FDSE) to 'dir_y_reg[12]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[12]' (FDSE) to 'dir_y_reg[13]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[13]' (FDSE) to 'dir_y_reg[14]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[14]' (FDSE) to 'dir_y_reg[15]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[15]' (FDSE) to 'dir_y_reg[16]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[16]' (FDSE) to 'dir_y_reg[17]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[17]' (FDSE) to 'dir_y_reg[18]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[18]' (FDSE) to 'dir_y_reg[19]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[19]' (FDSE) to 'dir_y_reg[20]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[20]' (FDSE) to 'dir_y_reg[21]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[21]' (FDSE) to 'dir_y_reg[22]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[22]' (FDSE) to 'dir_y_reg[23]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[23]' (FDSE) to 'dir_y_reg[24]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[24]' (FDSE) to 'dir_y_reg[25]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[25]' (FDSE) to 'dir_y_reg[26]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[26]' (FDSE) to 'dir_y_reg[27]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[27]' (FDSE) to 'dir_y_reg[28]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[28]' (FDSE) to 'dir_y_reg[29]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[29]' (FDSE) to 'dir_y_reg[30]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[30]' (FDSE) to 'dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[3]' (FDSE) to 'dir_x_reg[4]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[4]' (FDSE) to 'dir_x_reg[5]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[5]' (FDSE) to 'dir_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[6]' (FDSE) to 'dir_x_reg[7]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[7]' (FDSE) to 'dir_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[8]' (FDSE) to 'dir_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[9]' (FDSE) to 'dir_x_reg[10]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[10]' (FDSE) to 'dir_x_reg[11]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[11]' (FDSE) to 'dir_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[12]' (FDSE) to 'dir_x_reg[13]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[13]' (FDSE) to 'dir_x_reg[14]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[14]' (FDSE) to 'dir_x_reg[15]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[15]' (FDSE) to 'dir_x_reg[16]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[16]' (FDSE) to 'dir_x_reg[17]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[17]' (FDSE) to 'dir_x_reg[18]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[18]' (FDSE) to 'dir_x_reg[19]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[19]' (FDSE) to 'dir_x_reg[20]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[20]' (FDSE) to 'dir_x_reg[21]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[21]' (FDSE) to 'dir_x_reg[22]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[22]' (FDSE) to 'dir_x_reg[23]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[23]' (FDSE) to 'dir_x_reg[24]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[24]' (FDSE) to 'dir_x_reg[25]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[25]' (FDSE) to 'dir_x_reg[26]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[26]' (FDSE) to 'dir_x_reg[27]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[27]' (FDSE) to 'dir_x_reg[28]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[28]' (FDSE) to 'dir_x_reg[29]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[29]' (FDSE) to 'dir_x_reg[30]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[30]' (FDSE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'blue_reg_reg[0]' (FD) to 'blue_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'blue_reg_reg[2]' (FD) to 'blue_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'red_reg_reg[0]' (FDS) to 'red_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'red_reg_reg[2]' (FDS) to 'red_reg_reg[3]'
WARNING: [Synth 8-3332] Sequential element (dir_x_reg[0]) is unused and will be removed from module bouncing_box.
WARNING: [Synth 8-3332] Sequential element (dir_y_reg[0]) is unused and will be removed from module bouncing_box.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 756.668 ; gain = 499.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 756.668 ; gain = 499.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 756.668 ; gain = 499.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 761.309 ; gain = 503.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 761.309 ; gain = 503.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 761.309 ; gain = 503.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 761.309 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 761.309 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 761.309 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 761.309 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    96|
|3     |LUT1   |    33|
|4     |LUT2   |   251|
|5     |LUT3   |    16|
|6     |LUT4   |    47|
|7     |LUT5   |     7|
|8     |LUT6   |    18|
|9     |FDCE   |    24|
|10    |FDRE   |   161|
|11    |FDSE   |    14|
|12    |IBUF   |     6|
|13    |OBUF   |    14|
|14    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |   693|
|2     |  sync_d        |Synchronizer   |     2|
|3     |  sync_l        |Synchronizer_0 |     2|
|4     |  sync_r        |Synchronizer_1 |     3|
|5     |  sync_u        |Synchronizer_2 |     3|
|6     |  vga_sync_unit |vga_sync       |   121|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 761.309 ; gain = 503.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 761.309 ; gain = 159.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 761.309 ; gain = 503.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 771.438 ; gain = 526.965
WARNING: [Constraints 18-5210] No constraint will be written out.
