$comment
	File created using the following command:
		vcd file computador.msim.vcd -direction
$end
$date
	Tue Sep 28 19:45:18 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module computador_vhd_vec_tst $end
$var wire 1 ! CLOCK $end
$var wire 1 " DOUT [7] $end
$var wire 1 # DOUT [6] $end
$var wire 1 $ DOUT [5] $end
$var wire 1 % DOUT [4] $end
$var wire 1 & DOUT [3] $end
$var wire 1 ' DOUT [2] $end
$var wire 1 ( DOUT [1] $end
$var wire 1 ) DOUT [0] $end
$var wire 1 * HAB_ESC $end
$var wire 1 + HAB_LEDs [2] $end
$var wire 1 , HAB_LEDs [1] $end
$var wire 1 - HAB_LEDs [0] $end
$var wire 1 . HAB_LEI $end
$var wire 1 / KEY [3] $end
$var wire 1 0 KEY [2] $end
$var wire 1 1 KEY [1] $end
$var wire 1 2 KEY [0] $end
$var wire 1 3 LED_R [9] $end
$var wire 1 4 LED_R [8] $end
$var wire 1 5 LED_R [7] $end
$var wire 1 6 LED_R [6] $end
$var wire 1 7 LED_R [5] $end
$var wire 1 8 LED_R [4] $end
$var wire 1 9 LED_R [3] $end
$var wire 1 : LED_R [2] $end
$var wire 1 ; LED_R [1] $end
$var wire 1 < LED_R [0] $end
$var wire 1 = ROM_ADDR [8] $end
$var wire 1 > ROM_ADDR [7] $end
$var wire 1 ? ROM_ADDR [6] $end
$var wire 1 @ ROM_ADDR [5] $end
$var wire 1 A ROM_ADDR [4] $end
$var wire 1 B ROM_ADDR [3] $end
$var wire 1 C ROM_ADDR [2] $end
$var wire 1 D ROM_ADDR [1] $end
$var wire 1 E ROM_ADDR [0] $end
$var wire 1 F VALOR_INST [12] $end
$var wire 1 G VALOR_INST [11] $end
$var wire 1 H VALOR_INST [10] $end
$var wire 1 I VALOR_INST [9] $end
$var wire 1 J VALOR_INST [8] $end
$var wire 1 K VALOR_INST [7] $end
$var wire 1 L VALOR_INST [6] $end
$var wire 1 M VALOR_INST [5] $end
$var wire 1 N VALOR_INST [4] $end
$var wire 1 O VALOR_INST [3] $end
$var wire 1 P VALOR_INST [2] $end
$var wire 1 Q VALOR_INST [1] $end
$var wire 1 R VALOR_INST [0] $end

$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var wire 1 V devoe $end
$var wire 1 W devclrn $end
$var wire 1 X devpor $end
$var wire 1 Y ww_devoe $end
$var wire 1 Z ww_devclrn $end
$var wire 1 [ ww_devpor $end
$var wire 1 \ ww_CLOCK $end
$var wire 1 ] ww_KEY [3] $end
$var wire 1 ^ ww_KEY [2] $end
$var wire 1 _ ww_KEY [1] $end
$var wire 1 ` ww_KEY [0] $end
$var wire 1 a ww_VALOR_INST [12] $end
$var wire 1 b ww_VALOR_INST [11] $end
$var wire 1 c ww_VALOR_INST [10] $end
$var wire 1 d ww_VALOR_INST [9] $end
$var wire 1 e ww_VALOR_INST [8] $end
$var wire 1 f ww_VALOR_INST [7] $end
$var wire 1 g ww_VALOR_INST [6] $end
$var wire 1 h ww_VALOR_INST [5] $end
$var wire 1 i ww_VALOR_INST [4] $end
$var wire 1 j ww_VALOR_INST [3] $end
$var wire 1 k ww_VALOR_INST [2] $end
$var wire 1 l ww_VALOR_INST [1] $end
$var wire 1 m ww_VALOR_INST [0] $end
$var wire 1 n ww_DOUT [7] $end
$var wire 1 o ww_DOUT [6] $end
$var wire 1 p ww_DOUT [5] $end
$var wire 1 q ww_DOUT [4] $end
$var wire 1 r ww_DOUT [3] $end
$var wire 1 s ww_DOUT [2] $end
$var wire 1 t ww_DOUT [1] $end
$var wire 1 u ww_DOUT [0] $end
$var wire 1 v ww_HAB_LEI $end
$var wire 1 w ww_HAB_ESC $end
$var wire 1 x ww_HAB_LEDs [2] $end
$var wire 1 y ww_HAB_LEDs [1] $end
$var wire 1 z ww_HAB_LEDs [0] $end
$var wire 1 { ww_ROM_ADDR [8] $end
$var wire 1 | ww_ROM_ADDR [7] $end
$var wire 1 } ww_ROM_ADDR [6] $end
$var wire 1 ~ ww_ROM_ADDR [5] $end
$var wire 1 !! ww_ROM_ADDR [4] $end
$var wire 1 "! ww_ROM_ADDR [3] $end
$var wire 1 #! ww_ROM_ADDR [2] $end
$var wire 1 $! ww_ROM_ADDR [1] $end
$var wire 1 %! ww_ROM_ADDR [0] $end
$var wire 1 &! ww_LED_R [9] $end
$var wire 1 '! ww_LED_R [8] $end
$var wire 1 (! ww_LED_R [7] $end
$var wire 1 )! ww_LED_R [6] $end
$var wire 1 *! ww_LED_R [5] $end
$var wire 1 +! ww_LED_R [4] $end
$var wire 1 ,! ww_LED_R [3] $end
$var wire 1 -! ww_LED_R [2] $end
$var wire 1 .! ww_LED_R [1] $end
$var wire 1 /! ww_LED_R [0] $end
$var wire 1 0! \CLOCK~input_o\ $end
$var wire 1 1! \KEY[1]~input_o\ $end
$var wire 1 2! \KEY[2]~input_o\ $end
$var wire 1 3! \KEY[3]~input_o\ $end
$var wire 1 4! \VALOR_INST[0]~output_o\ $end
$var wire 1 5! \VALOR_INST[1]~output_o\ $end
$var wire 1 6! \VALOR_INST[2]~output_o\ $end
$var wire 1 7! \VALOR_INST[3]~output_o\ $end
$var wire 1 8! \VALOR_INST[4]~output_o\ $end
$var wire 1 9! \VALOR_INST[5]~output_o\ $end
$var wire 1 :! \VALOR_INST[6]~output_o\ $end
$var wire 1 ;! \VALOR_INST[7]~output_o\ $end
$var wire 1 <! \VALOR_INST[8]~output_o\ $end
$var wire 1 =! \VALOR_INST[9]~output_o\ $end
$var wire 1 >! \VALOR_INST[10]~output_o\ $end
$var wire 1 ?! \VALOR_INST[11]~output_o\ $end
$var wire 1 @! \VALOR_INST[12]~output_o\ $end
$var wire 1 A! \DOUT[0]~output_o\ $end
$var wire 1 B! \DOUT[1]~output_o\ $end
$var wire 1 C! \DOUT[2]~output_o\ $end
$var wire 1 D! \DOUT[3]~output_o\ $end
$var wire 1 E! \DOUT[4]~output_o\ $end
$var wire 1 F! \DOUT[5]~output_o\ $end
$var wire 1 G! \DOUT[6]~output_o\ $end
$var wire 1 H! \DOUT[7]~output_o\ $end
$var wire 1 I! \HAB_LEI~output_o\ $end
$var wire 1 J! \HAB_ESC~output_o\ $end
$var wire 1 K! \HAB_LEDs[0]~output_o\ $end
$var wire 1 L! \HAB_LEDs[1]~output_o\ $end
$var wire 1 M! \HAB_LEDs[2]~output_o\ $end
$var wire 1 N! \ROM_ADDR[0]~output_o\ $end
$var wire 1 O! \ROM_ADDR[1]~output_o\ $end
$var wire 1 P! \ROM_ADDR[2]~output_o\ $end
$var wire 1 Q! \ROM_ADDR[3]~output_o\ $end
$var wire 1 R! \ROM_ADDR[4]~output_o\ $end
$var wire 1 S! \ROM_ADDR[5]~output_o\ $end
$var wire 1 T! \ROM_ADDR[6]~output_o\ $end
$var wire 1 U! \ROM_ADDR[7]~output_o\ $end
$var wire 1 V! \ROM_ADDR[8]~output_o\ $end
$var wire 1 W! \LED_R[0]~output_o\ $end
$var wire 1 X! \LED_R[1]~output_o\ $end
$var wire 1 Y! \LED_R[2]~output_o\ $end
$var wire 1 Z! \LED_R[3]~output_o\ $end
$var wire 1 [! \LED_R[4]~output_o\ $end
$var wire 1 \! \LED_R[5]~output_o\ $end
$var wire 1 ]! \LED_R[6]~output_o\ $end
$var wire 1 ^! \LED_R[7]~output_o\ $end
$var wire 1 _! \LED_R[8]~output_o\ $end
$var wire 1 `! \LED_R[9]~output_o\ $end
$var wire 1 a! \KEY[0]~input_o\ $end
$var wire 1 b! \CPU|INSTR|SOMA_CONST|Add0~5_sumout\ $end
$var wire 1 c! \ROM|memROM~1_combout\ $end
$var wire 1 d! \ROM|memROM~5_combout\ $end
$var wire 1 e! \ROM|memROM~11_combout\ $end
$var wire 1 f! \ROM|memROM~12_combout\ $end
$var wire 1 g! \ROM|memROM~13_combout\ $end
$var wire 1 h! \ROM|memROM~15_combout\ $end
$var wire 1 i! \ROM|memROM~16_combout\ $end
$var wire 1 j! \CPU|LOG_DESVIO|DESV_JUMP[0]~0_combout\ $end
$var wire 1 k! \CPU|INSTR|SOMA_CONST|Add0~6\ $end
$var wire 1 l! \CPU|INSTR|SOMA_CONST|Add0~9_sumout\ $end
$var wire 1 m! \ROM|memROM~3_combout\ $end
$var wire 1 n! \ROM|memROM~4_combout\ $end
$var wire 1 o! \CPU|INSTR|SOMA_CONST|Add0~10\ $end
$var wire 1 p! \CPU|INSTR|SOMA_CONST|Add0~13_sumout\ $end
$var wire 1 q! \ROM|memROM~6_combout\ $end
$var wire 1 r! \CPU|INSTR|SOMA_CONST|Add0~14\ $end
$var wire 1 s! \CPU|INSTR|SOMA_CONST|Add0~17_sumout\ $end
$var wire 1 t! \ROM|memROM~7_combout\ $end
$var wire 1 u! \CPU|INSTR|SOMA_CONST|Add0~18\ $end
$var wire 1 v! \CPU|INSTR|SOMA_CONST|Add0~21_sumout\ $end
$var wire 1 w! \CPU|INSTR|SOMA_CONST|Add0~22\ $end
$var wire 1 x! \CPU|INSTR|SOMA_CONST|Add0~25_sumout\ $end
$var wire 1 y! \ROM|memROM~8_combout\ $end
$var wire 1 z! \CPU|INSTR|SOMA_CONST|Add0~26\ $end
$var wire 1 {! \CPU|INSTR|SOMA_CONST|Add0~29_sumout\ $end
$var wire 1 |! \CPU|INSTR|SOMA_CONST|Add0~30\ $end
$var wire 1 }! \CPU|INSTR|SOMA_CONST|Add0~33_sumout\ $end
$var wire 1 ~! \CPU|INSTR|SOMA_CONST|Add0~34\ $end
$var wire 1 !" \CPU|INSTR|SOMA_CONST|Add0~1_sumout\ $end
$var wire 1 "" \ROM|memROM~9_combout\ $end
$var wire 1 #" \ROM|memROM~10_combout\ $end
$var wire 1 $" \ROM|memROM~0_combout\ $end
$var wire 1 %" \ROM|memROM~2_combout\ $end
$var wire 1 &" \ROM|memROM~14_combout\ $end
$var wire 1 '" \CPU|DECODER|Equal10~1_combout\ $end
$var wire 1 (" \ROM|memROM~17_combout\ $end
$var wire 1 )" \RAM|ram~558_combout\ $end
$var wire 1 *" \RAM|ram~15_q\ $end
$var wire 1 +" \RAM|ram~557_combout\ $end
$var wire 1 ," \RAM|ram~23_q\ $end
$var wire 1 -" \RAM|ram~527_combout\ $end
$var wire 1 ." \RAM|ram~556_combout\ $end
$var wire 1 /" \RAM|ram~31_q\ $end
$var wire 1 0" \RAM|ram~528_combout\ $end
$var wire 1 1" \RAM|ram~529_combout\ $end
$var wire 1 2" \RAM|ram~530_combout\ $end
$var wire 1 3" \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 4" \CPU|DECODER|sinais_controle~1_combout\ $end
$var wire 1 5" \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 6" \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 7" \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 8" \CPU|DECODER|Equal10~2_combout\ $end
$var wire 1 9" \CPU|DECODER|sinais_controle~2_combout\ $end
$var wire 1 :" \ROM|memROM~18_combout\ $end
$var wire 1 ;" \RAM|ram~16_q\ $end
$var wire 1 <" \RAM|ram~24_q\ $end
$var wire 1 =" \RAM|ram~531_combout\ $end
$var wire 1 >" \RAM|ram~32_q\ $end
$var wire 1 ?" \RAM|ram~532_combout\ $end
$var wire 1 @" \RAM|ram~533_combout\ $end
$var wire 1 A" \RAM|ram~534_combout\ $end
$var wire 1 B" \CPU|ULA1|Add0~2\ $end
$var wire 1 C" \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 D" \CPU|ULA1|Add1~2\ $end
$var wire 1 E" \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 F" \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 G" \RAM|ram~17_q\ $end
$var wire 1 H" \RAM|ram~25_q\ $end
$var wire 1 I" \RAM|ram~535_combout\ $end
$var wire 1 J" \RAM|ram~33_q\ $end
$var wire 1 K" \RAM|ram~536_combout\ $end
$var wire 1 L" \RAM|ram~537_combout\ $end
$var wire 1 M" \CPU|ULA1|Add0~6\ $end
$var wire 1 N" \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 O" \RAM|ram~538_combout\ $end
$var wire 1 P" \CPU|ULA1|Add1~6\ $end
$var wire 1 Q" \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 R" \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 S" \RAM|ram~18_q\ $end
$var wire 1 T" \RAM|ram~26_q\ $end
$var wire 1 U" \RAM|ram~539_combout\ $end
$var wire 1 V" \RAM|ram~34_q\ $end
$var wire 1 W" \RAM|ram~540_combout\ $end
$var wire 1 X" \RAM|ram~541_combout\ $end
$var wire 1 Y" \RAM|ram~542_combout\ $end
$var wire 1 Z" \CPU|ULA1|Add0~10\ $end
$var wire 1 [" \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 \" \CPU|ULA1|Add1~10\ $end
$var wire 1 ]" \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 ^" \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 _" \RAM|ram~19_q\ $end
$var wire 1 `" \RAM|ram~27_q\ $end
$var wire 1 a" \RAM|ram~543_combout\ $end
$var wire 1 b" \RAM|ram~35_q\ $end
$var wire 1 c" \RAM|ram~544_combout\ $end
$var wire 1 d" \RAM|ram~545_combout\ $end
$var wire 1 e" \CPU|ULA1|Add0~14\ $end
$var wire 1 f" \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 g" \CPU|ULA1|Add1~14\ $end
$var wire 1 h" \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 i" \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 j" \RAM|ram~20_q\ $end
$var wire 1 k" \RAM|ram~28_q\ $end
$var wire 1 l" \RAM|ram~546_combout\ $end
$var wire 1 m" \RAM|ram~36_q\ $end
$var wire 1 n" \RAM|ram~547_combout\ $end
$var wire 1 o" \RAM|ram~548_combout\ $end
$var wire 1 p" \RAM|ram~549_combout\ $end
$var wire 1 q" \CPU|ULA1|Add0~18\ $end
$var wire 1 r" \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 s" \CPU|ULA1|Add1~18\ $end
$var wire 1 t" \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 u" \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 v" \RAM|ram~21_q\ $end
$var wire 1 w" \RAM|ram~29_q\ $end
$var wire 1 x" \RAM|ram~550_combout\ $end
$var wire 1 y" \RAM|ram~37_q\ $end
$var wire 1 z" \RAM|ram~551_combout\ $end
$var wire 1 {" \RAM|ram~552_combout\ $end
$var wire 1 |" \CPU|ULA1|Add0~22\ $end
$var wire 1 }" \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 ~" \CPU|ULA1|Add1~22\ $end
$var wire 1 !# \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 "# \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 ## \RAM|ram~22_q\ $end
$var wire 1 $# \RAM|ram~30_q\ $end
$var wire 1 %# \RAM|ram~38_q\ $end
$var wire 1 &# \RAM|ram~553_combout\ $end
$var wire 1 '# \RAM|ram~554_combout\ $end
$var wire 1 (# \RAM|ram~555_combout\ $end
$var wire 1 )# \CPU|ULA1|Add0~26\ $end
$var wire 1 *# \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 +# \CPU|ULA1|Add1~26\ $end
$var wire 1 ,# \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 -# \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 .# \CPU|DECODER|sinais_controle~0_combout\ $end
$var wire 1 /# \CPU|DECODER|Equal10~0_combout\ $end
$var wire 1 0# \LED8|FLIPS|DOUT~q\ $end
$var wire 1 1# \LED9|FLIPS|DOUT~q\ $end
$var wire 1 2# \CPU|INSTR|PC|DOUT\ [8] $end
$var wire 1 3# \CPU|INSTR|PC|DOUT\ [7] $end
$var wire 1 4# \CPU|INSTR|PC|DOUT\ [6] $end
$var wire 1 5# \CPU|INSTR|PC|DOUT\ [5] $end
$var wire 1 6# \CPU|INSTR|PC|DOUT\ [4] $end
$var wire 1 7# \CPU|INSTR|PC|DOUT\ [3] $end
$var wire 1 8# \CPU|INSTR|PC|DOUT\ [2] $end
$var wire 1 9# \CPU|INSTR|PC|DOUT\ [1] $end
$var wire 1 :# \CPU|INSTR|PC|DOUT\ [0] $end
$var wire 1 ;# \CPU|REG_A|DOUT\ [7] $end
$var wire 1 <# \CPU|REG_A|DOUT\ [6] $end
$var wire 1 =# \CPU|REG_A|DOUT\ [5] $end
$var wire 1 ># \CPU|REG_A|DOUT\ [4] $end
$var wire 1 ?# \CPU|REG_A|DOUT\ [3] $end
$var wire 1 @# \CPU|REG_A|DOUT\ [2] $end
$var wire 1 A# \CPU|REG_A|DOUT\ [1] $end
$var wire 1 B# \CPU|REG_A|DOUT\ [0] $end
$var wire 1 C# \LEDR|REG_8bits|DOUT\ [7] $end
$var wire 1 D# \LEDR|REG_8bits|DOUT\ [6] $end
$var wire 1 E# \LEDR|REG_8bits|DOUT\ [5] $end
$var wire 1 F# \LEDR|REG_8bits|DOUT\ [4] $end
$var wire 1 G# \LEDR|REG_8bits|DOUT\ [3] $end
$var wire 1 H# \LEDR|REG_8bits|DOUT\ [2] $end
$var wire 1 I# \LEDR|REG_8bits|DOUT\ [1] $end
$var wire 1 J# \LEDR|REG_8bits|DOUT\ [0] $end
$var wire 1 K# \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 L# \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 M# \RAM|ALT_INV_ram~555_combout\ $end
$var wire 1 N# \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 O# \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 P# \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 Q# \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 R# \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 S# \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 T# \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 U# \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 V# \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 W# \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 X# \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 Y# \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 Z# \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 [# \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 \# \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 ]# \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 ^# \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 _# \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 `# \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 a# \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 b# \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 c# \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 d# \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 e# \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 f# \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 g# \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 h# \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 i# \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 j# \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 k# \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 l# \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 m# \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 n# \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 o# \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 p# \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 q# \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 r# \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 s# \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 t# \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 u# \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 v# \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 w# \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 x# \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 y# \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 z# \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 {# \CPU|DECODER|ALT_INV_sinais_controle~1_combout\ $end
$var wire 1 |# \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 }# \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 ~# \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 !$ \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 "$ \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 #$ \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 $$ \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 %$ \CPU|DECODER|ALT_INV_Equal10~1_combout\ $end
$var wire 1 &$ \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 '$ \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 ($ \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 )$ \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 *$ \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 +$ \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 ,$ \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 -$ \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 .$ \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 /$ \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 0$ \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 1$ \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 2$ \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 3$ \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 4$ \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 5$ \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 6$ \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 7$ \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 8$ \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 9$ \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 :$ \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 ;$ \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 <$ \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 =$ \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 >$ \CPU|REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 ?$ \CPU|REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 @$ \CPU|REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 A$ \CPU|REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 B$ \CPU|REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 C$ \CPU|REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 D$ \CPU|REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 E$ \CPU|REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 F$ \CPU|INSTR|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 G$ \CPU|INSTR|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 H$ \CPU|INSTR|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 I$ \CPU|INSTR|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 J$ \CPU|INSTR|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 K$ \CPU|INSTR|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 L$ \CPU|INSTR|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 M$ \CPU|INSTR|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 N$ \CPU|INSTR|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0*
0.
0S
1T
xU
1V
1W
1X
1Y
1Z
1[
x\
0v
0w
x0!
x1!
x2!
x3!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
1K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
1c!
1d!
0e!
0f!
0g!
0h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
1%"
0&"
1'"
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
14"
15"
16"
17"
18"
19"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
1,#
0-#
0.#
0/#
00#
01#
1K#
0L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
0{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
0%$
0&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
00$
11$
12$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
x/
x0
x1
02
x]
x^
x_
0`
0a
1b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
0t
0u
0x
1y
1z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
0"
0#
0$
0%
0&
0'
0(
0)
0+
1,
1-
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
$end
#25000
12
1`
1a!
1:#
1B#
0E$
0N$
0b!
1k!
1e!
0$"
1)"
03"
1B"
06"
1D"
1=$
15$
0+$
1A!
1N!
0E"
1P"
1C"
1l!
1f!
1/#
0%"
0("
1<$
1u
1%!
0Q"
1\"
1L#
13$
0*$
1)
1E
1;$
0'"
04"
09"
07"
13"
0B"
16"
0]"
1g"
1:$
0=$
1{#
1%$
04!
1J!
1M!
1=!
0h"
1s"
0C"
1i"
1u"
1"#
1-#
17"
19$
0m
1w
1x
1d
0t"
1~"
0R
1I
1*
1+
0i"
18$
0!#
1+#
0u"
17$
0,#
0"#
16$
0-#
#50000
02
0`
0a!
#75000
12
1`
1a!
0:#
19#
1*"
1J#
10#
11#
0$$
0M$
1N$
1b!
0k!
0e!
1g!
1h!
0l!
1o!
0)"
1-"
0"$
0'$
0)$
1+$
1`!
1_!
1W!
1O!
0N!
1p!
1l!
0o!
0f!
1&"
0i!
1.#
0/#
11"
1&!
1'!
1/!
1$!
0%!
0p!
0}#
1&$
0($
1*$
1<
14
13
0E
1D
08"
19"
12"
0|#
0J!
0M!
1I!
0?!
1>!
0=!
03"
1B"
06"
0w
0x
1v
0b
1c
0d
1=$
0*
0+
1.
0I
1H
0G
1C"
07"
#100000
02
0`
0a!
#125000
12
1`
1a!
1:#
0B#
1A#
0D$
1E$
0N$
0b!
1k!
1e!
0g!
0h!
1$"
1+"
13"
0B"
16"
0D"
0C"
1M"
1E"
0<$
0=$
05$
1'$
1)$
0+$
1B!
0A!
1N!
1N"
0E"
1C"
0M"
0l!
1o!
1f!
0&"
1i!
0.#
1/#
1%"
1("
17"
1F"
1<$
1t
0u
1%!
1p!
0N"
0L#
03$
0&$
1($
0*$
0)
1(
1E
0F"
18"
09"
0-"
1"$
14!
1J!
1M!
0I!
1?!
0>!
1=!
01"
1m
1w
1x
0v
1b
0c
1d
1}#
1R
1I
0H
1G
1*
1+
0.
02"
1|#
03"
06"
1D"
1=$
1E"
07"
0<$
1F"
#150000
02
0`
0a!
#175000
12
1`
1a!
0:#
09#
18#
1<"
0J#
1I#
00#
01#
0y#
0L$
1M$
1N$
1b!
0k!
1l!
0o!
1h!
0p!
1r!
0$"
0+"
1="
0x#
15$
0'$
0`!
0_!
1X!
0W!
1P!
0O!
0N!
1s!
1p!
0r!
0l!
0i!
1.#
0/#
0%"
0("
1@"
0&!
0'!
1.!
0/!
1#!
0$!
0%!
0s!
0u#
1L#
13$
1&$
0<
1;
04
03
0E
0D
1C
14"
19"
1-"
0="
1A"
0t#
1x#
0"$
0{#
04!
0J!
0M!
1I!
0?!
11"
0@"
0C"
1M"
0E"
0m
0w
0x
1v
0b
1<$
1u#
0}#
0R
0G
0*
0+
1.
1N"
12"
0A"
1t#
0|#
13"
16"
0D"
17"
1C"
0M"
1E"
0F"
0<$
0=$
0N"
0E"
1<$
#200000
02
0`
0a!
#225000
12
1`
1a!
1:#
1B#
0A#
1D$
0E$
0N$
0b!
1k!
0h!
1""
1$"
1+"
03"
1B"
06"
1D"
0C"
1E"
0P"
0<$
1=$
05$
0,$
1'$
0B!
1A!
1N!
1Q"
0\"
0E"
1P"
1C"
1l!
1i!
0.#
1/#
1#"
1%"
1("
1<$
0;$
0t
1u
1%!
0Q"
1\"
1]"
0g"
0L#
03$
0&$
1)
0(
1E
0:$
1;$
04"
09"
0-"
1="
1h"
0s"
0]"
1g"
1:$
09$
0x#
1"$
1{#
14!
1<!
1J!
1M!
0I!
1?!
0h"
1s"
1t"
0~"
07"
01"
1@"
1i"
08$
19$
1m
1e
1w
1x
0v
1b
1!#
0+#
0t"
1~"
0u#
1}#
1R
1J
1G
1*
1+
0.
0i"
1u"
18$
07$
02"
1A"
0!#
1+#
1,#
1"#
0u"
06$
17$
0t#
1|#
0,#
13"
0B"
16"
0C"
1M"
1E"
0P"
0"#
1-#
16$
0<$
0=$
0-#
1Q"
0\"
1N"
1C"
0M"
17"
1F"
0;$
0N"
1]"
0g"
1R"
0:$
1h"
0s"
1^"
09$
1t"
0~"
1i"
08$
1!#
0+#
1u"
07$
1,#
1"#
06$
1-#
#250000
02
0`
0a!
#275000
12
1`
1a!
0:#
19#
1,"
0<"
1J#
0I#
10#
11#
1y#
0#$
0M$
1N$
1b!
0k!
0l!
1o!
1m!
0$"
0+"
1."
1-"
0="
1x#
0"$
15$
02$
1`!
1_!
0X!
1W!
1O!
0N!
0p!
1r!
1l!
0o!
1n!
1:"
0%"
0("
11"
0@"
1&!
1'!
0.!
1/!
1$!
0%!
1p!
0r!
1s!
1u#
0}#
1L#
13$
0K#
01$
1<
0;
14
13
0E
1D
01"
12"
0A"
0s!
1t#
0|#
1}#
04!
15!
02"
03"
1B"
06"
0C"
0E"
1P"
0m
1l
1<$
1=$
1|#
0R
1Q
0Q"
1\"
1C"
13"
0B"
16"
07"
0F"
1;$
0]"
1g"
0=$
0R"
0C"
1:$
17"
0h"
1s"
0^"
19$
0t"
1~"
0i"
18$
0!#
1+#
0u"
17$
0,#
0"#
16$
0-#
#300000
02
0`
0a!
#325000
12
1`
1a!
1:#
1/"
0!$
0N$
0b!
1k!
0e!
0m!
1q!
0""
1$"
0."
10"
0~#
05$
1,$
0/$
12$
1+$
1N!
0l!
1o!
0f!
0/#
0n!
0:"
0#"
1%"
1("
11"
1%!
0p!
1r!
0}#
0L#
03$
1K#
11$
1*$
1E
16!
18!
1:!
1'"
14"
19"
00"
1s!
1k
1i
1g
1~#
0{#
0%$
1P
1N
1L
14!
0<!
05!
0J!
0M!
0=!
03"
1B"
06"
1N"
1Q"
0\"
1f"
1h"
0s"
1}"
1!#
0+#
1R"
1i"
1"#
1m
0e
0l
0w
0x
0d
07$
09$
0;$
1=$
1R
0Q
0J
0I
0*
0+
1,#
1t"
0~"
1]"
0g"
1C"
0:$
08$
06$
0h"
0!#
17$
19$
#350000
02
0`
0a!
#375000
12
1`
1a!
0:#
09#
08#
17#
1@#
1>#
1<#
0?$
0A$
0C$
0K$
1L$
1M$
1N$
1b!
0k!
1l!
0o!
1p!
0r!
1e!
0q!
0s!
1u!
1""
0$"
1)"
0N"
1Z"
0Q"
1\"
0f"
1q"
1h"
0}"
1)#
1!#
07$
09$
1;$
15$
0,$
1/$
0+$
1G!
1E!
1C!
1Q!
0P!
0O!
0N!
1*#
1r"
0]"
1g"
1["
1v!
1s!
0u!
0p!
0l!
1f!
1/#
12"
1N"
0Z"
1Q"
1f"
0q"
0h"
1s"
1}"
0)#
0!#
1+#
1#"
0%"
0("
0R"
0i"
0"#
1:$
1o
1q
1s
1"!
0#!
0$!
0%!
0v!
1h"
1L#
13$
17$
19$
0;$
0|#
0*$
1'
1%
1#
0E
0D
0C
1B
06!
08!
0:!
0,#
0*#
0t"
1~"
0r"
0["
09$
0'"
04"
09"
10"
07"
13"
0B"
16"
18$
16$
0k
0i
0g
1!#
0=$
0~#
1{#
1%$
0P
0N
0L
04!
1<!
1J!
1M!
1=!
0C"
07$
03"
1B"
06"
1R"
1i"
17"
0m
1e
1w
1x
1d
1"#
1=$
0R
1J
1I
1*
1+
1C"
07"
#400000
02
0`
0a!
#425000
12
1`
1a!
1:#
1G"
1_"
1v"
1H#
1F#
1D#
0X#
0e#
0s#
0N$
0b!
1k!
0e!
1m!
1t!
1y!
0""
0)"
1I"
1a"
1x"
0V#
0c#
0q#
1,$
0-$
0.$
02$
1+$
1]!
1[!
1Y!
1N!
1l!
0f!
0/#
1n!
1:"
0-"
00"
0I"
0a"
0x"
01"
0#"
1)!
1+!
1-!
1%!
1}#
1V#
1c#
1q#
1~#
1"$
0K#
01$
1*$
1:
18
16
1E
19!
1;!
17!
1'"
14"
19"
02"
1h
1f
1j
1|#
0{#
0%$
1O
1M
1K
0<!
15!
0J!
0M!
0=!
0C"
1M"
1E"
0P"
1["
1]"
0g"
1r"
1t"
0~"
1*#
1,#
1F"
0R"
1^"
0i"
1u"
0"#
1-#
13"
0B"
16"
0e
1l
0w
0x
0d
0=$
06$
08$
0:$
0<$
1Q
0J
0I
0*
0+
1C"
0M"
0!#
0h"
0Q"
0N"
1Z"
1;$
19$
17$
0["
1e"
1N"
0Z"
1["
0e"
0f"
1q"
0r"
1|"
1f"
0q"
1r"
0|"
0}"
1)#
0*#
1}"
0)#
1*#
#450000
02
0`
0a!
#475000
12
1`
1a!
0:#
19#
0B#
1A#
0@#
1?#
0>#
1=#
0<#
1;#
0>$
1?$
0@$
1A$
0B$
1C$
0D$
1E$
0M$
1N$
1b!
0k!
0t!
1e!
0l!
1o!
0m!
0y!
1""
1)"
03"
06"
0C"
1M"
0E"
1P"
0N"
1Q"
0\"
0["
1e"
0]"
1g"
0f"
1h"
0s"
0r"
1|"
0t"
1~"
0}"
1!#
0+#
0*#
0,#
16$
07$
18$
09$
1:$
0;$
1<$
1=$
0,$
1-$
12$
0+$
1.$
1H!
0G!
1F!
0E!
1D!
0C!
1B!
0A!
1O!
0N!
1,#
0!#
1+#
1}"
1t"
0~"
0h"
1s"
1f"
1]"
0g"
0Q"
1\"
1N"
1p!
1l!
0o!
1-"
10"
1I"
1["
0e"
0]"
1g"
1a"
1x"
1f!
1/#
0n!
0:"
1r"
0|"
0t"
1~"
1*#
0,#
1#"
0^"
0u"
0-#
1;$
0:$
19$
08$
17$
06$
1n
0o
1p
0q
1r
0s
1t
0u
1$!
0%!
0p!
1]"
1h"
0s"
1t"
1!#
0+#
1,#
16$
18$
1K#
11$
0*$
0V#
0c#
1:$
0q#
0~#
0"$
0)
1(
0'
1&
0%
1$
0#
1"
0E
1D
09!
0;!
07!
0!#
1+#
0}"
0h"
1s"
0f"
06$
07$
08$
09$
0:$
0'"
04"
09"
11"
0F"
1L"
1d"
1{"
1C"
0M"
1E"
0,#
0t"
19$
17$
0h
0f
0j
1t"
1,#
18$
16$
0<$
0S#
0`#
0n#
0}#
1{#
1%$
0O
0M
0K
1<!
05!
1J!
1M!
1=!
0N"
06$
08$
1^"
12"
1N"
1O"
1f"
1h"
0s"
1}"
1!#
0+#
1F"
1e
0l
1w
1x
1d
1u"
1-#
07$
09$
0m#
0|#
0Q
1J
1I
1*
1+
0,#
0t"
13"
16"
0D"
1Q"
0\"
1i"
1"#
18$
16$
0;$
0=$
0-#
0u"
0]"
0E"
17"
1R"
1<$
1:$
0^"
0F"
#500000
02
0`
0a!
#525000
12
1`
1a!
1:#
0*"
1;"
0G"
1S"
0_"
1j"
0v"
1##
0J#
1I#
0H#
1G#
0F#
1E#
0D#
1C#
00#
01#
0R#
1X#
0_#
1e#
0l#
1s#
0z#
1$$
0N$
0b!
1k!
0e!
1g!
1m!
1t!
0""
1$"
0)"
0-"
1="
0I"
1U"
0a"
1l"
0x"
1&#
0O#
1V#
0]#
1c#
0j#
1q#
0x#
1"$
05$
1,$
0.$
02$
0)$
1+$
0`!
0_!
1^!
0]!
1\!
0[!
1Z!
0Y!
1X!
0W!
1N!
0l!
1o!
0f!
1&"
0/#
1n!
1:"
00"
0="
0U"
0l"
0#"
1%"
1("
01"
1@"
0L"
1X"
0d"
1o"
0{"
0&!
0'!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
0/!
1%!
1p!
1S#
0Z#
1`#
0g#
1n#
0u#
1}#
0L#
03$
1]#
1j#
1x#
1~#
0K#
01$
0($
1*$
0<
1;
0:
19
08
17
06
15
04
03
1E
17!
1j!
0@"
0X"
0o"
0&#
02"
1A"
0N"
0O"
1Y"
0f"
0h"
1s"
1p"
0}"
0!#
1+#
1j
17$
0Y#
19$
0f#
1m#
0t#
1|#
1O#
1Z#
1g#
1u#
1O
14!
0<!
15!
0J!
0M!
1>!
0=!
1,#
1t"
0A"
0Y"
0p"
03"
06"
1D"
0C"
1M"
1E"
0P"
0Q"
1\"
0["
1e"
1]"
0g"
0i"
0r"
1|"
0t"
0"#
08$
06$
1m
0e
1l
0w
0x
1c
0d
18$
0:$
1;$
0<$
1=$
1Y#
1f#
1t#
1R
1Q
0J
0I
1H
0*
0+
1-#
1u"
1}"
1h"
0s"
1f"
0]"
1g"
1Q"
0\"
1N"
0E"
1P"
1C"
0M"
1E"
1["
0e"
1]"
1r"
0|"
1t"
07"
1F"
0R"
1^"
0u"
1<$
0;$
1:$
09$
0Q"
1\"
0]"
0h"
1s"
0t"
08$
0:$
0<$
1i"
0^"
1R"
0F"
0}"
0f"
0N"
18$
19$
1:$
1;$
1F"
1^"
1u"
1t"
1]"
0R"
0^"
0i"
0u"
0:$
08$
1u"
1^"
#550000
02
0`
0a!
#575000
12
1`
1a!
#600000
02
0`
0a!
#625000
12
1`
1a!
#650000
02
0`
0a!
#675000
12
1`
1a!
#700000
02
0`
0a!
#725000
12
1`
1a!
#750000
02
0`
0a!
#775000
12
1`
1a!
#800000
02
0`
0a!
#825000
12
1`
1a!
#850000
02
0`
0a!
#875000
12
1`
1a!
#900000
02
0`
0a!
#925000
12
1`
1a!
#950000
02
0`
0a!
#975000
12
1`
1a!
#1000000
