quick_sim_core.u_rv32i.u_clint.S_CSR_IDLE1
quick_sim_core.u_rv32i.u_clint.S_CSR_MCAUSE10
quick_sim_core.u_rv32i.u_clint.S_CSR_MEPC4
quick_sim_core.u_rv32i.u_clint.S_CSR_MSTATUS2
quick_sim_core.u_rv32i.u_clint.S_CSR_MSTATUS_MRET8
quick_sim_core.u_rv32i.u_icache.COMP1
quick_sim_core.u_rv32i.u_icache.FETCH13
quick_sim_core.u_rv32i.u_icache.FETCH24
quick_sim_core.u_rv32i.u_icache.FETCH35
quick_sim_core.u_rv32i.u_icache.HIT2
quick_sim_core.u_rv32i.u_icache.IDLE0
quick_sim_core.u_rv32i.u_icache.WB16
quick_sim_core.u_rv32i.u_icache.WB27
quick_sim_core.u_rv32i.d_cache.COMP1
quick_sim_core.u_rv32i.d_cache.FETCH13
quick_sim_core.u_rv32i.d_cache.FETCH24
quick_sim_core.u_rv32i.d_cache.FETCH35
quick_sim_core.u_rv32i.d_cache.HIT2
quick_sim_core.u_rv32i.d_cache.IDLE0
quick_sim_core.u_rv32i.d_cache.WB16
quick_sim_core.u_rv32i.d_cache.WB27
