# Microsemi Physical design constraints file

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Jun  5 16:24:35 2024 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed true -x 2460 -y 17
set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed true -x 2460 -y 152
set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed true -x 2460 -y 125
set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed true -x 2461 -y 125
set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed true -x 2460 -y 98
set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed true -x 2460 -y 44
