xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
xst -intstyle ise -ifn "C:/Xilinx/DualPortVGA/TopBell.xst" -ofn "C:/Xilinx/DualPortVGA/TopBell.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DualVGA.ucf -p xc6slx16-csg324-3 TopBell.ngc TopBell.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o TopBell_map.ncd TopBell.ngd TopBell.pcf 
par -w -intstyle ise -ol high -mt off TopBell_map.ncd TopBell.ncd TopBell.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TopBell.twx TopBell.ncd -o TopBell.twr TopBell.pcf -ucf DualVGA.ucf 
bitgen -intstyle ise -f TopBell.ut TopBell.ncd 
