<!DAprYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN""http://www.w3.org/TR/html4/strict.dtd"><html lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<link rel="shortcut icon" href="images/index.png" type="image/x-icon" />
<title>Research & Students</title>
<STYLE type="text/css">
body {
    FONT-FAMILY: Arial;
}
A.barwhite {
    COLOR: #ffffff; TEXT-DECORATION: none;
}
A.barwhite:hover {
	COLOR: #ffffff; BACKGROUND-COLOR: #250303;
}
A.barwhite:visited {
	COLOR: #F89E58;
}
h1.main {
	color:#A52A2A; font-size:1.2em;
}
tr.arrow {
	background-color:#250303;
}
img.noborder {
	border:0;
}
td.warn { background-color:#FF0000; }
td.excl { background-color:#00FF00; }

#tab1, #tab2 {
	border-collapse: collapse;
}

#tab1 td, #tab2 td, #tab1 th, #tab2 th {
	border: 1px solid #A52A2A;
	padding: 7px;
}

#tab2 td { height:40px; }

#tab1 th, #tab2 th {
	background-color: #A52A2A;
	color: #ffffff;
	font-size: 1em;
	padding: 7px;
}

#tab1 th.date, #tab2 th.date { width:100px; text-align:center; }
td.num, #tab1 th.num, #tab2 th.num { width:80px; text-align:center; }
#tab1 th.details, #tab2 th.details { width:500px; text-align:left; }
#tab1 th.ref, #tab2 th.ref {width:250px; text-align:left; }
#tab1 th.sno, #tab2 th.sno {width:30px; text-align:center; }
#tab1 th.auth, #tab2 th.auth {width:250px; text-align:left; }
#tab1 th.title, #tab2 th.title {width:250px; text-align:left; }
#tab1 th.pub, #tab2 th.pub {width:250px; text-align:left; }
#tab1 th.year, #tab2 th.year {width:50px; text-align:center; }
#tab1 tr.alt td, #tab2 tr.alt td {
	color: #000000;
	background-color: #D3D2D1;
}
#tab1 td, #tab2 td { text-align:center; }
#tab1 td.lf, #tab2 td.lf { text-align:left; }
#menu {
            	font-family: Arial, sans-serif;
				font-weight: bold;
				text-transform: uppercase;
				margin: 0px 0;
				padding: 0;
				align:center;
				width:100%;
				list-style-type: none;
				background-color: #A52A2A;
				font-size: 13px;
				height: 40px;
				border-top: 2px solid #CCCC99;
				border-bottom: 2px solid #CCCC99;
			}
			#menu li {
				float: left;
				margin: 0;				
			}
			#menu li a {
				text-decoration: none;
				display: block;
				padding: 0 20px;
				line-height: 40px;
				color: #CCCC99;
			}
			#menu li a:hover, #menu li.active a {
				background-color:  #A52A2A;
				border-bottom: 2px solid #CCCC99;
				color: #CCCC99;
			}
</STYLE>


<link href="rss.xml" rel="alternate" type="application/rss+xml" title="Sitewide RSS Feed">
<link rel="main" href="index.html" title="Main Page">
<link rel="homepage" href="index.html" title="Rajeev Home Page">

</head>
<body style="background-color:#ffffff">
<!-- The heading -->
<table width="100%" cellpadding="5" cellspacing="0">
<tr style="background-color:#A52A2A">
<td style="width:150px"><a href="teaching.html"><img src="pics/logo1.png" style="width:230px; height:70px"
    class="noborder" alt="Go to Rajeev Pandey homepage"></a></td>
<td>&nbsp;<span style="font-size:2em;color:#ffffff">Research</span>
<br>&nbsp;<span style="font-size:1.2em;color:#ffffff">
</span>
</td></tr>
<!-- End of the heading -->

<!-- Table that includes the main content -->

<tr>
<td style="background-color:#c1c1c1; width:150px"></td>

<td valign="top" rowspan="2" background="images/backg-ConvertImage.jpg">
<!--Main Content Here -->
<div id="menu_wrapper" class="red" align="left">
  <div class="left"></div>
  <ul id="menu">
    <li><a href="index.html">Home</a></li>
    <li class="active"><a href="teaching.html">Courses</a></li>
    <li><a href="students.html">Projects</a></li>
    <li><a href="http://uptu.ac.in/syllabus.html">University Syllabus</a></li>
    <li><a href="https://592e234bf6f2f26ff558871fe63efdf34f09e509.googledrive.com/host/0B5-tOHCf1hk8S2d4TWZzeDVTWWM/NGI%20Academic%20Calendar%20odd%20sem%202015-16.pdf">Academic Calender </a></li>
     <li><a href="https://www.indiana.edu/~plag/definition.html">Miscellaneous</a></li>
     <li><a href="https://592e234bf6f2f26ff558871fe63efdf34f09e509.googledrive.com/host/0B5-tOHCf1hk8S2d4TWZzeDVTWWM/Spoken_tutorial.html">Summer Courses</a></li>
    </ul>
  </div>
<img src="images/6091.gif" WIDTH="1050" HEIGHT=400" style="float:Center;">
<p>
</br><!--
<h1 class="main" style="color:#A52A2A; font-size:1.6em">Undergraduate students</h1>
</br>
<b>Past ECE Final year(2014-2015)</b>
<br> 
<li>Sanjeev Kumar Pandey
<li>Manish Kumar
<li>Akshay Pratap
<li>Deepak Kumar
<li>Manish Kumar
<li>Ravindra Mehta </li>
<br>-->
</p>
<a name="it"></a>
            <h1 class="main" style="color:#A52A2A; font-size:1.6em">Projects</h1>
            
             
            <div class="p5">
                             <ul class="mnjBullet wrapL mnjBullet_new">
								        <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Technology Scalling Imapact and Deep submicron Inductive effect on VLSI interconnect"><strong class="blktxt">Technology Scalling Imapact and Deep submicron Inductive effect on VLSI interconnect</strong></span></td>
                   </tr>
                  
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i>Done Since 2017  </td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Cadence Virtuoso, Spectre, 90nm UMC</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
								      <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="7nm FinFET Based Logic Design, 16 bit Adder, 16 bit Multiplier, 6T SRAM Design, Regenerative Latch Design, Regenerative Latch Based Comparator Design"><strong class="blktxt">7nm FinFET Based Logic Design, 16 bit Adder, 16 bit Multiplier, 6T SRAM Design, Regenerative Latch Design, Regenerative Latch Based Comparator Design</strong></span></td>
                   </tr>
                  
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i>Done Since 2017  </td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Hspice, BSIMCMG, PTM Model File</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
								       <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="3-Transistor Xor-gate based Full Adder Design"><strong class="blktxt">3-Transistor Xor-gate based Full Adder Design</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="IITD">IITD</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i>Done Since 2014  </td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">180nm ode cadence virtuoso</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
								      <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Sigma-Delta Modulator Design Using Anadign-FPAA"><strong class="blktxt">Sigma-Delta Modulator Design Using Anadign-FPAA</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="IITD">IITD</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i>Done Since 2014  </td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Anadign-Software and Field Programmable Analog Array Board.</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
                                               <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Low power 010 and 101 Overlap sequence detector"><strong class="blktxt">Low power 010 and 101 Overlap sequence detector</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="NGI Meerut">NGI Meerut</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i>Done Since 2016  </td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">90nm based Cmos low power Sequence detector using circuit simulator and layout.</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
                                                <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Boost Converter"><strong class="blktxt">Boost Converter<a href="https://drive.google.com/folderview?id=0B5-tOHCf1hk8Z1ZqUWZMcEFNaUk&usp=sharing"> (Documentation & Spice Files) </a></strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="NGI Meerut">NGI Meerut</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> Jan-2016 to june 2016 </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">NGI Meerut</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>Role: </i><span class="wrapL"> Project Leader</span></td>
                     <td><i>Team Size: </i><span class="wrapL"> 2</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>LT Spice Library, MATLAB,</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em" title="Guiding, Design and Verifying, Documentation"> Guiding, Design and Verifying, Documentation</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Boost Coverter</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
                                            <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Design of PAM, PWM & PPM modulator & Demodulator"><strong class="blktxt">Design of PAM, PWM & PPM modulator & Demodulator & <a href="https://drive.google.com/file/d/0B5-tOHCf1hk8SzZKVnpjNnkyUXU1UnVmdXd2dWVzQnR5UGlF/view?usp=sharing">(Download Spice file and Document)</a></strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="NGI Meerut">NGI Department of Electronics</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> August 2015 to Dec 2016 </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">NGI Meerut</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>My Role: </i><span class="wrapL"> Project Mentor</span></td>
                     <td><i>Student Team Size: </i><span class="wrapL"> 1 (Risabh Mehra)</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>LT-Spiice, Scilab</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em" title="Guiding, Design and Verifying"> Guiding, Design and Verifying</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Extended Bandwidth and Low noise Modulators using LT-Spice</span></td>
                  </tr>

                </tbody>
              </table>
               </li>
									        <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="4-Way-Traffic Ligh Controller Using Verilog Code"><strong class="blktxt">4-way-Traffic Light Controller using Verilog Code</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="Freelance">Freelance</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i>Done Since 2016  </td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Iverilog and Gtk wave and Xillinx</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
               
               
                                              <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="4 Bit Low Power ADC Design"><strong class="blktxt">4 Bit Low Power ADC Design & <a href="">(Documentation) </a></strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="NGI Meerut">NGI Meerut</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> August 2014 to May 2015 </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">NGI Meerut</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>Role: </i><span class="wrapL"> Project Mentor</span></td>
                     <td><i>Student Team Size: </i><span class="wrapL"> 5 (Sanjeev, Manish, Akshay & Deepak)</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>Tanner, 180nm file, MATLAB,</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em" title="Guiding, Design and Verifying, Documentation"> Guiding, Design and Verifying, Documentation</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">4 bit Flash ADC Design which is based on regenerative latch based Comparator. </span></td>
                  </tr>

                </tbody>
              </table>
           	</li>
                                                <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Low swing interconnect"><strong class="blktxt">Low swing interconnect & <a href="">(Documentation)</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="IITD Soc Design and test">IITD Soc Design and test</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> Aug 2013 -  Dec 2013  </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">IITD</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>Role: </i><span class="wrapL"> Project Leader</span></td>
                     <td><i>Team Size: </i><span class="wrapL"> 1</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>Cadence Virtuoso, Spectre, MATLAB,</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em" title="Design, simulate, Verify and documentation"> Design, simulate, Verify and documentation</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">At the place of convention signaling scheme (Inverter as driver at tx end and inverter as receiver at receiving end. A new driver and receiver insert at the source and destination end of interconnect. Simulation analysis shows energy reduces by a factor of 8 in low swing interconnect under high capacitive interconnect.</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
                                                <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span  style="color:#A52A2A; font-size:1.2em" title="Low Power high speed comparator design with reduced kickback noise for CMOS Image Sensor"><strong class="blktxt">Low Power high speed comparator design with reduced kickback noise for CMOS Image Sensor & <a href="">(Documentation)</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="IITD M.tech final Project">IITD M.tech final Project</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> Aug 2013 -  Jun 2014  </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">IIT Delhi</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>Role: </i><span class="wrapL"> Project Leader</span></td>
                     <td><i>Team Size: </i><span class="wrapL"> 1</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>Cadence Virtuoso, Analog Layout, LVS, DRC, MATLAB, Origin,</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em" title="Design and layouting"> Design and layouting</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Low Power high speed comparator design with reduced kickback noise for
CMOS Image Sensor (Tape out: 9 June 2014) 
Advisor:- Dr. Mukul Sarkar (EE Department IIT Delhi)
• Brief: - This dissertation elucidates a low power, high speed comparator design
for the CMOS image sensor with reduced kickback noise and the offset. Design of
the comparator is based on the application of regenerative latch. Semi-dynamic re
generative latch is used which provides lower power consumption as well as
higher speed. The proposed comparator has been designed for the column level
analog to digital converter (ADC) with reduced kickback noise. The simulation
result shows that the proposed comparator without offset compensation consumes
915nW power and the average propagation delay is 190ns where as comparator
with offset compensation consumes 1.3uW power and the average propagation
delay is 440ns at UMC 180nm node</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
                                                <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Serf adder design"><strong class="blktxt">Serf adder design & <a href="images/cer.pdf">Certificate</a> & <a href="">(Documentation)</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="IIT Delhi IEC Lab-I Project">IIT Delhi IEC Lab-I Project</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> Jul 2012 -  Nov 2012  </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">IIT Delhi</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>Role: </i><span class="wrapL"> Other</span></td>
                     <td><i>Team Size: </i><span class="wrapL"> 1</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>Cadence Virtuoso, Spectre, DRC, LVS</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em" title="Desigining and layout"> Desigining and layout</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Serf adder, 4 tansistor XOR based. Cascaded 4 bit adder, eye-diagram, Layout</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
                                                <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Solid state disc controller"><strong class="blktxt">Solid state disc controller</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="IIT Delhi DHD Lab">IIT Delhi DHD Lab</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> Jul 2012 -  Dec 2012  </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">IIT Delhi</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>Role: </i><span class="wrapL"> Project Leader</span></td>
                     <td><i>Team Size: </i><span class="wrapL"> 2</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>Xilinx ISE, RTL Compiler, NCSIM, Cadence SOC</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em"  title="Programming. debugging, physical design and layout and verifivation"> Programming. debugging, physical design and layout and verifivation</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Function: A storage server receives requests for accesses to data from one of 4 disks. The server maintains a different request queue for every disk, and when it receives a request, it adds it to the queue for the respective disk. Assume that each access keeps the disk busy for 2 seconds, and only one of the disks can transfer data at a time. If requests to multiple disks are pending, it should use some strategy to resolve the situation. All requests must be serviced.<br>
<br>
Inputs: 4 switches, indicating whether access is requested to the respective Disk<br>
for the disk.<br>
Design the server with the above functionality. Write VHDL, simulate, synthesise, down load into FPGA. Next physical design.<br>
Scheduling, cahe memory, clock concept used.</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>
									       <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Cross talk anlalysis and minimisization and Various termination Method"><strong class="blktxt">Cross talk anlalysis and minimisization & Various Termination Method</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="B.tech project">Vlsi Design- High Speed System Design</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> Jan 2013 -  May 2013  </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">IITD</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>Role: </i><span class="wrapL"> Module Leader</span></td>
                     <td><i>Team Size: </i><span class="wrapL"> 2</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>Cadence Virtuoso,Tanner eda, MATLAB,</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em" title="Design &amp; Verification"> Design &amp; Verification</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Cross talk anlalysis and minimisization and Various Termination Technique</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>

                                                <li>
                  <table class="commTable commTable1" border="0" cellpadding="0" cellspacing="0" width="100%">
                  <tbody>
                    <tr>
                    <td class="lft" colspan="2"><span style="color:#A52A2A; font-size:1.2em" title="Design and optimization of various logic styles"><strong class="blktxt">Design and optimization of various logic styles</strong></span></td>
                   </tr>
                   <tr>
                      <td class="lft" colspan="2"><i>Client: </i><span title="B.tech project">B.tech project</span></td>
                   </tr>
                   <tr>
                     <td width="70%"><i>Employment Type: </i> Full-Time </td>
                     <td width="30%"><i>Duration: </i> Jan 2011 -  May 2011  </td>
                   </tr>
                   <tr>
                     <td><i>Project Location: </i><span class="wrapL">Vidya college of enginnering Meerut</span> </td>
                      <td><i>Site: </i>  Offsite </td>
                   </tr>
                   <tr>
                     <td><i>Role: </i><span class="wrapL"> Module Leader</span></td>
                     <td><i>Team Size: </i><span class="wrapL"> 4</span></td>
                   </tr>
                    <tr>
                      <td colspan="2"><i class="wrapL">Skill Used: </i>Tanner eda, MATLAB,</td>
                    </tr>
                    <tr>
                     <td colspan="2"><i>Role Description:</i><span style="color:#A52A2A; font-size:1.2em" title="Design &amp; Verification"> Design &amp; Verification</span></td>
                   </tr>
                  <tr>
                    <td colspan="2"><i>Project Details: </i><span class="wrapL">Design and optimization of various logic styles.• Brief: - It is hard to say that which logic style is the best for low power
consumption. For the Best comparison all logic styles should be implemented in
the same technology simulate at the same parameter. In addition the results are
also strongly dependent on the implementation function because it use MOS
transistor and another advantage is the simplicity of the layout. We look at two
design methodologies such as static logical design and dynamic logical design
through three logic style AND, OR, and XOR gates using both methodologies at
three advance technology 70nm, 100nm, 180nm analyze and compare to each
other on the basis of their figure of merit (average power consumption, delay,
energy, energy delay product.</span></td>
                  </tr>

                </tbody>
              </table>
       		</li>

			</div>
		</div>
</td>
</tr>

<tr>
<td valign="top" style="background-color:#c1c1c1; width:150px">
<!-- Navigation bar -->
<table cellSpacing="2" cellPadding="5%" width="220" style="background-color:#c1c1c1"  border="0">

<tr class="arrow"><td><a href="index.html" title="Home"><img src="pics/arrownew.gif" class="noborder" alt="->"
style="height:13px; width:13px"></a><a href="index.html"
class="barwhite" title="Home"> Home</a></td></tr>

<tr class="arrow"><td><a href="about.html" title="about"><img src="pics/arrownew.gif" class="noborder"
alt="->" style="height:13px; width:13px"></a><a
href="about.html" class="barwhite" title="about"> About</a></td></tr>
	
<tr class="arrow"><td><a href="honors.html" title="honors"><img src="pics/arrownew.gif" class="noborder"
alt="->" style="height:13px; width:13px"></a><a
href="honors.html" class="barwhite" title="honors"> Honors</a></td></tr>


<tr class="arrow"><td><a href="students.html" title="Research & Students"><img src="pics/arrownew.gif" class="noborder"
alt="->" style="height:13px; width:13px"></a><a href="students.html"
class="barwhite" title="Research & Students">Research & Students</a></td></tr>

<tr class="arrow"><td><a href="teaching.html" title="Teaching"><img src="pics/arrownew.gif" class="noborder" alt="->"
style="height:13px; width:13px"></a><a href="teaching.html"
class="barwhite" title="Teaching"> Teaching</a></td></tr>
<tr class="arrow"><td><a href="New_series.html" title="E-library"><img src="pics/arrownew.gif" class="noborder" alt="->"
style="height:13px; width:13px"></a><a href="New_series.html" class="barwhite" title="E-library"> E-library</a></td></tr>


<tr class="arrow"><td><a href="https://spoken-tutorial.org" title="Spoken tutorial a IITB project"><img src="pics/arrownew.gif" class="noborder" alt="->"style="height:13px; width:13px"></a><a href="https://spoken-tutorial.org"
class="barwhite" title="Spoken tutorial"> Spoken Tutorial</a></td></tr>
<tr><td><a href="http://india.gov.in/"><img src="images/index.png" style="width:180px; height:120px ;float:center;"></a></td></tr>

<tr><td><div>
<!-- Start Gem Build Your Own Web Gem -->
<span style='display:block !important; width: 180px; text-align: center; font-family: sans-serif; font-size: 16px;'><a href='http://www.wunderground.com/cgi-bin/findweather/getForecast?query=Meerut, IN' title='Meerut, IN Weather Forecast'><img src='http://weathersticker.wunderground.com/weathersticker/gizmotimetemp_metric/language/english/global/stations/42139.gif' alt='Find more about Weather in Meerut, IN' /></a></span>

<!-- End Gem Build Your Own Web Gem -->
</div>
<div>
<SCRIPT LANGUAGE = "JavaScript">

// Array of day names
var dayNames = new Array("SUN","MON","TUE","WED","THU","FRI","SAT");

var monthNames = new Array("January","February","March","April","May","June","July",
                           "August","September","October","November","December");

var dt = new Date();
var y  = dt.getYear();

// Y2K compliant
if (y < 1000) y +=1900;

document.write(dayNames[dt.getDay()] + ", " + monthNames[dt.getMonth()] + " " + dt.getDate() + ", " + y);
// -
</SCRIPT>
</div>
<br /></td></tr>
</table>
</td>
<!-- End Navigation Bar -->
</tr>
</table>

<p>
<hr>

<table cellspacing="2pt" cellpadding="1pt" style="margin:0pt 0pt 0pt 0pt;">
<tr>
<td align="center" valign="bottom" style="width:100px; background:#dfdfd7; color:inherit;">
<a href="http://www.anybrowser.org/campaign/"><img
	src="pics/button-enhanced.gif" style="border:0;width:96px;height:32px" alt="Use Any Browser">
	</a></td>
<td align="right" valign="bottom" style="width:92px; background:#dfdfd7; color:inherit;">
<a href="http://validator.w3.org/check?uri=referer"><img
        src="pics/valid-html401-blue.png"
	style="border:0;height:31px;width:88px" alt="Valid HTML 4.01 Strict">
</a>
</td>
<td align="right" valign="bottom" style="width:92px; background:#dfdfd7; color:inherit;">
<a href="http://jigsaw.w3.org/css-validator/check/referer">
  <img style="border:0;width:88px;height:31px"
  src="pics/valid-css-blue.png" alt="Valid CSS!"></a>
</td>
<td> <a target="_blank" href="http://mhrd.gov.in/ICT/index.html"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/logo.jpg" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://pmis.negd.gov.in/dipmis/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/pmiss_0.png" alt="" height="40" width="50" float:"center"></a></td>
<td><a target="_blank" href="https://gem.gov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/logo-black%20%281%29.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://deity.gov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/1.png" alt="" height="40" width="50" float:"center"></a></td>

<td> <a href="http://www.digitalindia.gov.in"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/2.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://www.negd.gov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/3.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="https://mgov.gov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/4.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://mygov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/5.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://www.vikaspedia.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/6.png" alt="" height="40" width="50"" float:"center"></a></td>

<td><a target="_blank" href="http://etaal.gov.in/etaal/auth/login.aspx"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/7.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://india.gov.in"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/8.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://www.nkn.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/9.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://www.cca.gov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/10.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://www.data.gov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/11.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://csc.gov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/12.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="https://jeevanpramaan.gov.in"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/13.png" alt="" height="40" width="50"" float:"center"></a></td>

<td><a target="_blank" href="http://www.bbnl.nic.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/bbnl_block_50.png" alt="" height="40" width="50"></a></td>

<td><a target="_blank" href="https://digitallocker.gov.in/"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/15.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://passportindia.gov.in/AppOnlineProject/online/knowPassportSeva"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/16.png" alt="" height="40" width="50" float:"center"></a></td>

<td><a target="_blank" href="http://www.ncrb.gov.in/BureauDivisions/CCTNS/cctns.htm"><img typeof="foaf:Image" src="http://www.digitalindia.gov.in/writereaddata/files/17.png" alt="" height="40" width="50" float:"center"></a></td>
</tr></table>
<p>
<div align='center'><a href='http://www.hit-counts.com'><img src='http://www.hit-counts.com/counter.php?t=MTM1MDQwNA==' border='0' alt='Free Hit Counter'></a></div>
</body>
</html>







