Title: Processor Design using Verilog HDL
Collaborators: Hrishikesh V (hrishi.vish@outlook.com) Ravendra Singh (ravendras2@gmail.com)
Year: Nov 2018

Verilog HDL has been used in this project to design an elementary single cycle processor with no pipelines. The modules are self explanatory. 

