-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    merged_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_1_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_2_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_3_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_4_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_5_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_6_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_7_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_8_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_9_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_10_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_11_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_12_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_13_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_14_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_15_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_16_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_17_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_18_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_19_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_20_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_21_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_22_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_23_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_24_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_25_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_26_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_27_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_28_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_29_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_30_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    merged_31_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    mean_4_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    mean_4_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln118_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mean_fu_176 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal mean_4_fu_613_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_mean_load_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal c_fu_180 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln118_fu_402_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_c_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln120_fu_415_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_94_fu_419_p65 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_94_fu_419_p66 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p67 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_3_fu_559_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln120_1_fu_555_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln120_fu_415_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln120_1_fu_565_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mean_3_fu_559_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_293_fu_579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln120_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln120_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln120_1_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln120_fu_605_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_94_fu_419_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p19 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p23 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p25 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p29 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p31 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p35 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p37 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p39 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p41 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p43 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p45 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p47 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p49 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p51 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p53 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p55 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p57 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p59 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p61 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_fu_419_p63 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_sparsemux_65_5_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (4 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (4 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (4 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (4 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (4 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (4 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (4 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (4 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (4 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (4 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (4 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (4 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (4 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (4 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (4 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (4 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (4 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (4 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (4 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (4 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (4 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (4 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (4 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (4 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (4 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (4 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (4 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (4 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (4 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (4 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (4 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (4 downto 0);
        din31_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        din4 : IN STD_LOGIC_VECTOR (17 downto 0);
        din5 : IN STD_LOGIC_VECTOR (17 downto 0);
        din6 : IN STD_LOGIC_VECTOR (17 downto 0);
        din7 : IN STD_LOGIC_VECTOR (17 downto 0);
        din8 : IN STD_LOGIC_VECTOR (17 downto 0);
        din9 : IN STD_LOGIC_VECTOR (17 downto 0);
        din10 : IN STD_LOGIC_VECTOR (17 downto 0);
        din11 : IN STD_LOGIC_VECTOR (17 downto 0);
        din12 : IN STD_LOGIC_VECTOR (17 downto 0);
        din13 : IN STD_LOGIC_VECTOR (17 downto 0);
        din14 : IN STD_LOGIC_VECTOR (17 downto 0);
        din15 : IN STD_LOGIC_VECTOR (17 downto 0);
        din16 : IN STD_LOGIC_VECTOR (17 downto 0);
        din17 : IN STD_LOGIC_VECTOR (17 downto 0);
        din18 : IN STD_LOGIC_VECTOR (17 downto 0);
        din19 : IN STD_LOGIC_VECTOR (17 downto 0);
        din20 : IN STD_LOGIC_VECTOR (17 downto 0);
        din21 : IN STD_LOGIC_VECTOR (17 downto 0);
        din22 : IN STD_LOGIC_VECTOR (17 downto 0);
        din23 : IN STD_LOGIC_VECTOR (17 downto 0);
        din24 : IN STD_LOGIC_VECTOR (17 downto 0);
        din25 : IN STD_LOGIC_VECTOR (17 downto 0);
        din26 : IN STD_LOGIC_VECTOR (17 downto 0);
        din27 : IN STD_LOGIC_VECTOR (17 downto 0);
        din28 : IN STD_LOGIC_VECTOR (17 downto 0);
        din29 : IN STD_LOGIC_VECTOR (17 downto 0);
        din30 : IN STD_LOGIC_VECTOR (17 downto 0);
        din31 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_65_5_18_1_1_U857 : component unet_pvm_top_sparsemux_65_5_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 18,
        CASE1 => "00001",
        din1_WIDTH => 18,
        CASE2 => "00010",
        din2_WIDTH => 18,
        CASE3 => "00011",
        din3_WIDTH => 18,
        CASE4 => "00100",
        din4_WIDTH => 18,
        CASE5 => "00101",
        din5_WIDTH => 18,
        CASE6 => "00110",
        din6_WIDTH => 18,
        CASE7 => "00111",
        din7_WIDTH => 18,
        CASE8 => "01000",
        din8_WIDTH => 18,
        CASE9 => "01001",
        din9_WIDTH => 18,
        CASE10 => "01010",
        din10_WIDTH => 18,
        CASE11 => "01011",
        din11_WIDTH => 18,
        CASE12 => "01100",
        din12_WIDTH => 18,
        CASE13 => "01101",
        din13_WIDTH => 18,
        CASE14 => "01110",
        din14_WIDTH => 18,
        CASE15 => "01111",
        din15_WIDTH => 18,
        CASE16 => "10000",
        din16_WIDTH => 18,
        CASE17 => "10001",
        din17_WIDTH => 18,
        CASE18 => "10010",
        din18_WIDTH => 18,
        CASE19 => "10011",
        din19_WIDTH => 18,
        CASE20 => "10100",
        din20_WIDTH => 18,
        CASE21 => "10101",
        din21_WIDTH => 18,
        CASE22 => "10110",
        din22_WIDTH => 18,
        CASE23 => "10111",
        din23_WIDTH => 18,
        CASE24 => "11000",
        din24_WIDTH => 18,
        CASE25 => "11001",
        din25_WIDTH => 18,
        CASE26 => "11010",
        din26_WIDTH => 18,
        CASE27 => "11011",
        din27_WIDTH => 18,
        CASE28 => "11100",
        din28_WIDTH => 18,
        CASE29 => "11101",
        din29_WIDTH => 18,
        CASE30 => "11110",
        din30_WIDTH => 18,
        CASE31 => "11111",
        din31_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 5,
        dout_WIDTH => 18)
    port map (
        din0 => merged_reload,
        din1 => merged_1_reload,
        din2 => merged_2_reload,
        din3 => merged_3_reload,
        din4 => merged_4_reload,
        din5 => merged_5_reload,
        din6 => merged_6_reload,
        din7 => merged_7_reload,
        din8 => merged_8_reload,
        din9 => merged_9_reload,
        din10 => merged_10_reload,
        din11 => merged_11_reload,
        din12 => merged_12_reload,
        din13 => merged_13_reload,
        din14 => merged_14_reload,
        din15 => merged_15_reload,
        din16 => merged_16_reload,
        din17 => merged_17_reload,
        din18 => merged_18_reload,
        din19 => merged_19_reload,
        din20 => merged_20_reload,
        din21 => merged_21_reload,
        din22 => merged_22_reload,
        din23 => merged_23_reload,
        din24 => merged_24_reload,
        din25 => merged_25_reload,
        din26 => merged_26_reload,
        din27 => merged_27_reload,
        din28 => merged_28_reload,
        din29 => merged_29_reload,
        din30 => merged_30_reload,
        din31 => merged_31_reload,
        def => tmp_94_fu_419_p65,
        sel => tmp_94_fu_419_p66,
        dout => tmp_94_fu_419_p67);

    flow_control_loop_pipe_sequential_init_U : component unet_pvm_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    c_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln118_fu_396_p2 = ap_const_lv1_0)) then 
                    c_fu_180 <= add_ln118_fu_402_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_180 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    mean_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln118_fu_396_p2 = ap_const_lv1_0)) then 
                    mean_fu_176 <= mean_4_fu_613_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    mean_fu_176 <= ap_const_lv18_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln118_fu_402_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_c_4) + unsigned(ap_const_lv6_1));
    add_ln120_1_fu_565_p2 <= std_logic_vector(signed(sext_ln120_1_fu_555_p1) + signed(sext_ln120_fu_415_p1));
    and_ln120_fu_593_p2 <= (xor_ln120_fu_587_p2 and tmp_293_fu_579_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln118_fu_396_p2)
    begin
        if (((icmp_ln118_fu_396_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_4_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, c_fu_180)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_c_4 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_c_4 <= c_fu_180;
        end if; 
    end process;


    ap_sig_allocacmp_mean_load_2_assign_proc : process(ap_CS_fsm_state1, mean_fu_176, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_mean_load_2 <= ap_const_lv18_0;
        else 
            ap_sig_allocacmp_mean_load_2 <= mean_fu_176;
        end if; 
    end process;

    icmp_ln118_fu_396_p2 <= "1" when (ap_sig_allocacmp_c_4 = ap_const_lv6_20) else "0";
    mean_3_fu_559_p1 <= ap_sig_allocacmp_mean_load_2;
    mean_3_fu_559_p2 <= std_logic_vector(signed(tmp_94_fu_419_p67) + signed(mean_3_fu_559_p1));
    mean_4_fu_613_p3 <= 
        select_ln120_fu_605_p3 when (xor_ln120_1_fu_599_p2(0) = '1') else 
        mean_3_fu_559_p2;
    mean_4_out <= mean_fu_176;

    mean_4_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln118_fu_396_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln118_fu_396_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mean_4_out_ap_vld <= ap_const_logic_1;
        else 
            mean_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln120_fu_605_p3 <= 
        ap_const_lv18_1FFFF when (and_ln120_fu_593_p2(0) = '1') else 
        ap_const_lv18_20000;
        sext_ln120_1_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_94_fu_419_p67),19));

    sext_ln120_fu_415_p0 <= ap_sig_allocacmp_mean_load_2;
        sext_ln120_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln120_fu_415_p0),19));

    tmp_293_fu_579_p3 <= mean_3_fu_559_p2(17 downto 17);
    tmp_94_fu_419_p65 <= "XXXXXXXXXXXXXXXXXX";
    tmp_94_fu_419_p66 <= ap_sig_allocacmp_c_4(5 - 1 downto 0);
    tmp_fu_571_p3 <= add_ln120_1_fu_565_p2(18 downto 18);
    xor_ln120_1_fu_599_p2 <= (tmp_fu_571_p3 xor tmp_293_fu_579_p3);
    xor_ln120_fu_587_p2 <= (tmp_fu_571_p3 xor ap_const_lv1_1);
end behav;
