<stg><name>dense_latency<ap_fixed,ap_fixed<16,6,4,0,0>,PARAMEST_NN_config3></name>


<trans_list>

<trans id="7702" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7703" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7704" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7705" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="240" op_0_bw="240" op_1_bw="240">
<![CDATA[
entry_ifconv:2 %data_val_read = read i240 @_ssdm_op_Read.ap_auto.i240, i240 %data_val

]]></Node>
<StgValue><ssdm name="data_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="240">
<![CDATA[
entry_ifconv:3 %a = trunc i240 %data_val_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:4 %conv_i_i = sext i16 %a

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="30" op_0_bw="16">
<![CDATA[
entry_ifconv:5 %sext_ln70 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="29" op_0_bw="16">
<![CDATA[
entry_ifconv:6 %sext_ln70_1 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7 %mul_ln73 = mul i32 %conv_i_i, i32 4294944009

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:9 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:10 %tmp_5766 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5766"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %tmp_5767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5767"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:12 %trunc_ln42 = trunc i32 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:13 %icmp_ln42 = icmp_ne  i14 %trunc_ln42, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:14 %tmp_5768 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5768"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:15 %or_ln42 = or i1 %tmp_5766, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:16 %and_ln42 = and i1 %or_ln42, i1 %tmp_5767

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:17 %zext_ln42 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:18 %add_ln42 = add i16 %trunc_ln, i16 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:19 %tmp_5769 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5769"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %xor_ln42 = xor i1 %tmp_5769, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %and_ln42_1564 = and i1 %tmp_5768, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_1564"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %xor_ln42_1 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:23 %select_ln42 = select i1 %and_ln42_1564, i1 %tmp, i1 %xor_ln42_1

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:24 %select_ln42_1 = select i1 %and_ln42_1564, i1 %xor_ln42_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:25 %xor_ln42_2 = xor i1 %tmp_5768, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %or_ln42_1564 = or i1 %tmp_5769, i1 %xor_ln42_2

]]></Node>
<StgValue><ssdm name="or_ln42_1564"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %xor_ln42_3 = xor i1 %select_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %or_ln42_1565 = or i1 %tmp_5769, i1 %xor_ln42_3

]]></Node>
<StgValue><ssdm name="or_ln42_1565"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %and_ln42_1565 = and i1 %or_ln42_1565, i1 %xor_ln42_1

]]></Node>
<StgValue><ssdm name="and_ln42_1565"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:30 %and_ln42_1566 = and i1 %tmp_5769, i1 %select_ln42_1

]]></Node>
<StgValue><ssdm name="and_ln42_1566"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %xor_ln42_4 = xor i1 %and_ln42_1566, i1 %or_ln42_1564

]]></Node>
<StgValue><ssdm name="xor_ln42_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %and_ln42_1567 = and i1 %xor_ln42_4, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln42_1567"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:33 %select_ln42_2 = select i1 %and_ln42_1565, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %or_ln42_1566 = or i1 %and_ln42_1565, i1 %and_ln42_1567

]]></Node>
<StgValue><ssdm name="or_ln42_1566"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:35 %mult = select i1 %or_ln42_1566, i16 %select_ln42_2, i16 %add_ln42

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:36 %mul_ln73_1446 = mul i29 %sext_ln70_1, i29 536867026

]]></Node>
<StgValue><ssdm name="mul_ln73_1446"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_5770 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1446, i32 28

]]></Node>
<StgValue><ssdm name="tmp_5770"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:38 %trunc_ln42_s = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1446, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:39 %sext_ln42 = sext i14 %trunc_ln42_s

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:40 %tmp_5771 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1446, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5771"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:41 %tmp_5772 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1446, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5772"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="29">
<![CDATA[
entry_ifconv:42 %trunc_ln42_2479 = trunc i29 %mul_ln73_1446

]]></Node>
<StgValue><ssdm name="trunc_ln42_2479"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:43 %icmp_ln42_1564 = icmp_ne  i14 %trunc_ln42_2479, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1564"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:44 %tmp_5773 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1446, i32 28

]]></Node>
<StgValue><ssdm name="tmp_5773"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:45 %or_ln42_1567 = or i1 %tmp_5771, i1 %icmp_ln42_1564

]]></Node>
<StgValue><ssdm name="or_ln42_1567"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:46 %and_ln42_1568 = and i1 %or_ln42_1567, i1 %tmp_5772

]]></Node>
<StgValue><ssdm name="and_ln42_1568"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:47 %zext_ln42_1555 = zext i1 %and_ln42_1568

]]></Node>
<StgValue><ssdm name="zext_ln42_1555"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:48 %add_ln42_1 = add i15 %sext_ln42, i15 %zext_ln42_1555

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:49 %sext_ln42_757 = sext i15 %add_ln42_1

]]></Node>
<StgValue><ssdm name="sext_ln42_757"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:50 %tmp_5774 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_1, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5774"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:51 %xor_ln42_5 = xor i1 %tmp_5774, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:52 %and_ln42_1569 = and i1 %tmp_5773, i1 %xor_ln42_5

]]></Node>
<StgValue><ssdm name="and_ln42_1569"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %xor_ln42_6 = xor i1 %tmp_5770, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:54 %select_ln42_4 = select i1 %and_ln42_1569, i1 %tmp_5770, i1 %xor_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:55 %select_ln42_5 = select i1 %and_ln42_1569, i1 %xor_ln42_6, i1 %tmp_5770

]]></Node>
<StgValue><ssdm name="select_ln42_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %xor_ln42_7 = xor i1 %tmp_5773, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %or_ln42_1568 = or i1 %tmp_5774, i1 %xor_ln42_7

]]></Node>
<StgValue><ssdm name="or_ln42_1568"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %xor_ln42_8 = xor i1 %select_ln42_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %or_ln42_1569 = or i1 %tmp_5774, i1 %xor_ln42_8

]]></Node>
<StgValue><ssdm name="or_ln42_1569"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %and_ln42_1570 = and i1 %or_ln42_1569, i1 %xor_ln42_6

]]></Node>
<StgValue><ssdm name="and_ln42_1570"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %and_ln42_1571 = and i1 %tmp_5774, i1 %select_ln42_5

]]></Node>
<StgValue><ssdm name="and_ln42_1571"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %xor_ln42_9 = xor i1 %and_ln42_1571, i1 %or_ln42_1568

]]></Node>
<StgValue><ssdm name="xor_ln42_9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln42_1572 = and i1 %xor_ln42_9, i1 %tmp_5770

]]></Node>
<StgValue><ssdm name="and_ln42_1572"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:64 %select_ln42_6 = select i1 %and_ln42_1570, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %or_ln42_1570 = or i1 %and_ln42_1570, i1 %and_ln42_1572

]]></Node>
<StgValue><ssdm name="or_ln42_1570"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:66 %mult_1438 = select i1 %or_ln42_1570, i16 %select_ln42_6, i16 %sext_ln42_757

]]></Node>
<StgValue><ssdm name="mult_1438"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:67 %mul_ln73_1447 = mul i32 %conv_i_i, i32 4294939464

]]></Node>
<StgValue><ssdm name="mul_ln73_1447"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:68 %tmp_5775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1447, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5775"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:69 %trunc_ln42_1565 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1447, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1565"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:70 %tmp_5776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1447, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5776"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_5777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1447, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5777"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:72 %trunc_ln42_2480 = trunc i32 %mul_ln73_1447

]]></Node>
<StgValue><ssdm name="trunc_ln42_2480"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:73 %icmp_ln42_1565 = icmp_ne  i14 %trunc_ln42_2480, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1565"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:74 %tmp_5778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1447, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5778"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:75 %or_ln42_1571 = or i1 %tmp_5776, i1 %icmp_ln42_1565

]]></Node>
<StgValue><ssdm name="or_ln42_1571"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:76 %and_ln42_1573 = and i1 %or_ln42_1571, i1 %tmp_5777

]]></Node>
<StgValue><ssdm name="and_ln42_1573"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:77 %zext_ln42_1556 = zext i1 %and_ln42_1573

]]></Node>
<StgValue><ssdm name="zext_ln42_1556"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:78 %add_ln42_2 = add i16 %trunc_ln42_1565, i16 %zext_ln42_1556

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:79 %tmp_5779 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5779"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %xor_ln42_10 = xor i1 %tmp_5779, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_10"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %and_ln42_1574 = and i1 %tmp_5778, i1 %xor_ln42_10

]]></Node>
<StgValue><ssdm name="and_ln42_1574"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %xor_ln42_11 = xor i1 %tmp_5775, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_11"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:83 %select_ln42_8 = select i1 %and_ln42_1574, i1 %tmp_5775, i1 %xor_ln42_11

]]></Node>
<StgValue><ssdm name="select_ln42_8"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:84 %select_ln42_9 = select i1 %and_ln42_1574, i1 %xor_ln42_11, i1 %tmp_5775

]]></Node>
<StgValue><ssdm name="select_ln42_9"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %xor_ln42_12 = xor i1 %tmp_5778, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_12"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %or_ln42_1572 = or i1 %tmp_5779, i1 %xor_ln42_12

]]></Node>
<StgValue><ssdm name="or_ln42_1572"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %xor_ln42_13 = xor i1 %select_ln42_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_13"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:88 %or_ln42_1573 = or i1 %tmp_5779, i1 %xor_ln42_13

]]></Node>
<StgValue><ssdm name="or_ln42_1573"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %and_ln42_1575 = and i1 %or_ln42_1573, i1 %xor_ln42_11

]]></Node>
<StgValue><ssdm name="and_ln42_1575"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:90 %and_ln42_1576 = and i1 %tmp_5779, i1 %select_ln42_9

]]></Node>
<StgValue><ssdm name="and_ln42_1576"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:91 %xor_ln42_14 = xor i1 %and_ln42_1576, i1 %or_ln42_1572

]]></Node>
<StgValue><ssdm name="xor_ln42_14"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92 %and_ln42_1577 = and i1 %xor_ln42_14, i1 %tmp_5775

]]></Node>
<StgValue><ssdm name="and_ln42_1577"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:93 %select_ln42_10 = select i1 %and_ln42_1575, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_10"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %or_ln42_1574 = or i1 %and_ln42_1575, i1 %and_ln42_1577

]]></Node>
<StgValue><ssdm name="or_ln42_1574"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:95 %mult_1439 = select i1 %or_ln42_1574, i16 %select_ln42_10, i16 %add_ln42_2

]]></Node>
<StgValue><ssdm name="mult_1439"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:96 %mul_ln73_1448 = mul i30 %sext_ln70, i30 7305

]]></Node>
<StgValue><ssdm name="mul_ln73_1448"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:97 %tmp_5780 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1448, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5780"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:98 %trunc_ln42_2474 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1448, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2474"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:99 %sext_ln42_756 = sext i15 %trunc_ln42_2474

]]></Node>
<StgValue><ssdm name="sext_ln42_756"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:100 %tmp_5781 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1448, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5781"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:101 %tmp_5782 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1448, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5782"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:102 %trunc_ln42_2481 = trunc i30 %mul_ln73_1448

]]></Node>
<StgValue><ssdm name="trunc_ln42_2481"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:103 %icmp_ln42_1566 = icmp_ne  i14 %trunc_ln42_2481, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1566"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %tmp_5783 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1448, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5783"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:105 %or_ln42_1575 = or i1 %tmp_5781, i1 %icmp_ln42_1566

]]></Node>
<StgValue><ssdm name="or_ln42_1575"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:106 %and_ln42_1578 = and i1 %or_ln42_1575, i1 %tmp_5782

]]></Node>
<StgValue><ssdm name="and_ln42_1578"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:107 %zext_ln42_1557 = zext i1 %and_ln42_1578

]]></Node>
<StgValue><ssdm name="zext_ln42_1557"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:108 %add_ln42_3 = add i16 %sext_ln42_756, i16 %zext_ln42_1557

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:109 %tmp_5784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5784"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:110 %xor_ln42_15 = xor i1 %tmp_5784, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_15"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:111 %and_ln42_1579 = and i1 %tmp_5783, i1 %xor_ln42_15

]]></Node>
<StgValue><ssdm name="and_ln42_1579"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:112 %xor_ln42_16 = xor i1 %tmp_5780, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_16"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:113 %select_ln42_12 = select i1 %and_ln42_1579, i1 %tmp_5780, i1 %xor_ln42_16

]]></Node>
<StgValue><ssdm name="select_ln42_12"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:114 %select_ln42_13 = select i1 %and_ln42_1579, i1 %xor_ln42_16, i1 %tmp_5780

]]></Node>
<StgValue><ssdm name="select_ln42_13"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:115 %xor_ln42_17 = xor i1 %tmp_5783, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_17"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:116 %or_ln42_1576 = or i1 %tmp_5784, i1 %xor_ln42_17

]]></Node>
<StgValue><ssdm name="or_ln42_1576"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %xor_ln42_18 = xor i1 %select_ln42_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_18"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %or_ln42_1577 = or i1 %tmp_5784, i1 %xor_ln42_18

]]></Node>
<StgValue><ssdm name="or_ln42_1577"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:119 %and_ln42_1580 = and i1 %or_ln42_1577, i1 %xor_ln42_16

]]></Node>
<StgValue><ssdm name="and_ln42_1580"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:120 %and_ln42_1581 = and i1 %tmp_5784, i1 %select_ln42_13

]]></Node>
<StgValue><ssdm name="and_ln42_1581"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %xor_ln42_19 = xor i1 %and_ln42_1581, i1 %or_ln42_1576

]]></Node>
<StgValue><ssdm name="xor_ln42_19"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:122 %and_ln42_1582 = and i1 %xor_ln42_19, i1 %tmp_5780

]]></Node>
<StgValue><ssdm name="and_ln42_1582"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:123 %select_ln42_14 = select i1 %and_ln42_1580, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_14"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:124 %or_ln42_1578 = or i1 %and_ln42_1580, i1 %and_ln42_1582

]]></Node>
<StgValue><ssdm name="or_ln42_1578"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:125 %mult_1440 = select i1 %or_ln42_1578, i16 %select_ln42_14, i16 %add_ln42_3

]]></Node>
<StgValue><ssdm name="mult_1440"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:126 %mul_ln73_1449 = mul i32 %conv_i_i, i32 20907

]]></Node>
<StgValue><ssdm name="mul_ln73_1449"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:127 %tmp_5785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1449, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5785"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:128 %trunc_ln42_1567 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1449, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1567"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:129 %tmp_5786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1449, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5786"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:130 %tmp_5787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1449, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5787"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:131 %trunc_ln42_2482 = trunc i32 %mul_ln73_1449

]]></Node>
<StgValue><ssdm name="trunc_ln42_2482"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:132 %icmp_ln42_1567 = icmp_ne  i14 %trunc_ln42_2482, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1567"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:133 %tmp_5788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1449, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5788"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %or_ln42_1579 = or i1 %tmp_5786, i1 %icmp_ln42_1567

]]></Node>
<StgValue><ssdm name="or_ln42_1579"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %and_ln42_1583 = and i1 %or_ln42_1579, i1 %tmp_5787

]]></Node>
<StgValue><ssdm name="and_ln42_1583"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:136 %zext_ln42_1558 = zext i1 %and_ln42_1583

]]></Node>
<StgValue><ssdm name="zext_ln42_1558"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:137 %add_ln42_4 = add i16 %trunc_ln42_1567, i16 %zext_ln42_1558

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:138 %tmp_5789 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5789"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %xor_ln42_20 = xor i1 %tmp_5789, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_20"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %and_ln42_1584 = and i1 %tmp_5788, i1 %xor_ln42_20

]]></Node>
<StgValue><ssdm name="and_ln42_1584"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %xor_ln42_21 = xor i1 %tmp_5785, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_21"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:142 %select_ln42_16 = select i1 %and_ln42_1584, i1 %tmp_5785, i1 %xor_ln42_21

]]></Node>
<StgValue><ssdm name="select_ln42_16"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:143 %select_ln42_17 = select i1 %and_ln42_1584, i1 %xor_ln42_21, i1 %tmp_5785

]]></Node>
<StgValue><ssdm name="select_ln42_17"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %xor_ln42_22 = xor i1 %tmp_5788, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_22"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %or_ln42_1580 = or i1 %tmp_5789, i1 %xor_ln42_22

]]></Node>
<StgValue><ssdm name="or_ln42_1580"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %xor_ln42_23 = xor i1 %select_ln42_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_23"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:147 %or_ln42_1581 = or i1 %tmp_5789, i1 %xor_ln42_23

]]></Node>
<StgValue><ssdm name="or_ln42_1581"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:148 %and_ln42_1585 = and i1 %or_ln42_1581, i1 %xor_ln42_21

]]></Node>
<StgValue><ssdm name="and_ln42_1585"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:149 %and_ln42_1586 = and i1 %tmp_5789, i1 %select_ln42_17

]]></Node>
<StgValue><ssdm name="and_ln42_1586"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:150 %xor_ln42_24 = xor i1 %and_ln42_1586, i1 %or_ln42_1580

]]></Node>
<StgValue><ssdm name="xor_ln42_24"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:151 %and_ln42_1587 = and i1 %xor_ln42_24, i1 %tmp_5785

]]></Node>
<StgValue><ssdm name="and_ln42_1587"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:152 %select_ln42_18 = select i1 %and_ln42_1585, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_18"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:153 %or_ln42_1582 = or i1 %and_ln42_1585, i1 %and_ln42_1587

]]></Node>
<StgValue><ssdm name="or_ln42_1582"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:154 %mult_1441 = select i1 %or_ln42_1582, i16 %select_ln42_18, i16 %add_ln42_4

]]></Node>
<StgValue><ssdm name="mult_1441"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="240">
<![CDATA[
entry_ifconv:155 %trunc_ln73 = trunc i240 %data_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:156 %tmp_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %trunc_ln73, i15 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:157 %sext_ln73_1 = sext i31 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:158 %sext_ln73 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:159 %sub_ln73_88 = sub i32 %conv_i_i, i32 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="sub_ln73_88"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:160 %sub_ln42 = sub i31 %sext_ln73, i31 %tmp_s

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:161 %tmp_5790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_88, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5790"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:162 %trunc_ln42_1568 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1568"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:163 %tmp_5791 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5791"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="240" op_2_bw="32">
<![CDATA[
entry_ifconv:164 %tmp_5792 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5792"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:165 %trunc_ln42_2483 = trunc i32 %sub_ln73_88

]]></Node>
<StgValue><ssdm name="trunc_ln42_2483"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:166 %icmp_ln42_1568 = icmp_ne  i14 %trunc_ln42_2483, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1568"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:167 %tmp_5793 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5793"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:168 %or_ln42_1583 = or i1 %tmp_5791, i1 %icmp_ln42_1568

]]></Node>
<StgValue><ssdm name="or_ln42_1583"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:169 %and_ln42_1588 = and i1 %or_ln42_1583, i1 %tmp_5792

]]></Node>
<StgValue><ssdm name="and_ln42_1588"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:170 %zext_ln42_1559 = zext i1 %and_ln42_1588

]]></Node>
<StgValue><ssdm name="zext_ln42_1559"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:171 %add_ln42_5 = add i16 %trunc_ln42_1568, i16 %zext_ln42_1559

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:172 %tmp_5794 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5794"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %xor_ln42_25 = xor i1 %tmp_5794, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_25"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %and_ln42_1589 = and i1 %tmp_5793, i1 %xor_ln42_25

]]></Node>
<StgValue><ssdm name="and_ln42_1589"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %xor_ln42_26 = xor i1 %tmp_5790, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_26"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:176 %select_ln42_20 = select i1 %and_ln42_1589, i1 %tmp_5790, i1 %xor_ln42_26

]]></Node>
<StgValue><ssdm name="select_ln42_20"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:177 %select_ln42_21 = select i1 %and_ln42_1589, i1 %xor_ln42_26, i1 %tmp_5790

]]></Node>
<StgValue><ssdm name="select_ln42_21"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %xor_ln42_27 = xor i1 %tmp_5793, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_27"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %or_ln42_1584 = or i1 %tmp_5794, i1 %xor_ln42_27

]]></Node>
<StgValue><ssdm name="or_ln42_1584"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:180 %xor_ln42_28 = xor i1 %select_ln42_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_28"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %or_ln42_1585 = or i1 %tmp_5794, i1 %xor_ln42_28

]]></Node>
<StgValue><ssdm name="or_ln42_1585"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %and_ln42_1590 = and i1 %or_ln42_1585, i1 %xor_ln42_26

]]></Node>
<StgValue><ssdm name="and_ln42_1590"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %xor_ln42_29 = xor i1 %select_ln42_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_29"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %or_ln42_1586 = or i1 %xor_ln42_25, i1 %xor_ln42_29

]]></Node>
<StgValue><ssdm name="or_ln42_1586"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %and_ln42_1591 = and i1 %or_ln42_1584, i1 %or_ln42_1586

]]></Node>
<StgValue><ssdm name="and_ln42_1591"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %and_ln42_1592 = and i1 %and_ln42_1591, i1 %tmp_5790

]]></Node>
<StgValue><ssdm name="and_ln42_1592"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:187 %select_ln42_22 = select i1 %and_ln42_1590, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_22"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:188 %or_ln42_1587 = or i1 %and_ln42_1590, i1 %and_ln42_1592

]]></Node>
<StgValue><ssdm name="or_ln42_1587"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:189 %mult_1442 = select i1 %or_ln42_1587, i16 %select_ln42_22, i16 %add_ln42_5

]]></Node>
<StgValue><ssdm name="mult_1442"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:190 %mul_ln73_1450 = mul i32 %conv_i_i, i32 4294948398

]]></Node>
<StgValue><ssdm name="mul_ln73_1450"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:191 %tmp_5795 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1450, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5795"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:192 %trunc_ln42_1569 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1450, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1569"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:193 %tmp_5796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1450, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5796"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:194 %tmp_5797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1450, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5797"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:195 %trunc_ln42_2484 = trunc i32 %mul_ln73_1450

]]></Node>
<StgValue><ssdm name="trunc_ln42_2484"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:196 %icmp_ln42_1569 = icmp_ne  i14 %trunc_ln42_2484, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1569"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %tmp_5798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1450, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5798"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %or_ln42_1588 = or i1 %tmp_5796, i1 %icmp_ln42_1569

]]></Node>
<StgValue><ssdm name="or_ln42_1588"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %and_ln42_1593 = and i1 %or_ln42_1588, i1 %tmp_5797

]]></Node>
<StgValue><ssdm name="and_ln42_1593"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:200 %zext_ln42_1560 = zext i1 %and_ln42_1593

]]></Node>
<StgValue><ssdm name="zext_ln42_1560"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:201 %add_ln42_6 = add i16 %trunc_ln42_1569, i16 %zext_ln42_1560

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:202 %tmp_5799 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5799"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:203 %xor_ln42_30 = xor i1 %tmp_5799, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_30"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:204 %and_ln42_1594 = and i1 %tmp_5798, i1 %xor_ln42_30

]]></Node>
<StgValue><ssdm name="and_ln42_1594"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:205 %xor_ln42_31 = xor i1 %tmp_5795, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_31"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:206 %select_ln42_24 = select i1 %and_ln42_1594, i1 %tmp_5795, i1 %xor_ln42_31

]]></Node>
<StgValue><ssdm name="select_ln42_24"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:207 %select_ln42_25 = select i1 %and_ln42_1594, i1 %xor_ln42_31, i1 %tmp_5795

]]></Node>
<StgValue><ssdm name="select_ln42_25"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:208 %xor_ln42_32 = xor i1 %tmp_5798, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_32"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:209 %or_ln42_1589 = or i1 %tmp_5799, i1 %xor_ln42_32

]]></Node>
<StgValue><ssdm name="or_ln42_1589"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:210 %xor_ln42_33 = xor i1 %select_ln42_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_33"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:211 %or_ln42_1590 = or i1 %tmp_5799, i1 %xor_ln42_33

]]></Node>
<StgValue><ssdm name="or_ln42_1590"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:212 %and_ln42_1595 = and i1 %or_ln42_1590, i1 %xor_ln42_31

]]></Node>
<StgValue><ssdm name="and_ln42_1595"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:213 %and_ln42_1596 = and i1 %tmp_5799, i1 %select_ln42_25

]]></Node>
<StgValue><ssdm name="and_ln42_1596"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:214 %xor_ln42_34 = xor i1 %and_ln42_1596, i1 %or_ln42_1589

]]></Node>
<StgValue><ssdm name="xor_ln42_34"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:215 %and_ln42_1597 = and i1 %xor_ln42_34, i1 %tmp_5795

]]></Node>
<StgValue><ssdm name="and_ln42_1597"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:216 %select_ln42_26 = select i1 %and_ln42_1595, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_26"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:217 %or_ln42_1591 = or i1 %and_ln42_1595, i1 %and_ln42_1597

]]></Node>
<StgValue><ssdm name="or_ln42_1591"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:218 %mult_1443 = select i1 %or_ln42_1591, i16 %select_ln42_26, i16 %add_ln42_6

]]></Node>
<StgValue><ssdm name="mult_1443"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:219 %mul_ln73_1451 = mul i32 %conv_i_i, i32 4294946791

]]></Node>
<StgValue><ssdm name="mul_ln73_1451"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:220 %tmp_5800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1451, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5800"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:221 %trunc_ln42_1570 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1451, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1570"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:222 %tmp_5801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1451, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5801"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:223 %tmp_5802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1451, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5802"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:224 %trunc_ln42_2485 = trunc i32 %mul_ln73_1451

]]></Node>
<StgValue><ssdm name="trunc_ln42_2485"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:225 %icmp_ln42_1570 = icmp_ne  i14 %trunc_ln42_2485, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1570"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:226 %tmp_5803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1451, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5803"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:227 %or_ln42_1592 = or i1 %tmp_5801, i1 %icmp_ln42_1570

]]></Node>
<StgValue><ssdm name="or_ln42_1592"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:228 %and_ln42_1598 = and i1 %or_ln42_1592, i1 %tmp_5802

]]></Node>
<StgValue><ssdm name="and_ln42_1598"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:229 %zext_ln42_1561 = zext i1 %and_ln42_1598

]]></Node>
<StgValue><ssdm name="zext_ln42_1561"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:230 %add_ln42_7 = add i16 %trunc_ln42_1570, i16 %zext_ln42_1561

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:231 %tmp_5804 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5804"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %xor_ln42_35 = xor i1 %tmp_5804, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_35"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:233 %and_ln42_1599 = and i1 %tmp_5803, i1 %xor_ln42_35

]]></Node>
<StgValue><ssdm name="and_ln42_1599"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:234 %xor_ln42_36 = xor i1 %tmp_5800, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_36"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:235 %select_ln42_28 = select i1 %and_ln42_1599, i1 %tmp_5800, i1 %xor_ln42_36

]]></Node>
<StgValue><ssdm name="select_ln42_28"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:236 %select_ln42_29 = select i1 %and_ln42_1599, i1 %xor_ln42_36, i1 %tmp_5800

]]></Node>
<StgValue><ssdm name="select_ln42_29"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %xor_ln42_37 = xor i1 %tmp_5803, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_37"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:238 %or_ln42_1593 = or i1 %tmp_5804, i1 %xor_ln42_37

]]></Node>
<StgValue><ssdm name="or_ln42_1593"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:239 %xor_ln42_38 = xor i1 %select_ln42_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_38"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:240 %or_ln42_1594 = or i1 %tmp_5804, i1 %xor_ln42_38

]]></Node>
<StgValue><ssdm name="or_ln42_1594"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:241 %and_ln42_1600 = and i1 %or_ln42_1594, i1 %xor_ln42_36

]]></Node>
<StgValue><ssdm name="and_ln42_1600"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:242 %and_ln42_1601 = and i1 %tmp_5804, i1 %select_ln42_29

]]></Node>
<StgValue><ssdm name="and_ln42_1601"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:243 %xor_ln42_39 = xor i1 %and_ln42_1601, i1 %or_ln42_1593

]]></Node>
<StgValue><ssdm name="xor_ln42_39"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:244 %and_ln42_1602 = and i1 %xor_ln42_39, i1 %tmp_5800

]]></Node>
<StgValue><ssdm name="and_ln42_1602"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:245 %select_ln42_30 = select i1 %and_ln42_1600, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_30"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:246 %or_ln42_1595 = or i1 %and_ln42_1600, i1 %and_ln42_1602

]]></Node>
<StgValue><ssdm name="or_ln42_1595"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:247 %mult_1444 = select i1 %or_ln42_1595, i16 %select_ln42_30, i16 %add_ln42_7

]]></Node>
<StgValue><ssdm name="mult_1444"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:248 %mul_ln73_1452 = mul i32 %conv_i_i, i32 30743

]]></Node>
<StgValue><ssdm name="mul_ln73_1452"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:249 %tmp_5805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1452, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5805"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:250 %trunc_ln42_1571 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1452, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1571"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:251 %tmp_5806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1452, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5806"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:252 %tmp_5807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1452, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5807"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:253 %trunc_ln42_2486 = trunc i32 %mul_ln73_1452

]]></Node>
<StgValue><ssdm name="trunc_ln42_2486"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:254 %icmp_ln42_1571 = icmp_ne  i14 %trunc_ln42_2486, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1571"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:255 %tmp_5808 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1452, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5808"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:256 %or_ln42_1596 = or i1 %tmp_5806, i1 %icmp_ln42_1571

]]></Node>
<StgValue><ssdm name="or_ln42_1596"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:257 %and_ln42_1603 = and i1 %or_ln42_1596, i1 %tmp_5807

]]></Node>
<StgValue><ssdm name="and_ln42_1603"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:258 %zext_ln42_1562 = zext i1 %and_ln42_1603

]]></Node>
<StgValue><ssdm name="zext_ln42_1562"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:259 %add_ln42_8 = add i16 %trunc_ln42_1571, i16 %zext_ln42_1562

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:260 %tmp_5809 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5809"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:261 %xor_ln42_40 = xor i1 %tmp_5809, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_40"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:262 %and_ln42_1604 = and i1 %tmp_5808, i1 %xor_ln42_40

]]></Node>
<StgValue><ssdm name="and_ln42_1604"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:263 %xor_ln42_41 = xor i1 %tmp_5805, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_41"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:264 %select_ln42_32 = select i1 %and_ln42_1604, i1 %tmp_5805, i1 %xor_ln42_41

]]></Node>
<StgValue><ssdm name="select_ln42_32"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:265 %select_ln42_33 = select i1 %and_ln42_1604, i1 %xor_ln42_41, i1 %tmp_5805

]]></Node>
<StgValue><ssdm name="select_ln42_33"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:266 %xor_ln42_42 = xor i1 %tmp_5808, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_42"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:267 %or_ln42_1597 = or i1 %tmp_5809, i1 %xor_ln42_42

]]></Node>
<StgValue><ssdm name="or_ln42_1597"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:268 %xor_ln42_43 = xor i1 %select_ln42_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_43"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:269 %or_ln42_1598 = or i1 %tmp_5809, i1 %xor_ln42_43

]]></Node>
<StgValue><ssdm name="or_ln42_1598"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:270 %and_ln42_1605 = and i1 %or_ln42_1598, i1 %xor_ln42_41

]]></Node>
<StgValue><ssdm name="and_ln42_1605"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:271 %and_ln42_1606 = and i1 %tmp_5809, i1 %select_ln42_33

]]></Node>
<StgValue><ssdm name="and_ln42_1606"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:272 %xor_ln42_44 = xor i1 %and_ln42_1606, i1 %or_ln42_1597

]]></Node>
<StgValue><ssdm name="xor_ln42_44"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:273 %and_ln42_1607 = and i1 %xor_ln42_44, i1 %tmp_5805

]]></Node>
<StgValue><ssdm name="and_ln42_1607"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:274 %select_ln42_34 = select i1 %and_ln42_1605, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_34"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:275 %or_ln42_1599 = or i1 %and_ln42_1605, i1 %and_ln42_1607

]]></Node>
<StgValue><ssdm name="or_ln42_1599"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:276 %mult_1445 = select i1 %or_ln42_1599, i16 %select_ln42_34, i16 %add_ln42_8

]]></Node>
<StgValue><ssdm name="mult_1445"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:277 %sub_ln73 = sub i32 %sext_ln73_1, i32 %conv_i_i

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:278 %tmp_5810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5810"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:279 %trunc_ln42_1572 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1572"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:280 %tmp_5811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5811"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:281 %tmp_5812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5812"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:282 %trunc_ln42_2487 = trunc i32 %sub_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42_2487"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:283 %icmp_ln42_1572 = icmp_ne  i14 %trunc_ln42_2487, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1572"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:284 %tmp_5813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5813"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:285 %or_ln42_1600 = or i1 %tmp_5811, i1 %icmp_ln42_1572

]]></Node>
<StgValue><ssdm name="or_ln42_1600"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:286 %and_ln42_1608 = and i1 %or_ln42_1600, i1 %tmp_5812

]]></Node>
<StgValue><ssdm name="and_ln42_1608"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:287 %zext_ln42_1563 = zext i1 %and_ln42_1608

]]></Node>
<StgValue><ssdm name="zext_ln42_1563"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:288 %add_ln42_9 = add i16 %trunc_ln42_1572, i16 %zext_ln42_1563

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:289 %tmp_5814 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5814"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:290 %xor_ln42_45 = xor i1 %tmp_5814, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_45"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:291 %and_ln42_1609 = and i1 %tmp_5813, i1 %xor_ln42_45

]]></Node>
<StgValue><ssdm name="and_ln42_1609"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:292 %xor_ln42_46 = xor i1 %tmp_5810, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_46"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:293 %select_ln42_36 = select i1 %and_ln42_1609, i1 %tmp_5810, i1 %xor_ln42_46

]]></Node>
<StgValue><ssdm name="select_ln42_36"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:294 %select_ln42_37 = select i1 %and_ln42_1609, i1 %xor_ln42_46, i1 %tmp_5810

]]></Node>
<StgValue><ssdm name="select_ln42_37"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:295 %xor_ln42_47 = xor i1 %tmp_5813, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_47"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %or_ln42_1601 = or i1 %tmp_5814, i1 %xor_ln42_47

]]></Node>
<StgValue><ssdm name="or_ln42_1601"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %xor_ln42_48 = xor i1 %select_ln42_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_48"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %or_ln42_1602 = or i1 %tmp_5814, i1 %xor_ln42_48

]]></Node>
<StgValue><ssdm name="or_ln42_1602"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %and_ln42_1610 = and i1 %or_ln42_1602, i1 %xor_ln42_46

]]></Node>
<StgValue><ssdm name="and_ln42_1610"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:300 %xor_ln42_49 = xor i1 %select_ln42_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_49"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %or_ln42_1603 = or i1 %xor_ln42_45, i1 %xor_ln42_49

]]></Node>
<StgValue><ssdm name="or_ln42_1603"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %and_ln42_1611 = and i1 %or_ln42_1601, i1 %or_ln42_1603

]]></Node>
<StgValue><ssdm name="and_ln42_1611"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:303 %and_ln42_1612 = and i1 %and_ln42_1611, i1 %tmp_5810

]]></Node>
<StgValue><ssdm name="and_ln42_1612"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:304 %select_ln42_38 = select i1 %and_ln42_1610, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_38"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:305 %or_ln42_1604 = or i1 %and_ln42_1610, i1 %and_ln42_1612

]]></Node>
<StgValue><ssdm name="or_ln42_1604"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:306 %mult_1446 = select i1 %or_ln42_1604, i16 %select_ln42_38, i16 %add_ln42_9

]]></Node>
<StgValue><ssdm name="mult_1446"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:307 %mul_ln73_1453 = mul i32 %conv_i_i, i32 25473

]]></Node>
<StgValue><ssdm name="mul_ln73_1453"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:308 %tmp_5815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1453, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5815"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:309 %trunc_ln42_1573 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1453, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1573"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:310 %tmp_5816 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1453, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5816"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:311 %tmp_5817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1453, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5817"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:312 %trunc_ln42_2488 = trunc i32 %mul_ln73_1453

]]></Node>
<StgValue><ssdm name="trunc_ln42_2488"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:313 %icmp_ln42_1573 = icmp_ne  i14 %trunc_ln42_2488, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1573"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:314 %tmp_5818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1453, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5818"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %or_ln42_1605 = or i1 %tmp_5816, i1 %icmp_ln42_1573

]]></Node>
<StgValue><ssdm name="or_ln42_1605"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %and_ln42_1613 = and i1 %or_ln42_1605, i1 %tmp_5817

]]></Node>
<StgValue><ssdm name="and_ln42_1613"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:317 %zext_ln42_1564 = zext i1 %and_ln42_1613

]]></Node>
<StgValue><ssdm name="zext_ln42_1564"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:318 %add_ln42_10 = add i16 %trunc_ln42_1573, i16 %zext_ln42_1564

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:319 %tmp_5819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5819"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:320 %xor_ln42_50 = xor i1 %tmp_5819, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_50"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:321 %and_ln42_1614 = and i1 %tmp_5818, i1 %xor_ln42_50

]]></Node>
<StgValue><ssdm name="and_ln42_1614"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:322 %xor_ln42_51 = xor i1 %tmp_5815, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_51"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:323 %select_ln42_40 = select i1 %and_ln42_1614, i1 %tmp_5815, i1 %xor_ln42_51

]]></Node>
<StgValue><ssdm name="select_ln42_40"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:324 %select_ln42_41 = select i1 %and_ln42_1614, i1 %xor_ln42_51, i1 %tmp_5815

]]></Node>
<StgValue><ssdm name="select_ln42_41"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:325 %xor_ln42_52 = xor i1 %tmp_5818, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_52"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:326 %or_ln42_1606 = or i1 %tmp_5819, i1 %xor_ln42_52

]]></Node>
<StgValue><ssdm name="or_ln42_1606"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:327 %xor_ln42_53 = xor i1 %select_ln42_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_53"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:328 %or_ln42_1607 = or i1 %tmp_5819, i1 %xor_ln42_53

]]></Node>
<StgValue><ssdm name="or_ln42_1607"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %and_ln42_1615 = and i1 %or_ln42_1607, i1 %xor_ln42_51

]]></Node>
<StgValue><ssdm name="and_ln42_1615"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:330 %and_ln42_1616 = and i1 %tmp_5819, i1 %select_ln42_41

]]></Node>
<StgValue><ssdm name="and_ln42_1616"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:331 %xor_ln42_54 = xor i1 %and_ln42_1616, i1 %or_ln42_1606

]]></Node>
<StgValue><ssdm name="xor_ln42_54"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:332 %and_ln42_1617 = and i1 %xor_ln42_54, i1 %tmp_5815

]]></Node>
<StgValue><ssdm name="and_ln42_1617"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:333 %select_ln42_42 = select i1 %and_ln42_1615, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_42"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %or_ln42_1608 = or i1 %and_ln42_1615, i1 %and_ln42_1617

]]></Node>
<StgValue><ssdm name="or_ln42_1608"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:335 %mult_1447 = select i1 %or_ln42_1608, i16 %select_ln42_42, i16 %add_ln42_10

]]></Node>
<StgValue><ssdm name="mult_1447"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:336 %mul_ln73_1454 = mul i29 %sext_ln70_1, i29 536867121

]]></Node>
<StgValue><ssdm name="mul_ln73_1454"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:337 %tmp_5820 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1454, i32 28

]]></Node>
<StgValue><ssdm name="tmp_5820"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:338 %trunc_ln42_2475 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1454, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_2475"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:339 %sext_ln42_760 = sext i14 %trunc_ln42_2475

]]></Node>
<StgValue><ssdm name="sext_ln42_760"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:340 %tmp_5821 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1454, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5821"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:341 %tmp_5822 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1454, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5822"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="29">
<![CDATA[
entry_ifconv:342 %trunc_ln42_2489 = trunc i29 %mul_ln73_1454

]]></Node>
<StgValue><ssdm name="trunc_ln42_2489"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:343 %icmp_ln42_1574 = icmp_ne  i14 %trunc_ln42_2489, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1574"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:344 %tmp_5823 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1454, i32 28

]]></Node>
<StgValue><ssdm name="tmp_5823"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:345 %or_ln42_1609 = or i1 %tmp_5821, i1 %icmp_ln42_1574

]]></Node>
<StgValue><ssdm name="or_ln42_1609"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:346 %and_ln42_1618 = and i1 %or_ln42_1609, i1 %tmp_5822

]]></Node>
<StgValue><ssdm name="and_ln42_1618"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:347 %zext_ln42_1565 = zext i1 %and_ln42_1618

]]></Node>
<StgValue><ssdm name="zext_ln42_1565"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:348 %add_ln42_11 = add i15 %sext_ln42_760, i15 %zext_ln42_1565

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:349 %sext_ln42_769 = sext i15 %add_ln42_11

]]></Node>
<StgValue><ssdm name="sext_ln42_769"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:350 %tmp_5824 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5824"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:351 %xor_ln42_55 = xor i1 %tmp_5824, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_55"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:352 %and_ln42_1619 = and i1 %tmp_5823, i1 %xor_ln42_55

]]></Node>
<StgValue><ssdm name="and_ln42_1619"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:353 %xor_ln42_56 = xor i1 %tmp_5820, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_56"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:354 %select_ln42_44 = select i1 %and_ln42_1619, i1 %tmp_5820, i1 %xor_ln42_56

]]></Node>
<StgValue><ssdm name="select_ln42_44"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:355 %select_ln42_45 = select i1 %and_ln42_1619, i1 %xor_ln42_56, i1 %tmp_5820

]]></Node>
<StgValue><ssdm name="select_ln42_45"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:356 %xor_ln42_57 = xor i1 %tmp_5823, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_57"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:357 %or_ln42_1610 = or i1 %tmp_5824, i1 %xor_ln42_57

]]></Node>
<StgValue><ssdm name="or_ln42_1610"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:358 %xor_ln42_58 = xor i1 %select_ln42_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_58"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:359 %or_ln42_1611 = or i1 %tmp_5824, i1 %xor_ln42_58

]]></Node>
<StgValue><ssdm name="or_ln42_1611"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:360 %and_ln42_1620 = and i1 %or_ln42_1611, i1 %xor_ln42_56

]]></Node>
<StgValue><ssdm name="and_ln42_1620"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:361 %and_ln42_1621 = and i1 %tmp_5824, i1 %select_ln42_45

]]></Node>
<StgValue><ssdm name="and_ln42_1621"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:362 %xor_ln42_59 = xor i1 %and_ln42_1621, i1 %or_ln42_1610

]]></Node>
<StgValue><ssdm name="xor_ln42_59"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:363 %and_ln42_1622 = and i1 %xor_ln42_59, i1 %tmp_5820

]]></Node>
<StgValue><ssdm name="and_ln42_1622"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:364 %select_ln42_46 = select i1 %and_ln42_1620, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_46"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:365 %or_ln42_1612 = or i1 %and_ln42_1620, i1 %and_ln42_1622

]]></Node>
<StgValue><ssdm name="or_ln42_1612"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:366 %mult_1448 = select i1 %or_ln42_1612, i16 %select_ln42_46, i16 %sext_ln42_769

]]></Node>
<StgValue><ssdm name="mult_1448"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:367 %mul_ln73_1455 = mul i32 %conv_i_i, i32 30251

]]></Node>
<StgValue><ssdm name="mul_ln73_1455"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:368 %tmp_5825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1455, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5825"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:369 %trunc_ln42_1575 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1455, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1575"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:370 %tmp_5826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1455, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5826"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:371 %tmp_5827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1455, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5827"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:372 %trunc_ln42_2490 = trunc i32 %mul_ln73_1455

]]></Node>
<StgValue><ssdm name="trunc_ln42_2490"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:373 %icmp_ln42_1575 = icmp_ne  i14 %trunc_ln42_2490, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1575"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:374 %tmp_5828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1455, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5828"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %or_ln42_1613 = or i1 %tmp_5826, i1 %icmp_ln42_1575

]]></Node>
<StgValue><ssdm name="or_ln42_1613"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:376 %and_ln42_1623 = and i1 %or_ln42_1613, i1 %tmp_5827

]]></Node>
<StgValue><ssdm name="and_ln42_1623"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:377 %zext_ln42_1566 = zext i1 %and_ln42_1623

]]></Node>
<StgValue><ssdm name="zext_ln42_1566"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:378 %add_ln42_12 = add i16 %trunc_ln42_1575, i16 %zext_ln42_1566

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:379 %tmp_5829 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5829"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:380 %xor_ln42_60 = xor i1 %tmp_5829, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_60"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:381 %and_ln42_1624 = and i1 %tmp_5828, i1 %xor_ln42_60

]]></Node>
<StgValue><ssdm name="and_ln42_1624"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:382 %xor_ln42_61 = xor i1 %tmp_5825, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_61"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:383 %select_ln42_48 = select i1 %and_ln42_1624, i1 %tmp_5825, i1 %xor_ln42_61

]]></Node>
<StgValue><ssdm name="select_ln42_48"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:384 %select_ln42_49 = select i1 %and_ln42_1624, i1 %xor_ln42_61, i1 %tmp_5825

]]></Node>
<StgValue><ssdm name="select_ln42_49"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:385 %xor_ln42_62 = xor i1 %tmp_5828, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_62"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:386 %or_ln42_1614 = or i1 %tmp_5829, i1 %xor_ln42_62

]]></Node>
<StgValue><ssdm name="or_ln42_1614"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:387 %xor_ln42_63 = xor i1 %select_ln42_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_63"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:388 %or_ln42_1615 = or i1 %tmp_5829, i1 %xor_ln42_63

]]></Node>
<StgValue><ssdm name="or_ln42_1615"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:389 %and_ln42_1625 = and i1 %or_ln42_1615, i1 %xor_ln42_61

]]></Node>
<StgValue><ssdm name="and_ln42_1625"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:390 %and_ln42_1626 = and i1 %tmp_5829, i1 %select_ln42_49

]]></Node>
<StgValue><ssdm name="and_ln42_1626"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:391 %xor_ln42_64 = xor i1 %and_ln42_1626, i1 %or_ln42_1614

]]></Node>
<StgValue><ssdm name="xor_ln42_64"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:392 %and_ln42_1627 = and i1 %xor_ln42_64, i1 %tmp_5825

]]></Node>
<StgValue><ssdm name="and_ln42_1627"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:393 %select_ln42_50 = select i1 %and_ln42_1625, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_50"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:394 %or_ln42_1616 = or i1 %and_ln42_1625, i1 %and_ln42_1627

]]></Node>
<StgValue><ssdm name="or_ln42_1616"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:395 %mult_1449 = select i1 %or_ln42_1616, i16 %select_ln42_50, i16 %add_ln42_12

]]></Node>
<StgValue><ssdm name="mult_1449"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:396 %a_1 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:397 %conv_i_i_1 = sext i16 %a_1

]]></Node>
<StgValue><ssdm name="conv_i_i_1"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:398 %tmp_948 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:399 %tmp_949 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_948, i15 0

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:400 %sext_ln73_3 = sext i31 %tmp_949

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:401 %sext_ln73_2 = sext i16 %a_1

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:402 %sub_ln73_89 = sub i32 %conv_i_i_1, i32 %sext_ln73_3

]]></Node>
<StgValue><ssdm name="sub_ln73_89"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:403 %sub_ln42_59 = sub i31 %sext_ln73_2, i31 %tmp_949

]]></Node>
<StgValue><ssdm name="sub_ln42_59"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:404 %tmp_5830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_89, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5830"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:405 %trunc_ln42_1576 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_59, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1576"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:406 %tmp_5831 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_59, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5831"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="240" op_2_bw="32">
<![CDATA[
entry_ifconv:407 %tmp_5832 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5832"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:408 %trunc_ln42_2491 = trunc i32 %sub_ln73_89

]]></Node>
<StgValue><ssdm name="trunc_ln42_2491"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:409 %icmp_ln42_1576 = icmp_ne  i14 %trunc_ln42_2491, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1576"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:410 %tmp_5833 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_59, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5833"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:411 %or_ln42_1617 = or i1 %tmp_5831, i1 %icmp_ln42_1576

]]></Node>
<StgValue><ssdm name="or_ln42_1617"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %and_ln42_1628 = and i1 %or_ln42_1617, i1 %tmp_5832

]]></Node>
<StgValue><ssdm name="and_ln42_1628"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:413 %zext_ln42_1567 = zext i1 %and_ln42_1628

]]></Node>
<StgValue><ssdm name="zext_ln42_1567"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:414 %add_ln42_13 = add i16 %trunc_ln42_1576, i16 %zext_ln42_1567

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:415 %tmp_5834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5834"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:416 %xor_ln42_65 = xor i1 %tmp_5834, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_65"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:417 %and_ln42_1629 = and i1 %tmp_5833, i1 %xor_ln42_65

]]></Node>
<StgValue><ssdm name="and_ln42_1629"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:418 %xor_ln42_66 = xor i1 %tmp_5830, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_66"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:419 %select_ln42_52 = select i1 %and_ln42_1629, i1 %tmp_5830, i1 %xor_ln42_66

]]></Node>
<StgValue><ssdm name="select_ln42_52"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:420 %select_ln42_53 = select i1 %and_ln42_1629, i1 %xor_ln42_66, i1 %tmp_5830

]]></Node>
<StgValue><ssdm name="select_ln42_53"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:421 %xor_ln42_67 = xor i1 %select_ln42_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_67"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:422 %or_ln42_1618 = or i1 %tmp_5834, i1 %xor_ln42_67

]]></Node>
<StgValue><ssdm name="or_ln42_1618"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:423 %and_ln42_1630 = and i1 %or_ln42_1618, i1 %xor_ln42_66

]]></Node>
<StgValue><ssdm name="and_ln42_1630"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:424 %xor_ln42_68 = xor i1 %select_ln42_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_68"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:425 %or_ln42_1619 = or i1 %xor_ln42_65, i1 %xor_ln42_68

]]></Node>
<StgValue><ssdm name="or_ln42_1619"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:426 %xor_ln42_69 = xor i1 %tmp_5833, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_69"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:427 %or_ln42_1620 = or i1 %tmp_5834, i1 %xor_ln42_69

]]></Node>
<StgValue><ssdm name="or_ln42_1620"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:428 %and_ln42_1631 = and i1 %or_ln42_1620, i1 %or_ln42_1619

]]></Node>
<StgValue><ssdm name="and_ln42_1631"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:429 %and_ln42_1632 = and i1 %and_ln42_1631, i1 %tmp_5830

]]></Node>
<StgValue><ssdm name="and_ln42_1632"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:430 %select_ln42_54 = select i1 %and_ln42_1630, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_54"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:431 %or_ln42_1621 = or i1 %and_ln42_1630, i1 %and_ln42_1632

]]></Node>
<StgValue><ssdm name="or_ln42_1621"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:432 %mult_1450 = select i1 %or_ln42_1621, i16 %select_ln42_54, i16 %add_ln42_13

]]></Node>
<StgValue><ssdm name="mult_1450"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:433 %sub_ln73_55 = sub i32 %sext_ln73_3, i32 %conv_i_i_1

]]></Node>
<StgValue><ssdm name="sub_ln73_55"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:434 %tmp_5835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_55, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5835"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:435 %trunc_ln42_1577 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_55, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1577"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:436 %tmp_5836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_55, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5836"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:437 %tmp_5837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_55, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5837"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:438 %trunc_ln42_2492 = trunc i32 %sub_ln73_55

]]></Node>
<StgValue><ssdm name="trunc_ln42_2492"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:439 %icmp_ln42_1577 = icmp_ne  i14 %trunc_ln42_2492, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1577"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:440 %tmp_5838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_55, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5838"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:441 %or_ln42_1622 = or i1 %tmp_5836, i1 %icmp_ln42_1577

]]></Node>
<StgValue><ssdm name="or_ln42_1622"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:442 %and_ln42_1633 = and i1 %or_ln42_1622, i1 %tmp_5837

]]></Node>
<StgValue><ssdm name="and_ln42_1633"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:443 %zext_ln42_1568 = zext i1 %and_ln42_1633

]]></Node>
<StgValue><ssdm name="zext_ln42_1568"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:444 %add_ln42_14 = add i16 %trunc_ln42_1577, i16 %zext_ln42_1568

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:445 %tmp_5839 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5839"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:446 %xor_ln42_70 = xor i1 %tmp_5839, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_70"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:447 %and_ln42_1634 = and i1 %tmp_5838, i1 %xor_ln42_70

]]></Node>
<StgValue><ssdm name="and_ln42_1634"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:448 %xor_ln42_71 = xor i1 %tmp_5835, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_71"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:449 %select_ln42_56 = select i1 %and_ln42_1634, i1 %tmp_5835, i1 %xor_ln42_71

]]></Node>
<StgValue><ssdm name="select_ln42_56"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:450 %select_ln42_57 = select i1 %and_ln42_1634, i1 %xor_ln42_71, i1 %tmp_5835

]]></Node>
<StgValue><ssdm name="select_ln42_57"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:451 %xor_ln42_72 = xor i1 %tmp_5838, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_72"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:452 %or_ln42_1623 = or i1 %tmp_5839, i1 %xor_ln42_72

]]></Node>
<StgValue><ssdm name="or_ln42_1623"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %xor_ln42_73 = xor i1 %select_ln42_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_73"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:454 %or_ln42_1624 = or i1 %tmp_5839, i1 %xor_ln42_73

]]></Node>
<StgValue><ssdm name="or_ln42_1624"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:455 %and_ln42_1635 = and i1 %or_ln42_1624, i1 %xor_ln42_71

]]></Node>
<StgValue><ssdm name="and_ln42_1635"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:456 %xor_ln42_74 = xor i1 %select_ln42_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_74"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:457 %or_ln42_1625 = or i1 %xor_ln42_70, i1 %xor_ln42_74

]]></Node>
<StgValue><ssdm name="or_ln42_1625"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:458 %and_ln42_1636 = and i1 %or_ln42_1623, i1 %or_ln42_1625

]]></Node>
<StgValue><ssdm name="and_ln42_1636"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:459 %and_ln42_1637 = and i1 %and_ln42_1636, i1 %tmp_5835

]]></Node>
<StgValue><ssdm name="and_ln42_1637"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:460 %select_ln42_58 = select i1 %and_ln42_1635, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_58"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:461 %or_ln42_1626 = or i1 %and_ln42_1635, i1 %and_ln42_1637

]]></Node>
<StgValue><ssdm name="or_ln42_1626"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:462 %mult_1451 = select i1 %or_ln42_1626, i16 %select_ln42_58, i16 %add_ln42_14

]]></Node>
<StgValue><ssdm name="mult_1451"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:463 %mul_ln73_1456 = mul i32 %conv_i_i_1, i32 4294943028

]]></Node>
<StgValue><ssdm name="mul_ln73_1456"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:464 %tmp_5840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1456, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5840"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:465 %trunc_ln42_1578 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1456, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1578"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:466 %tmp_5841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1456, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5841"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:467 %tmp_5842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1456, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5842"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:468 %trunc_ln42_2493 = trunc i32 %mul_ln73_1456

]]></Node>
<StgValue><ssdm name="trunc_ln42_2493"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:469 %icmp_ln42_1578 = icmp_ne  i14 %trunc_ln42_2493, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1578"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:470 %tmp_5843 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1456, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5843"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %or_ln42_1627 = or i1 %tmp_5841, i1 %icmp_ln42_1578

]]></Node>
<StgValue><ssdm name="or_ln42_1627"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:472 %and_ln42_1638 = and i1 %or_ln42_1627, i1 %tmp_5842

]]></Node>
<StgValue><ssdm name="and_ln42_1638"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:473 %zext_ln42_1569 = zext i1 %and_ln42_1638

]]></Node>
<StgValue><ssdm name="zext_ln42_1569"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:474 %add_ln42_15 = add i16 %trunc_ln42_1578, i16 %zext_ln42_1569

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:475 %tmp_5844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5844"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:476 %xor_ln42_75 = xor i1 %tmp_5844, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_75"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:477 %and_ln42_1639 = and i1 %tmp_5843, i1 %xor_ln42_75

]]></Node>
<StgValue><ssdm name="and_ln42_1639"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:478 %xor_ln42_76 = xor i1 %tmp_5840, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_76"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:479 %select_ln42_60 = select i1 %and_ln42_1639, i1 %tmp_5840, i1 %xor_ln42_76

]]></Node>
<StgValue><ssdm name="select_ln42_60"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:480 %select_ln42_61 = select i1 %and_ln42_1639, i1 %xor_ln42_76, i1 %tmp_5840

]]></Node>
<StgValue><ssdm name="select_ln42_61"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:481 %xor_ln42_77 = xor i1 %tmp_5843, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_77"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:482 %or_ln42_1628 = or i1 %tmp_5844, i1 %xor_ln42_77

]]></Node>
<StgValue><ssdm name="or_ln42_1628"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:483 %xor_ln42_78 = xor i1 %select_ln42_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_78"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:484 %or_ln42_1629 = or i1 %tmp_5844, i1 %xor_ln42_78

]]></Node>
<StgValue><ssdm name="or_ln42_1629"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:485 %and_ln42_1640 = and i1 %or_ln42_1629, i1 %xor_ln42_76

]]></Node>
<StgValue><ssdm name="and_ln42_1640"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:486 %and_ln42_1641 = and i1 %tmp_5844, i1 %select_ln42_61

]]></Node>
<StgValue><ssdm name="and_ln42_1641"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:487 %xor_ln42_79 = xor i1 %and_ln42_1641, i1 %or_ln42_1628

]]></Node>
<StgValue><ssdm name="xor_ln42_79"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:488 %and_ln42_1642 = and i1 %xor_ln42_79, i1 %tmp_5840

]]></Node>
<StgValue><ssdm name="and_ln42_1642"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:489 %select_ln42_62 = select i1 %and_ln42_1640, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_62"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %or_ln42_1630 = or i1 %and_ln42_1640, i1 %and_ln42_1642

]]></Node>
<StgValue><ssdm name="or_ln42_1630"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:491 %mult_1452 = select i1 %or_ln42_1630, i16 %select_ln42_62, i16 %add_ln42_15

]]></Node>
<StgValue><ssdm name="mult_1452"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:492 %mul_ln73_1457 = mul i32 %conv_i_i_1, i32 19257

]]></Node>
<StgValue><ssdm name="mul_ln73_1457"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:493 %tmp_5845 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1457, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5845"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:494 %trunc_ln42_1579 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1457, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1579"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:495 %tmp_5846 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1457, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5846"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:496 %tmp_5847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1457, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5847"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:497 %trunc_ln42_2494 = trunc i32 %mul_ln73_1457

]]></Node>
<StgValue><ssdm name="trunc_ln42_2494"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:498 %icmp_ln42_1579 = icmp_ne  i14 %trunc_ln42_2494, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1579"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:499 %tmp_5848 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1457, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5848"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:500 %or_ln42_1631 = or i1 %tmp_5846, i1 %icmp_ln42_1579

]]></Node>
<StgValue><ssdm name="or_ln42_1631"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:501 %and_ln42_1643 = and i1 %or_ln42_1631, i1 %tmp_5847

]]></Node>
<StgValue><ssdm name="and_ln42_1643"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:502 %zext_ln42_1570 = zext i1 %and_ln42_1643

]]></Node>
<StgValue><ssdm name="zext_ln42_1570"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:503 %add_ln42_16 = add i16 %trunc_ln42_1579, i16 %zext_ln42_1570

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:504 %tmp_5849 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5849"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:505 %xor_ln42_80 = xor i1 %tmp_5849, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_80"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:506 %and_ln42_1644 = and i1 %tmp_5848, i1 %xor_ln42_80

]]></Node>
<StgValue><ssdm name="and_ln42_1644"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:507 %xor_ln42_81 = xor i1 %tmp_5845, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_81"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:508 %select_ln42_64 = select i1 %and_ln42_1644, i1 %tmp_5845, i1 %xor_ln42_81

]]></Node>
<StgValue><ssdm name="select_ln42_64"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:509 %select_ln42_65 = select i1 %and_ln42_1644, i1 %xor_ln42_81, i1 %tmp_5845

]]></Node>
<StgValue><ssdm name="select_ln42_65"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:510 %xor_ln42_82 = xor i1 %tmp_5848, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_82"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %or_ln42_1632 = or i1 %tmp_5849, i1 %xor_ln42_82

]]></Node>
<StgValue><ssdm name="or_ln42_1632"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:512 %xor_ln42_83 = xor i1 %select_ln42_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_83"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:513 %or_ln42_1633 = or i1 %tmp_5849, i1 %xor_ln42_83

]]></Node>
<StgValue><ssdm name="or_ln42_1633"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:514 %and_ln42_1645 = and i1 %or_ln42_1633, i1 %xor_ln42_81

]]></Node>
<StgValue><ssdm name="and_ln42_1645"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %and_ln42_1646 = and i1 %tmp_5849, i1 %select_ln42_65

]]></Node>
<StgValue><ssdm name="and_ln42_1646"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:516 %xor_ln42_84 = xor i1 %and_ln42_1646, i1 %or_ln42_1632

]]></Node>
<StgValue><ssdm name="xor_ln42_84"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:517 %and_ln42_1647 = and i1 %xor_ln42_84, i1 %tmp_5845

]]></Node>
<StgValue><ssdm name="and_ln42_1647"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:518 %select_ln42_66 = select i1 %and_ln42_1645, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_66"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:519 %or_ln42_1634 = or i1 %and_ln42_1645, i1 %and_ln42_1647

]]></Node>
<StgValue><ssdm name="or_ln42_1634"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:520 %mult_1453 = select i1 %or_ln42_1634, i16 %select_ln42_66, i16 %add_ln42_16

]]></Node>
<StgValue><ssdm name="mult_1453"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:521 %mul_ln73_1458 = mul i32 %conv_i_i_1, i32 4294942334

]]></Node>
<StgValue><ssdm name="mul_ln73_1458"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:522 %tmp_5850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1458, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5850"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:523 %trunc_ln42_1580 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1458, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1580"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:524 %tmp_5851 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1458, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5851"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:525 %tmp_5852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1458, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5852"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:526 %trunc_ln42_2495 = trunc i32 %mul_ln73_1458

]]></Node>
<StgValue><ssdm name="trunc_ln42_2495"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:527 %icmp_ln42_1580 = icmp_ne  i14 %trunc_ln42_2495, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1580"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:528 %tmp_5853 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1458, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5853"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:529 %or_ln42_1635 = or i1 %tmp_5851, i1 %icmp_ln42_1580

]]></Node>
<StgValue><ssdm name="or_ln42_1635"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:530 %and_ln42_1648 = and i1 %or_ln42_1635, i1 %tmp_5852

]]></Node>
<StgValue><ssdm name="and_ln42_1648"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:531 %zext_ln42_1571 = zext i1 %and_ln42_1648

]]></Node>
<StgValue><ssdm name="zext_ln42_1571"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:532 %add_ln42_17 = add i16 %trunc_ln42_1580, i16 %zext_ln42_1571

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:533 %tmp_5854 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5854"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:534 %xor_ln42_85 = xor i1 %tmp_5854, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_85"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:535 %and_ln42_1649 = and i1 %tmp_5853, i1 %xor_ln42_85

]]></Node>
<StgValue><ssdm name="and_ln42_1649"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:536 %xor_ln42_86 = xor i1 %tmp_5850, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_86"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:537 %select_ln42_68 = select i1 %and_ln42_1649, i1 %tmp_5850, i1 %xor_ln42_86

]]></Node>
<StgValue><ssdm name="select_ln42_68"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:538 %select_ln42_69 = select i1 %and_ln42_1649, i1 %xor_ln42_86, i1 %tmp_5850

]]></Node>
<StgValue><ssdm name="select_ln42_69"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:539 %xor_ln42_87 = xor i1 %tmp_5853, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_87"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:540 %or_ln42_1636 = or i1 %tmp_5854, i1 %xor_ln42_87

]]></Node>
<StgValue><ssdm name="or_ln42_1636"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:541 %xor_ln42_88 = xor i1 %select_ln42_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_88"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:542 %or_ln42_1637 = or i1 %tmp_5854, i1 %xor_ln42_88

]]></Node>
<StgValue><ssdm name="or_ln42_1637"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:543 %and_ln42_1650 = and i1 %or_ln42_1637, i1 %xor_ln42_86

]]></Node>
<StgValue><ssdm name="and_ln42_1650"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:544 %and_ln42_1651 = and i1 %tmp_5854, i1 %select_ln42_69

]]></Node>
<StgValue><ssdm name="and_ln42_1651"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:545 %xor_ln42_89 = xor i1 %and_ln42_1651, i1 %or_ln42_1636

]]></Node>
<StgValue><ssdm name="xor_ln42_89"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:546 %and_ln42_1652 = and i1 %xor_ln42_89, i1 %tmp_5850

]]></Node>
<StgValue><ssdm name="and_ln42_1652"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:547 %select_ln42_70 = select i1 %and_ln42_1650, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_70"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:548 %or_ln42_1638 = or i1 %and_ln42_1650, i1 %and_ln42_1652

]]></Node>
<StgValue><ssdm name="or_ln42_1638"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:549 %mult_1454 = select i1 %or_ln42_1638, i16 %select_ln42_70, i16 %add_ln42_17

]]></Node>
<StgValue><ssdm name="mult_1454"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:550 %a_2 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:551 %conv_i_i_2 = sext i16 %a_2

]]></Node>
<StgValue><ssdm name="conv_i_i_2"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="29" op_0_bw="16">
<![CDATA[
entry_ifconv:552 %sext_ln70_2 = sext i16 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="30" op_0_bw="16">
<![CDATA[
entry_ifconv:553 %sext_ln70_3 = sext i16 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln70_3"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:554 %sext_ln70_4 = sext i16 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln70_4"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:555 %mul_ln73_1459 = mul i31 %sext_ln70_4, i31 11813

]]></Node>
<StgValue><ssdm name="mul_ln73_1459"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:556 %tmp_5855 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1459, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5855"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:557 %trunc_ln42_1581 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1459, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1581"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:558 %tmp_5856 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1459, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5856"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:559 %tmp_5857 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1459, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5857"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:560 %trunc_ln42_2496 = trunc i31 %mul_ln73_1459

]]></Node>
<StgValue><ssdm name="trunc_ln42_2496"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:561 %icmp_ln42_1581 = icmp_ne  i14 %trunc_ln42_2496, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1581"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:562 %tmp_5858 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1459, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5858"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %or_ln42_1639 = or i1 %tmp_5856, i1 %icmp_ln42_1581

]]></Node>
<StgValue><ssdm name="or_ln42_1639"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:564 %and_ln42_1653 = and i1 %or_ln42_1639, i1 %tmp_5857

]]></Node>
<StgValue><ssdm name="and_ln42_1653"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:565 %zext_ln42_1572 = zext i1 %and_ln42_1653

]]></Node>
<StgValue><ssdm name="zext_ln42_1572"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:566 %add_ln42_18 = add i16 %trunc_ln42_1581, i16 %zext_ln42_1572

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:567 %tmp_5859 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5859"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:568 %xor_ln42_90 = xor i1 %tmp_5859, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_90"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:569 %and_ln42_1654 = and i1 %tmp_5858, i1 %xor_ln42_90

]]></Node>
<StgValue><ssdm name="and_ln42_1654"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:570 %xor_ln42_91 = xor i1 %tmp_5855, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_91"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:571 %select_ln42_72 = select i1 %and_ln42_1654, i1 %tmp_5855, i1 %xor_ln42_91

]]></Node>
<StgValue><ssdm name="select_ln42_72"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:572 %select_ln42_73 = select i1 %and_ln42_1654, i1 %xor_ln42_91, i1 %tmp_5855

]]></Node>
<StgValue><ssdm name="select_ln42_73"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:573 %xor_ln42_92 = xor i1 %tmp_5858, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_92"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:574 %or_ln42_1640 = or i1 %tmp_5859, i1 %xor_ln42_92

]]></Node>
<StgValue><ssdm name="or_ln42_1640"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:575 %xor_ln42_93 = xor i1 %select_ln42_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_93"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:576 %or_ln42_1641 = or i1 %tmp_5859, i1 %xor_ln42_93

]]></Node>
<StgValue><ssdm name="or_ln42_1641"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:577 %and_ln42_1655 = and i1 %or_ln42_1641, i1 %xor_ln42_91

]]></Node>
<StgValue><ssdm name="and_ln42_1655"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:578 %and_ln42_1656 = and i1 %tmp_5859, i1 %select_ln42_73

]]></Node>
<StgValue><ssdm name="and_ln42_1656"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:579 %xor_ln42_94 = xor i1 %and_ln42_1656, i1 %or_ln42_1640

]]></Node>
<StgValue><ssdm name="xor_ln42_94"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:580 %and_ln42_1657 = and i1 %xor_ln42_94, i1 %tmp_5855

]]></Node>
<StgValue><ssdm name="and_ln42_1657"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:581 %select_ln42_74 = select i1 %and_ln42_1655, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_74"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:582 %or_ln42_1642 = or i1 %and_ln42_1655, i1 %and_ln42_1657

]]></Node>
<StgValue><ssdm name="or_ln42_1642"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:583 %mult_1455 = select i1 %or_ln42_1642, i16 %select_ln42_74, i16 %add_ln42_18

]]></Node>
<StgValue><ssdm name="mult_1455"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:584 %mul_ln73_1460 = mul i32 %conv_i_i_2, i32 18112

]]></Node>
<StgValue><ssdm name="mul_ln73_1460"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:585 %tmp_5860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1460, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5860"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:586 %trunc_ln42_1582 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1460, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1582"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:587 %tmp_5861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1460, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5861"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:588 %tmp_5862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1460, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5862"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:589 %trunc_ln42_2497 = trunc i32 %mul_ln73_1460

]]></Node>
<StgValue><ssdm name="trunc_ln42_2497"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:590 %icmp_ln42_1582 = icmp_ne  i14 %trunc_ln42_2497, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1582"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:591 %tmp_5863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1460, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5863"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:592 %or_ln42_1643 = or i1 %tmp_5861, i1 %icmp_ln42_1582

]]></Node>
<StgValue><ssdm name="or_ln42_1643"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:593 %and_ln42_1658 = and i1 %or_ln42_1643, i1 %tmp_5862

]]></Node>
<StgValue><ssdm name="and_ln42_1658"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:594 %zext_ln42_1573 = zext i1 %and_ln42_1658

]]></Node>
<StgValue><ssdm name="zext_ln42_1573"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:595 %add_ln42_19 = add i16 %trunc_ln42_1582, i16 %zext_ln42_1573

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:596 %tmp_5864 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5864"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:597 %xor_ln42_95 = xor i1 %tmp_5864, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_95"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:598 %and_ln42_1659 = and i1 %tmp_5863, i1 %xor_ln42_95

]]></Node>
<StgValue><ssdm name="and_ln42_1659"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:599 %xor_ln42_96 = xor i1 %tmp_5860, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_96"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:600 %select_ln42_76 = select i1 %and_ln42_1659, i1 %tmp_5860, i1 %xor_ln42_96

]]></Node>
<StgValue><ssdm name="select_ln42_76"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:601 %select_ln42_77 = select i1 %and_ln42_1659, i1 %xor_ln42_96, i1 %tmp_5860

]]></Node>
<StgValue><ssdm name="select_ln42_77"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:602 %xor_ln42_97 = xor i1 %tmp_5863, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_97"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:603 %or_ln42_1644 = or i1 %tmp_5864, i1 %xor_ln42_97

]]></Node>
<StgValue><ssdm name="or_ln42_1644"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:604 %xor_ln42_98 = xor i1 %select_ln42_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_98"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:605 %or_ln42_1645 = or i1 %tmp_5864, i1 %xor_ln42_98

]]></Node>
<StgValue><ssdm name="or_ln42_1645"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:606 %and_ln42_1660 = and i1 %or_ln42_1645, i1 %xor_ln42_96

]]></Node>
<StgValue><ssdm name="and_ln42_1660"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:607 %and_ln42_1661 = and i1 %tmp_5864, i1 %select_ln42_77

]]></Node>
<StgValue><ssdm name="and_ln42_1661"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:608 %xor_ln42_99 = xor i1 %and_ln42_1661, i1 %or_ln42_1644

]]></Node>
<StgValue><ssdm name="xor_ln42_99"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:609 %and_ln42_1662 = and i1 %xor_ln42_99, i1 %tmp_5860

]]></Node>
<StgValue><ssdm name="and_ln42_1662"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:610 %select_ln42_78 = select i1 %and_ln42_1660, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_78"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:611 %or_ln42_1646 = or i1 %and_ln42_1660, i1 %and_ln42_1662

]]></Node>
<StgValue><ssdm name="or_ln42_1646"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:612 %mult_1456 = select i1 %or_ln42_1646, i16 %select_ln42_78, i16 %add_ln42_19

]]></Node>
<StgValue><ssdm name="mult_1456"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:613 %mul_ln73_1461 = mul i32 %conv_i_i_2, i32 4294950402

]]></Node>
<StgValue><ssdm name="mul_ln73_1461"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:614 %tmp_5865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1461, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5865"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:615 %trunc_ln42_1583 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1461, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1583"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:616 %tmp_5866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1461, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5866"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:617 %tmp_5867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1461, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5867"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:618 %trunc_ln42_2498 = trunc i32 %mul_ln73_1461

]]></Node>
<StgValue><ssdm name="trunc_ln42_2498"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:619 %icmp_ln42_1583 = icmp_ne  i14 %trunc_ln42_2498, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1583"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:620 %tmp_5868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1461, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5868"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %or_ln42_1647 = or i1 %tmp_5866, i1 %icmp_ln42_1583

]]></Node>
<StgValue><ssdm name="or_ln42_1647"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:622 %and_ln42_1663 = and i1 %or_ln42_1647, i1 %tmp_5867

]]></Node>
<StgValue><ssdm name="and_ln42_1663"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:623 %zext_ln42_1574 = zext i1 %and_ln42_1663

]]></Node>
<StgValue><ssdm name="zext_ln42_1574"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:624 %add_ln42_20 = add i16 %trunc_ln42_1583, i16 %zext_ln42_1574

]]></Node>
<StgValue><ssdm name="add_ln42_20"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:625 %tmp_5869 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5869"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:626 %xor_ln42_100 = xor i1 %tmp_5869, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_100"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:627 %and_ln42_1664 = and i1 %tmp_5868, i1 %xor_ln42_100

]]></Node>
<StgValue><ssdm name="and_ln42_1664"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:628 %xor_ln42_101 = xor i1 %tmp_5865, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_101"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:629 %select_ln42_80 = select i1 %and_ln42_1664, i1 %tmp_5865, i1 %xor_ln42_101

]]></Node>
<StgValue><ssdm name="select_ln42_80"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:630 %select_ln42_81 = select i1 %and_ln42_1664, i1 %xor_ln42_101, i1 %tmp_5865

]]></Node>
<StgValue><ssdm name="select_ln42_81"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:631 %xor_ln42_102 = xor i1 %tmp_5868, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_102"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:632 %or_ln42_1648 = or i1 %tmp_5869, i1 %xor_ln42_102

]]></Node>
<StgValue><ssdm name="or_ln42_1648"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:633 %xor_ln42_103 = xor i1 %select_ln42_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_103"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:634 %or_ln42_1649 = or i1 %tmp_5869, i1 %xor_ln42_103

]]></Node>
<StgValue><ssdm name="or_ln42_1649"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:635 %and_ln42_1665 = and i1 %or_ln42_1649, i1 %xor_ln42_101

]]></Node>
<StgValue><ssdm name="and_ln42_1665"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:636 %and_ln42_1666 = and i1 %tmp_5869, i1 %select_ln42_81

]]></Node>
<StgValue><ssdm name="and_ln42_1666"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %xor_ln42_104 = xor i1 %and_ln42_1666, i1 %or_ln42_1648

]]></Node>
<StgValue><ssdm name="xor_ln42_104"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:638 %and_ln42_1667 = and i1 %xor_ln42_104, i1 %tmp_5865

]]></Node>
<StgValue><ssdm name="and_ln42_1667"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:639 %select_ln42_82 = select i1 %and_ln42_1665, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_82"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:640 %or_ln42_1650 = or i1 %and_ln42_1665, i1 %and_ln42_1667

]]></Node>
<StgValue><ssdm name="or_ln42_1650"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:641 %mult_1457 = select i1 %or_ln42_1650, i16 %select_ln42_82, i16 %add_ln42_20

]]></Node>
<StgValue><ssdm name="mult_1457"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:642 %mul_ln73_1462 = mul i31 %sext_ln70_4, i31 11427

]]></Node>
<StgValue><ssdm name="mul_ln73_1462"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:643 %tmp_5870 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1462, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5870"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:644 %trunc_ln42_1584 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1462, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1584"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:645 %tmp_5871 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1462, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5871"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:646 %tmp_5872 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1462, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5872"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:647 %trunc_ln42_2499 = trunc i31 %mul_ln73_1462

]]></Node>
<StgValue><ssdm name="trunc_ln42_2499"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:648 %icmp_ln42_1584 = icmp_ne  i14 %trunc_ln42_2499, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1584"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:649 %tmp_5873 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1462, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5873"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:650 %or_ln42_1651 = or i1 %tmp_5871, i1 %icmp_ln42_1584

]]></Node>
<StgValue><ssdm name="or_ln42_1651"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:651 %and_ln42_1668 = and i1 %or_ln42_1651, i1 %tmp_5872

]]></Node>
<StgValue><ssdm name="and_ln42_1668"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:652 %zext_ln42_1575 = zext i1 %and_ln42_1668

]]></Node>
<StgValue><ssdm name="zext_ln42_1575"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:653 %add_ln42_21 = add i16 %trunc_ln42_1584, i16 %zext_ln42_1575

]]></Node>
<StgValue><ssdm name="add_ln42_21"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:654 %tmp_5874 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5874"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:655 %xor_ln42_105 = xor i1 %tmp_5874, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_105"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:656 %and_ln42_1669 = and i1 %tmp_5873, i1 %xor_ln42_105

]]></Node>
<StgValue><ssdm name="and_ln42_1669"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:657 %xor_ln42_106 = xor i1 %tmp_5870, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_106"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:658 %select_ln42_84 = select i1 %and_ln42_1669, i1 %tmp_5870, i1 %xor_ln42_106

]]></Node>
<StgValue><ssdm name="select_ln42_84"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:659 %select_ln42_85 = select i1 %and_ln42_1669, i1 %xor_ln42_106, i1 %tmp_5870

]]></Node>
<StgValue><ssdm name="select_ln42_85"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:660 %xor_ln42_107 = xor i1 %tmp_5873, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_107"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:661 %or_ln42_1652 = or i1 %tmp_5874, i1 %xor_ln42_107

]]></Node>
<StgValue><ssdm name="or_ln42_1652"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:662 %xor_ln42_108 = xor i1 %select_ln42_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_108"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:663 %or_ln42_1653 = or i1 %tmp_5874, i1 %xor_ln42_108

]]></Node>
<StgValue><ssdm name="or_ln42_1653"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:664 %and_ln42_1670 = and i1 %or_ln42_1653, i1 %xor_ln42_106

]]></Node>
<StgValue><ssdm name="and_ln42_1670"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:665 %and_ln42_1671 = and i1 %tmp_5874, i1 %select_ln42_85

]]></Node>
<StgValue><ssdm name="and_ln42_1671"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:666 %xor_ln42_109 = xor i1 %and_ln42_1671, i1 %or_ln42_1652

]]></Node>
<StgValue><ssdm name="xor_ln42_109"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:667 %and_ln42_1672 = and i1 %xor_ln42_109, i1 %tmp_5870

]]></Node>
<StgValue><ssdm name="and_ln42_1672"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:668 %select_ln42_86 = select i1 %and_ln42_1670, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_86"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:669 %or_ln42_1654 = or i1 %and_ln42_1670, i1 %and_ln42_1672

]]></Node>
<StgValue><ssdm name="or_ln42_1654"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:670 %mult_1458 = select i1 %or_ln42_1654, i16 %select_ln42_86, i16 %add_ln42_21

]]></Node>
<StgValue><ssdm name="mult_1458"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:671 %mul_ln73_1463 = mul i32 %conv_i_i_2, i32 20525

]]></Node>
<StgValue><ssdm name="mul_ln73_1463"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:672 %tmp_5875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1463, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5875"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:673 %trunc_ln42_1585 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1463, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1585"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:674 %tmp_5876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1463, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5876"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:675 %tmp_5877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1463, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5877"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:676 %trunc_ln42_2500 = trunc i32 %mul_ln73_1463

]]></Node>
<StgValue><ssdm name="trunc_ln42_2500"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:677 %icmp_ln42_1585 = icmp_ne  i14 %trunc_ln42_2500, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1585"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:678 %tmp_5878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1463, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5878"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:679 %or_ln42_1655 = or i1 %tmp_5876, i1 %icmp_ln42_1585

]]></Node>
<StgValue><ssdm name="or_ln42_1655"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:680 %and_ln42_1673 = and i1 %or_ln42_1655, i1 %tmp_5877

]]></Node>
<StgValue><ssdm name="and_ln42_1673"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:681 %zext_ln42_1576 = zext i1 %and_ln42_1673

]]></Node>
<StgValue><ssdm name="zext_ln42_1576"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:682 %add_ln42_22 = add i16 %trunc_ln42_1585, i16 %zext_ln42_1576

]]></Node>
<StgValue><ssdm name="add_ln42_22"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:683 %tmp_5879 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5879"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:684 %xor_ln42_110 = xor i1 %tmp_5879, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_110"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:685 %and_ln42_1674 = and i1 %tmp_5878, i1 %xor_ln42_110

]]></Node>
<StgValue><ssdm name="and_ln42_1674"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:686 %xor_ln42_111 = xor i1 %tmp_5875, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_111"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:687 %select_ln42_88 = select i1 %and_ln42_1674, i1 %tmp_5875, i1 %xor_ln42_111

]]></Node>
<StgValue><ssdm name="select_ln42_88"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:688 %select_ln42_89 = select i1 %and_ln42_1674, i1 %xor_ln42_111, i1 %tmp_5875

]]></Node>
<StgValue><ssdm name="select_ln42_89"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:689 %xor_ln42_112 = xor i1 %tmp_5878, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_112"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:690 %or_ln42_1656 = or i1 %tmp_5879, i1 %xor_ln42_112

]]></Node>
<StgValue><ssdm name="or_ln42_1656"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:691 %xor_ln42_113 = xor i1 %select_ln42_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_113"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:692 %or_ln42_1657 = or i1 %tmp_5879, i1 %xor_ln42_113

]]></Node>
<StgValue><ssdm name="or_ln42_1657"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:693 %and_ln42_1675 = and i1 %or_ln42_1657, i1 %xor_ln42_111

]]></Node>
<StgValue><ssdm name="and_ln42_1675"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:694 %and_ln42_1676 = and i1 %tmp_5879, i1 %select_ln42_89

]]></Node>
<StgValue><ssdm name="and_ln42_1676"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:695 %xor_ln42_114 = xor i1 %and_ln42_1676, i1 %or_ln42_1656

]]></Node>
<StgValue><ssdm name="xor_ln42_114"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:696 %and_ln42_1677 = and i1 %xor_ln42_114, i1 %tmp_5875

]]></Node>
<StgValue><ssdm name="and_ln42_1677"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:697 %select_ln42_90 = select i1 %and_ln42_1675, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_90"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:698 %or_ln42_1658 = or i1 %and_ln42_1675, i1 %and_ln42_1677

]]></Node>
<StgValue><ssdm name="or_ln42_1658"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:699 %mult_1459 = select i1 %or_ln42_1658, i16 %select_ln42_90, i16 %add_ln42_22

]]></Node>
<StgValue><ssdm name="mult_1459"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:700 %mul_ln73_1464 = mul i32 %conv_i_i_2, i32 4294949796

]]></Node>
<StgValue><ssdm name="mul_ln73_1464"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:701 %tmp_5880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1464, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5880"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:702 %trunc_ln42_1586 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1464, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1586"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:703 %tmp_5881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1464, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5881"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:704 %tmp_5882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1464, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5882"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:705 %trunc_ln42_2501 = trunc i32 %mul_ln73_1464

]]></Node>
<StgValue><ssdm name="trunc_ln42_2501"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:706 %icmp_ln42_1586 = icmp_ne  i14 %trunc_ln42_2501, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1586"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:707 %tmp_5883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1464, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5883"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:708 %or_ln42_1659 = or i1 %tmp_5881, i1 %icmp_ln42_1586

]]></Node>
<StgValue><ssdm name="or_ln42_1659"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:709 %and_ln42_1678 = and i1 %or_ln42_1659, i1 %tmp_5882

]]></Node>
<StgValue><ssdm name="and_ln42_1678"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:710 %zext_ln42_1577 = zext i1 %and_ln42_1678

]]></Node>
<StgValue><ssdm name="zext_ln42_1577"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:711 %add_ln42_23 = add i16 %trunc_ln42_1586, i16 %zext_ln42_1577

]]></Node>
<StgValue><ssdm name="add_ln42_23"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:712 %tmp_5884 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5884"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:713 %xor_ln42_115 = xor i1 %tmp_5884, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_115"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:714 %and_ln42_1679 = and i1 %tmp_5883, i1 %xor_ln42_115

]]></Node>
<StgValue><ssdm name="and_ln42_1679"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:715 %xor_ln42_116 = xor i1 %tmp_5880, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_116"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:716 %select_ln42_92 = select i1 %and_ln42_1679, i1 %tmp_5880, i1 %xor_ln42_116

]]></Node>
<StgValue><ssdm name="select_ln42_92"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:717 %select_ln42_93 = select i1 %and_ln42_1679, i1 %xor_ln42_116, i1 %tmp_5880

]]></Node>
<StgValue><ssdm name="select_ln42_93"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:718 %xor_ln42_117 = xor i1 %tmp_5883, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_117"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:719 %or_ln42_1660 = or i1 %tmp_5884, i1 %xor_ln42_117

]]></Node>
<StgValue><ssdm name="or_ln42_1660"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:720 %xor_ln42_118 = xor i1 %select_ln42_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_118"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:721 %or_ln42_1661 = or i1 %tmp_5884, i1 %xor_ln42_118

]]></Node>
<StgValue><ssdm name="or_ln42_1661"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:722 %and_ln42_1680 = and i1 %or_ln42_1661, i1 %xor_ln42_116

]]></Node>
<StgValue><ssdm name="and_ln42_1680"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:723 %and_ln42_1681 = and i1 %tmp_5884, i1 %select_ln42_93

]]></Node>
<StgValue><ssdm name="and_ln42_1681"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:724 %xor_ln42_119 = xor i1 %and_ln42_1681, i1 %or_ln42_1660

]]></Node>
<StgValue><ssdm name="xor_ln42_119"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:725 %and_ln42_1682 = and i1 %xor_ln42_119, i1 %tmp_5880

]]></Node>
<StgValue><ssdm name="and_ln42_1682"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:726 %select_ln42_94 = select i1 %and_ln42_1680, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_94"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:727 %or_ln42_1662 = or i1 %and_ln42_1680, i1 %and_ln42_1682

]]></Node>
<StgValue><ssdm name="or_ln42_1662"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:728 %mult_1460 = select i1 %or_ln42_1662, i16 %select_ln42_94, i16 %add_ln42_23

]]></Node>
<StgValue><ssdm name="mult_1460"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:729 %tmp_950 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:730 %tmp_951 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_950, i15 0

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:731 %sext_ln73_4 = sext i31 %tmp_951

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:732 %sub_ln73_90 = sub i32 %conv_i_i_2, i32 %sext_ln73_4

]]></Node>
<StgValue><ssdm name="sub_ln73_90"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:733 %sub_ln42_60 = sub i31 %sext_ln70_4, i31 %tmp_951

]]></Node>
<StgValue><ssdm name="sub_ln42_60"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:734 %tmp_5885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_90, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5885"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:735 %trunc_ln42_1587 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_60, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1587"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:736 %tmp_5886 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_60, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5886"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="240" op_2_bw="32">
<![CDATA[
entry_ifconv:737 %tmp_5887 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 46

]]></Node>
<StgValue><ssdm name="tmp_5887"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:738 %trunc_ln42_2502 = trunc i32 %sub_ln73_90

]]></Node>
<StgValue><ssdm name="trunc_ln42_2502"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:739 %icmp_ln42_1587 = icmp_ne  i14 %trunc_ln42_2502, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1587"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:740 %tmp_5888 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_60, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5888"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:741 %or_ln42_1663 = or i1 %tmp_5886, i1 %icmp_ln42_1587

]]></Node>
<StgValue><ssdm name="or_ln42_1663"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:742 %and_ln42_1683 = and i1 %or_ln42_1663, i1 %tmp_5887

]]></Node>
<StgValue><ssdm name="and_ln42_1683"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:743 %zext_ln42_1578 = zext i1 %and_ln42_1683

]]></Node>
<StgValue><ssdm name="zext_ln42_1578"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:744 %add_ln42_24 = add i16 %trunc_ln42_1587, i16 %zext_ln42_1578

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:745 %tmp_5889 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_24, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5889"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:746 %xor_ln42_120 = xor i1 %tmp_5889, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_120"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:747 %and_ln42_1684 = and i1 %tmp_5888, i1 %xor_ln42_120

]]></Node>
<StgValue><ssdm name="and_ln42_1684"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:748 %xor_ln42_121 = xor i1 %tmp_5885, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_121"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:749 %select_ln42_96 = select i1 %and_ln42_1684, i1 %tmp_5885, i1 %xor_ln42_121

]]></Node>
<StgValue><ssdm name="select_ln42_96"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:750 %select_ln42_97 = select i1 %and_ln42_1684, i1 %xor_ln42_121, i1 %tmp_5885

]]></Node>
<StgValue><ssdm name="select_ln42_97"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:751 %xor_ln42_122 = xor i1 %tmp_5888, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_122"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:752 %or_ln42_1664 = or i1 %tmp_5889, i1 %xor_ln42_122

]]></Node>
<StgValue><ssdm name="or_ln42_1664"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:753 %xor_ln42_123 = xor i1 %select_ln42_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_123"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:754 %or_ln42_1665 = or i1 %tmp_5889, i1 %xor_ln42_123

]]></Node>
<StgValue><ssdm name="or_ln42_1665"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:755 %and_ln42_1685 = and i1 %or_ln42_1665, i1 %xor_ln42_121

]]></Node>
<StgValue><ssdm name="and_ln42_1685"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:756 %and_ln42_1686 = and i1 %tmp_5889, i1 %select_ln42_97

]]></Node>
<StgValue><ssdm name="and_ln42_1686"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:757 %xor_ln42_124 = xor i1 %and_ln42_1686, i1 %or_ln42_1664

]]></Node>
<StgValue><ssdm name="xor_ln42_124"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:758 %and_ln42_1687 = and i1 %xor_ln42_124, i1 %tmp_5885

]]></Node>
<StgValue><ssdm name="and_ln42_1687"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:759 %select_ln42_98 = select i1 %and_ln42_1685, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_98"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:760 %or_ln42_1666 = or i1 %and_ln42_1685, i1 %and_ln42_1687

]]></Node>
<StgValue><ssdm name="or_ln42_1666"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:761 %mult_1461 = select i1 %or_ln42_1666, i16 %select_ln42_98, i16 %add_ln42_24

]]></Node>
<StgValue><ssdm name="mult_1461"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:762 %mul_ln73_1465 = mul i30 %sext_ln70_3, i30 6727

]]></Node>
<StgValue><ssdm name="mul_ln73_1465"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:763 %tmp_5890 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1465, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5890"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:764 %trunc_ln42_2476 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1465, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2476"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:765 %sext_ln42_758 = sext i15 %trunc_ln42_2476

]]></Node>
<StgValue><ssdm name="sext_ln42_758"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:766 %tmp_5891 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1465, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5891"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:767 %tmp_5892 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1465, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5892"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:768 %trunc_ln42_2503 = trunc i30 %mul_ln73_1465

]]></Node>
<StgValue><ssdm name="trunc_ln42_2503"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:769 %icmp_ln42_1588 = icmp_ne  i14 %trunc_ln42_2503, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1588"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:770 %tmp_5893 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1465, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5893"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:771 %or_ln42_1667 = or i1 %tmp_5891, i1 %icmp_ln42_1588

]]></Node>
<StgValue><ssdm name="or_ln42_1667"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:772 %and_ln42_1688 = and i1 %or_ln42_1667, i1 %tmp_5892

]]></Node>
<StgValue><ssdm name="and_ln42_1688"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:773 %zext_ln42_1579 = zext i1 %and_ln42_1688

]]></Node>
<StgValue><ssdm name="zext_ln42_1579"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:774 %add_ln42_25 = add i16 %sext_ln42_758, i16 %zext_ln42_1579

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:775 %tmp_5894 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_25, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5894"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:776 %xor_ln42_125 = xor i1 %tmp_5894, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_125"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:777 %and_ln42_1689 = and i1 %tmp_5893, i1 %xor_ln42_125

]]></Node>
<StgValue><ssdm name="and_ln42_1689"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:778 %xor_ln42_126 = xor i1 %tmp_5890, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_126"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:779 %select_ln42_100 = select i1 %and_ln42_1689, i1 %tmp_5890, i1 %xor_ln42_126

]]></Node>
<StgValue><ssdm name="select_ln42_100"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:780 %select_ln42_101 = select i1 %and_ln42_1689, i1 %xor_ln42_126, i1 %tmp_5890

]]></Node>
<StgValue><ssdm name="select_ln42_101"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:781 %xor_ln42_127 = xor i1 %tmp_5893, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_127"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:782 %or_ln42_1668 = or i1 %tmp_5894, i1 %xor_ln42_127

]]></Node>
<StgValue><ssdm name="or_ln42_1668"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:783 %xor_ln42_128 = xor i1 %select_ln42_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_128"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:784 %or_ln42_1669 = or i1 %tmp_5894, i1 %xor_ln42_128

]]></Node>
<StgValue><ssdm name="or_ln42_1669"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:785 %and_ln42_1690 = and i1 %or_ln42_1669, i1 %xor_ln42_126

]]></Node>
<StgValue><ssdm name="and_ln42_1690"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:786 %and_ln42_1691 = and i1 %tmp_5894, i1 %select_ln42_101

]]></Node>
<StgValue><ssdm name="and_ln42_1691"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:787 %xor_ln42_129 = xor i1 %and_ln42_1691, i1 %or_ln42_1668

]]></Node>
<StgValue><ssdm name="xor_ln42_129"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:788 %and_ln42_1692 = and i1 %xor_ln42_129, i1 %tmp_5890

]]></Node>
<StgValue><ssdm name="and_ln42_1692"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:789 %select_ln42_102 = select i1 %and_ln42_1690, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_102"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:790 %or_ln42_1670 = or i1 %and_ln42_1690, i1 %and_ln42_1692

]]></Node>
<StgValue><ssdm name="or_ln42_1670"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:791 %mult_1462 = select i1 %or_ln42_1670, i16 %select_ln42_102, i16 %add_ln42_25

]]></Node>
<StgValue><ssdm name="mult_1462"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:792 %mul_ln73_1466 = mul i31 %sext_ln70_4, i31 15635

]]></Node>
<StgValue><ssdm name="mul_ln73_1466"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:793 %tmp_5895 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1466, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5895"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:794 %trunc_ln42_1589 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1466, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1589"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:795 %tmp_5896 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1466, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5896"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:796 %tmp_5897 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1466, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5897"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:797 %trunc_ln42_2504 = trunc i31 %mul_ln73_1466

]]></Node>
<StgValue><ssdm name="trunc_ln42_2504"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:798 %icmp_ln42_1589 = icmp_ne  i14 %trunc_ln42_2504, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1589"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:799 %tmp_5898 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1466, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5898"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:800 %or_ln42_1671 = or i1 %tmp_5896, i1 %icmp_ln42_1589

]]></Node>
<StgValue><ssdm name="or_ln42_1671"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:801 %and_ln42_1693 = and i1 %or_ln42_1671, i1 %tmp_5897

]]></Node>
<StgValue><ssdm name="and_ln42_1693"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:802 %zext_ln42_1580 = zext i1 %and_ln42_1693

]]></Node>
<StgValue><ssdm name="zext_ln42_1580"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:803 %add_ln42_26 = add i16 %trunc_ln42_1589, i16 %zext_ln42_1580

]]></Node>
<StgValue><ssdm name="add_ln42_26"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:804 %tmp_5899 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_26, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5899"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:805 %xor_ln42_130 = xor i1 %tmp_5899, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_130"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:806 %and_ln42_1694 = and i1 %tmp_5898, i1 %xor_ln42_130

]]></Node>
<StgValue><ssdm name="and_ln42_1694"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:807 %xor_ln42_131 = xor i1 %tmp_5895, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_131"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:808 %select_ln42_104 = select i1 %and_ln42_1694, i1 %tmp_5895, i1 %xor_ln42_131

]]></Node>
<StgValue><ssdm name="select_ln42_104"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:809 %select_ln42_105 = select i1 %and_ln42_1694, i1 %xor_ln42_131, i1 %tmp_5895

]]></Node>
<StgValue><ssdm name="select_ln42_105"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:810 %xor_ln42_132 = xor i1 %tmp_5898, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_132"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:811 %or_ln42_1672 = or i1 %tmp_5899, i1 %xor_ln42_132

]]></Node>
<StgValue><ssdm name="or_ln42_1672"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:812 %xor_ln42_133 = xor i1 %select_ln42_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_133"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:813 %or_ln42_1673 = or i1 %tmp_5899, i1 %xor_ln42_133

]]></Node>
<StgValue><ssdm name="or_ln42_1673"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:814 %and_ln42_1695 = and i1 %or_ln42_1673, i1 %xor_ln42_131

]]></Node>
<StgValue><ssdm name="and_ln42_1695"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:815 %and_ln42_1696 = and i1 %tmp_5899, i1 %select_ln42_105

]]></Node>
<StgValue><ssdm name="and_ln42_1696"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:816 %xor_ln42_134 = xor i1 %and_ln42_1696, i1 %or_ln42_1672

]]></Node>
<StgValue><ssdm name="xor_ln42_134"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:817 %and_ln42_1697 = and i1 %xor_ln42_134, i1 %tmp_5895

]]></Node>
<StgValue><ssdm name="and_ln42_1697"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:818 %select_ln42_106 = select i1 %and_ln42_1695, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_106"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:819 %or_ln42_1674 = or i1 %and_ln42_1695, i1 %and_ln42_1697

]]></Node>
<StgValue><ssdm name="or_ln42_1674"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:820 %mult_1463 = select i1 %or_ln42_1674, i16 %select_ln42_106, i16 %add_ln42_26

]]></Node>
<StgValue><ssdm name="mult_1463"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:821 %mul_ln73_1467 = mul i32 %conv_i_i_2, i32 18738

]]></Node>
<StgValue><ssdm name="mul_ln73_1467"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:822 %tmp_5900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1467, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5900"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:823 %trunc_ln42_1590 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1467, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1590"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:824 %tmp_5901 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1467, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5901"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:825 %tmp_5902 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1467, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5902"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:826 %trunc_ln42_2505 = trunc i32 %mul_ln73_1467

]]></Node>
<StgValue><ssdm name="trunc_ln42_2505"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:827 %icmp_ln42_1590 = icmp_ne  i14 %trunc_ln42_2505, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1590"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:828 %tmp_5903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1467, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5903"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:829 %or_ln42_1675 = or i1 %tmp_5901, i1 %icmp_ln42_1590

]]></Node>
<StgValue><ssdm name="or_ln42_1675"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:830 %and_ln42_1698 = and i1 %or_ln42_1675, i1 %tmp_5902

]]></Node>
<StgValue><ssdm name="and_ln42_1698"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:831 %zext_ln42_1581 = zext i1 %and_ln42_1698

]]></Node>
<StgValue><ssdm name="zext_ln42_1581"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:832 %add_ln42_27 = add i16 %trunc_ln42_1590, i16 %zext_ln42_1581

]]></Node>
<StgValue><ssdm name="add_ln42_27"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:833 %tmp_5904 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_27, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5904"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:834 %xor_ln42_135 = xor i1 %tmp_5904, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_135"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:835 %and_ln42_1699 = and i1 %tmp_5903, i1 %xor_ln42_135

]]></Node>
<StgValue><ssdm name="and_ln42_1699"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:836 %xor_ln42_136 = xor i1 %tmp_5900, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_136"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:837 %select_ln42_108 = select i1 %and_ln42_1699, i1 %tmp_5900, i1 %xor_ln42_136

]]></Node>
<StgValue><ssdm name="select_ln42_108"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:838 %select_ln42_109 = select i1 %and_ln42_1699, i1 %xor_ln42_136, i1 %tmp_5900

]]></Node>
<StgValue><ssdm name="select_ln42_109"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:839 %xor_ln42_137 = xor i1 %tmp_5903, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_137"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:840 %or_ln42_1676 = or i1 %tmp_5904, i1 %xor_ln42_137

]]></Node>
<StgValue><ssdm name="or_ln42_1676"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:841 %xor_ln42_138 = xor i1 %select_ln42_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_138"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:842 %or_ln42_1677 = or i1 %tmp_5904, i1 %xor_ln42_138

]]></Node>
<StgValue><ssdm name="or_ln42_1677"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:843 %and_ln42_1700 = and i1 %or_ln42_1677, i1 %xor_ln42_136

]]></Node>
<StgValue><ssdm name="and_ln42_1700"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:844 %and_ln42_1701 = and i1 %tmp_5904, i1 %select_ln42_109

]]></Node>
<StgValue><ssdm name="and_ln42_1701"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:845 %xor_ln42_139 = xor i1 %and_ln42_1701, i1 %or_ln42_1676

]]></Node>
<StgValue><ssdm name="xor_ln42_139"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:846 %and_ln42_1702 = and i1 %xor_ln42_139, i1 %tmp_5900

]]></Node>
<StgValue><ssdm name="and_ln42_1702"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:847 %select_ln42_110 = select i1 %and_ln42_1700, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_110"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:848 %or_ln42_1678 = or i1 %and_ln42_1700, i1 %and_ln42_1702

]]></Node>
<StgValue><ssdm name="or_ln42_1678"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:849 %mult_1464 = select i1 %or_ln42_1678, i16 %select_ln42_110, i16 %add_ln42_27

]]></Node>
<StgValue><ssdm name="mult_1464"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:850 %mul_ln73_1468 = mul i31 %sext_ln70_4, i31 14712

]]></Node>
<StgValue><ssdm name="mul_ln73_1468"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:851 %tmp_5905 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1468, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5905"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:852 %trunc_ln42_1591 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1468, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1591"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:853 %tmp_5906 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1468, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5906"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:854 %tmp_5907 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1468, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5907"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:855 %trunc_ln42_2506 = trunc i31 %mul_ln73_1468

]]></Node>
<StgValue><ssdm name="trunc_ln42_2506"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:856 %icmp_ln42_1591 = icmp_ne  i14 %trunc_ln42_2506, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1591"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:857 %tmp_5908 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1468, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5908"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:858 %or_ln42_1679 = or i1 %tmp_5906, i1 %icmp_ln42_1591

]]></Node>
<StgValue><ssdm name="or_ln42_1679"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:859 %and_ln42_1703 = and i1 %or_ln42_1679, i1 %tmp_5907

]]></Node>
<StgValue><ssdm name="and_ln42_1703"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:860 %zext_ln42_1582 = zext i1 %and_ln42_1703

]]></Node>
<StgValue><ssdm name="zext_ln42_1582"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:861 %add_ln42_28 = add i16 %trunc_ln42_1591, i16 %zext_ln42_1582

]]></Node>
<StgValue><ssdm name="add_ln42_28"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:862 %tmp_5909 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_28, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5909"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:863 %xor_ln42_140 = xor i1 %tmp_5909, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_140"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:864 %and_ln42_1704 = and i1 %tmp_5908, i1 %xor_ln42_140

]]></Node>
<StgValue><ssdm name="and_ln42_1704"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:865 %xor_ln42_141 = xor i1 %tmp_5905, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_141"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:866 %select_ln42_112 = select i1 %and_ln42_1704, i1 %tmp_5905, i1 %xor_ln42_141

]]></Node>
<StgValue><ssdm name="select_ln42_112"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:867 %select_ln42_113 = select i1 %and_ln42_1704, i1 %xor_ln42_141, i1 %tmp_5905

]]></Node>
<StgValue><ssdm name="select_ln42_113"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:868 %xor_ln42_142 = xor i1 %tmp_5908, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_142"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:869 %or_ln42_1680 = or i1 %tmp_5909, i1 %xor_ln42_142

]]></Node>
<StgValue><ssdm name="or_ln42_1680"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:870 %xor_ln42_143 = xor i1 %select_ln42_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_143"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:871 %or_ln42_1681 = or i1 %tmp_5909, i1 %xor_ln42_143

]]></Node>
<StgValue><ssdm name="or_ln42_1681"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:872 %and_ln42_1705 = and i1 %or_ln42_1681, i1 %xor_ln42_141

]]></Node>
<StgValue><ssdm name="and_ln42_1705"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:873 %and_ln42_1706 = and i1 %tmp_5909, i1 %select_ln42_113

]]></Node>
<StgValue><ssdm name="and_ln42_1706"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:874 %xor_ln42_144 = xor i1 %and_ln42_1706, i1 %or_ln42_1680

]]></Node>
<StgValue><ssdm name="xor_ln42_144"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:875 %and_ln42_1707 = and i1 %xor_ln42_144, i1 %tmp_5905

]]></Node>
<StgValue><ssdm name="and_ln42_1707"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:876 %select_ln42_114 = select i1 %and_ln42_1705, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_114"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:877 %or_ln42_1682 = or i1 %and_ln42_1705, i1 %and_ln42_1707

]]></Node>
<StgValue><ssdm name="or_ln42_1682"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:878 %mult_1465 = select i1 %or_ln42_1682, i16 %select_ln42_114, i16 %add_ln42_28

]]></Node>
<StgValue><ssdm name="mult_1465"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:879 %mul_ln73_1469 = mul i31 %sext_ln70_4, i31 8599

]]></Node>
<StgValue><ssdm name="mul_ln73_1469"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:880 %tmp_5910 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1469, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5910"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:881 %trunc_ln42_1592 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1469, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1592"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:882 %tmp_5911 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1469, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5911"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:883 %tmp_5912 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1469, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5912"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:884 %trunc_ln42_2507 = trunc i31 %mul_ln73_1469

]]></Node>
<StgValue><ssdm name="trunc_ln42_2507"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:885 %icmp_ln42_1592 = icmp_ne  i14 %trunc_ln42_2507, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1592"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:886 %tmp_5913 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1469, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5913"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:887 %or_ln42_1683 = or i1 %tmp_5911, i1 %icmp_ln42_1592

]]></Node>
<StgValue><ssdm name="or_ln42_1683"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:888 %and_ln42_1708 = and i1 %or_ln42_1683, i1 %tmp_5912

]]></Node>
<StgValue><ssdm name="and_ln42_1708"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:889 %zext_ln42_1583 = zext i1 %and_ln42_1708

]]></Node>
<StgValue><ssdm name="zext_ln42_1583"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:890 %add_ln42_29 = add i16 %trunc_ln42_1592, i16 %zext_ln42_1583

]]></Node>
<StgValue><ssdm name="add_ln42_29"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:891 %tmp_5914 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_29, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5914"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:892 %xor_ln42_145 = xor i1 %tmp_5914, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_145"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:893 %and_ln42_1709 = and i1 %tmp_5913, i1 %xor_ln42_145

]]></Node>
<StgValue><ssdm name="and_ln42_1709"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:894 %xor_ln42_146 = xor i1 %tmp_5910, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_146"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:895 %select_ln42_116 = select i1 %and_ln42_1709, i1 %tmp_5910, i1 %xor_ln42_146

]]></Node>
<StgValue><ssdm name="select_ln42_116"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:896 %select_ln42_117 = select i1 %and_ln42_1709, i1 %xor_ln42_146, i1 %tmp_5910

]]></Node>
<StgValue><ssdm name="select_ln42_117"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:897 %xor_ln42_147 = xor i1 %tmp_5913, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_147"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:898 %or_ln42_1684 = or i1 %tmp_5914, i1 %xor_ln42_147

]]></Node>
<StgValue><ssdm name="or_ln42_1684"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:899 %xor_ln42_148 = xor i1 %select_ln42_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_148"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:900 %or_ln42_1685 = or i1 %tmp_5914, i1 %xor_ln42_148

]]></Node>
<StgValue><ssdm name="or_ln42_1685"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:901 %and_ln42_1710 = and i1 %or_ln42_1685, i1 %xor_ln42_146

]]></Node>
<StgValue><ssdm name="and_ln42_1710"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:902 %and_ln42_1711 = and i1 %tmp_5914, i1 %select_ln42_117

]]></Node>
<StgValue><ssdm name="and_ln42_1711"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:903 %xor_ln42_149 = xor i1 %and_ln42_1711, i1 %or_ln42_1684

]]></Node>
<StgValue><ssdm name="xor_ln42_149"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:904 %and_ln42_1712 = and i1 %xor_ln42_149, i1 %tmp_5910

]]></Node>
<StgValue><ssdm name="and_ln42_1712"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:905 %select_ln42_118 = select i1 %and_ln42_1710, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_118"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:906 %or_ln42_1686 = or i1 %and_ln42_1710, i1 %and_ln42_1712

]]></Node>
<StgValue><ssdm name="or_ln42_1686"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:907 %mult_1466 = select i1 %or_ln42_1686, i16 %select_ln42_118, i16 %add_ln42_29

]]></Node>
<StgValue><ssdm name="mult_1466"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:908 %mul_ln73_1470 = mul i31 %sext_ln70_4, i31 2147474998

]]></Node>
<StgValue><ssdm name="mul_ln73_1470"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:909 %tmp_5915 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1470, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5915"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:910 %trunc_ln42_1593 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1470, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1593"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:911 %tmp_5916 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1470, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5916"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:912 %tmp_5917 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1470, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5917"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:913 %trunc_ln42_2508 = trunc i31 %mul_ln73_1470

]]></Node>
<StgValue><ssdm name="trunc_ln42_2508"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:914 %icmp_ln42_1593 = icmp_ne  i14 %trunc_ln42_2508, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1593"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:915 %tmp_5918 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1470, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5918"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:916 %or_ln42_1687 = or i1 %tmp_5916, i1 %icmp_ln42_1593

]]></Node>
<StgValue><ssdm name="or_ln42_1687"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:917 %and_ln42_1713 = and i1 %or_ln42_1687, i1 %tmp_5917

]]></Node>
<StgValue><ssdm name="and_ln42_1713"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:918 %zext_ln42_1584 = zext i1 %and_ln42_1713

]]></Node>
<StgValue><ssdm name="zext_ln42_1584"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:919 %add_ln42_30 = add i16 %trunc_ln42_1593, i16 %zext_ln42_1584

]]></Node>
<StgValue><ssdm name="add_ln42_30"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:920 %tmp_5919 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_30, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5919"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:921 %xor_ln42_150 = xor i1 %tmp_5919, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_150"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:922 %and_ln42_1714 = and i1 %tmp_5918, i1 %xor_ln42_150

]]></Node>
<StgValue><ssdm name="and_ln42_1714"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:923 %xor_ln42_151 = xor i1 %tmp_5915, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_151"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:924 %select_ln42_120 = select i1 %and_ln42_1714, i1 %tmp_5915, i1 %xor_ln42_151

]]></Node>
<StgValue><ssdm name="select_ln42_120"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:925 %select_ln42_121 = select i1 %and_ln42_1714, i1 %xor_ln42_151, i1 %tmp_5915

]]></Node>
<StgValue><ssdm name="select_ln42_121"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:926 %xor_ln42_152 = xor i1 %tmp_5918, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_152"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:927 %or_ln42_1688 = or i1 %tmp_5919, i1 %xor_ln42_152

]]></Node>
<StgValue><ssdm name="or_ln42_1688"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:928 %xor_ln42_153 = xor i1 %select_ln42_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_153"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:929 %or_ln42_1689 = or i1 %tmp_5919, i1 %xor_ln42_153

]]></Node>
<StgValue><ssdm name="or_ln42_1689"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:930 %and_ln42_1715 = and i1 %or_ln42_1689, i1 %xor_ln42_151

]]></Node>
<StgValue><ssdm name="and_ln42_1715"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:931 %and_ln42_1716 = and i1 %tmp_5919, i1 %select_ln42_121

]]></Node>
<StgValue><ssdm name="and_ln42_1716"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:932 %xor_ln42_154 = xor i1 %and_ln42_1716, i1 %or_ln42_1688

]]></Node>
<StgValue><ssdm name="xor_ln42_154"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:933 %and_ln42_1717 = and i1 %xor_ln42_154, i1 %tmp_5915

]]></Node>
<StgValue><ssdm name="and_ln42_1717"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:934 %select_ln42_122 = select i1 %and_ln42_1715, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_122"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:935 %or_ln42_1690 = or i1 %and_ln42_1715, i1 %and_ln42_1717

]]></Node>
<StgValue><ssdm name="or_ln42_1690"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:936 %mult_1467 = select i1 %or_ln42_1690, i16 %select_ln42_122, i16 %add_ln42_30

]]></Node>
<StgValue><ssdm name="mult_1467"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:937 %mul_ln73_1471 = mul i32 %conv_i_i_2, i32 4294945235

]]></Node>
<StgValue><ssdm name="mul_ln73_1471"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:938 %tmp_5920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1471, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5920"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:939 %trunc_ln42_1594 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1471, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1594"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:940 %tmp_5921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1471, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5921"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:941 %tmp_5922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1471, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5922"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:942 %trunc_ln42_2509 = trunc i32 %mul_ln73_1471

]]></Node>
<StgValue><ssdm name="trunc_ln42_2509"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:943 %icmp_ln42_1594 = icmp_ne  i14 %trunc_ln42_2509, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1594"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:944 %tmp_5923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1471, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5923"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:945 %or_ln42_1691 = or i1 %tmp_5921, i1 %icmp_ln42_1594

]]></Node>
<StgValue><ssdm name="or_ln42_1691"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:946 %and_ln42_1718 = and i1 %or_ln42_1691, i1 %tmp_5922

]]></Node>
<StgValue><ssdm name="and_ln42_1718"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:947 %zext_ln42_1585 = zext i1 %and_ln42_1718

]]></Node>
<StgValue><ssdm name="zext_ln42_1585"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:948 %add_ln42_31 = add i16 %trunc_ln42_1594, i16 %zext_ln42_1585

]]></Node>
<StgValue><ssdm name="add_ln42_31"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:949 %tmp_5924 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_31, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5924"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:950 %xor_ln42_155 = xor i1 %tmp_5924, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_155"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:951 %and_ln42_1719 = and i1 %tmp_5923, i1 %xor_ln42_155

]]></Node>
<StgValue><ssdm name="and_ln42_1719"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:952 %xor_ln42_156 = xor i1 %tmp_5920, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_156"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:953 %select_ln42_124 = select i1 %and_ln42_1719, i1 %tmp_5920, i1 %xor_ln42_156

]]></Node>
<StgValue><ssdm name="select_ln42_124"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:954 %select_ln42_125 = select i1 %and_ln42_1719, i1 %xor_ln42_156, i1 %tmp_5920

]]></Node>
<StgValue><ssdm name="select_ln42_125"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:955 %xor_ln42_157 = xor i1 %tmp_5923, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_157"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:956 %or_ln42_1692 = or i1 %tmp_5924, i1 %xor_ln42_157

]]></Node>
<StgValue><ssdm name="or_ln42_1692"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:957 %xor_ln42_158 = xor i1 %select_ln42_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_158"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:958 %or_ln42_1693 = or i1 %tmp_5924, i1 %xor_ln42_158

]]></Node>
<StgValue><ssdm name="or_ln42_1693"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:959 %and_ln42_1720 = and i1 %or_ln42_1693, i1 %xor_ln42_156

]]></Node>
<StgValue><ssdm name="and_ln42_1720"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:960 %and_ln42_1721 = and i1 %tmp_5924, i1 %select_ln42_125

]]></Node>
<StgValue><ssdm name="and_ln42_1721"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:961 %xor_ln42_159 = xor i1 %and_ln42_1721, i1 %or_ln42_1692

]]></Node>
<StgValue><ssdm name="xor_ln42_159"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:962 %and_ln42_1722 = and i1 %xor_ln42_159, i1 %tmp_5920

]]></Node>
<StgValue><ssdm name="and_ln42_1722"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:963 %select_ln42_126 = select i1 %and_ln42_1720, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_126"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:964 %or_ln42_1694 = or i1 %and_ln42_1720, i1 %and_ln42_1722

]]></Node>
<StgValue><ssdm name="or_ln42_1694"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:965 %mult_1468 = select i1 %or_ln42_1694, i16 %select_ln42_126, i16 %add_ln42_31

]]></Node>
<StgValue><ssdm name="mult_1468"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:966 %mul_ln73_1472 = mul i32 %conv_i_i_2, i32 4294940746

]]></Node>
<StgValue><ssdm name="mul_ln73_1472"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:967 %tmp_5925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1472, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5925"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:968 %trunc_ln42_1595 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1472, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1595"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:969 %tmp_5926 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1472, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5926"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:970 %tmp_5927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1472, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5927"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:971 %trunc_ln42_2510 = trunc i32 %mul_ln73_1472

]]></Node>
<StgValue><ssdm name="trunc_ln42_2510"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:972 %icmp_ln42_1595 = icmp_ne  i14 %trunc_ln42_2510, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1595"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:973 %tmp_5928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1472, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5928"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:974 %or_ln42_1695 = or i1 %tmp_5926, i1 %icmp_ln42_1595

]]></Node>
<StgValue><ssdm name="or_ln42_1695"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:975 %and_ln42_1723 = and i1 %or_ln42_1695, i1 %tmp_5927

]]></Node>
<StgValue><ssdm name="and_ln42_1723"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:976 %zext_ln42_1586 = zext i1 %and_ln42_1723

]]></Node>
<StgValue><ssdm name="zext_ln42_1586"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:977 %add_ln42_32 = add i16 %trunc_ln42_1595, i16 %zext_ln42_1586

]]></Node>
<StgValue><ssdm name="add_ln42_32"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:978 %tmp_5929 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_32, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5929"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:979 %xor_ln42_160 = xor i1 %tmp_5929, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_160"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:980 %and_ln42_1724 = and i1 %tmp_5928, i1 %xor_ln42_160

]]></Node>
<StgValue><ssdm name="and_ln42_1724"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:981 %xor_ln42_161 = xor i1 %tmp_5925, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_161"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:982 %select_ln42_128 = select i1 %and_ln42_1724, i1 %tmp_5925, i1 %xor_ln42_161

]]></Node>
<StgValue><ssdm name="select_ln42_128"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:983 %select_ln42_129 = select i1 %and_ln42_1724, i1 %xor_ln42_161, i1 %tmp_5925

]]></Node>
<StgValue><ssdm name="select_ln42_129"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:984 %xor_ln42_162 = xor i1 %tmp_5928, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_162"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:985 %or_ln42_1696 = or i1 %tmp_5929, i1 %xor_ln42_162

]]></Node>
<StgValue><ssdm name="or_ln42_1696"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:986 %xor_ln42_163 = xor i1 %select_ln42_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_163"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:987 %or_ln42_1697 = or i1 %tmp_5929, i1 %xor_ln42_163

]]></Node>
<StgValue><ssdm name="or_ln42_1697"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:988 %and_ln42_1725 = and i1 %or_ln42_1697, i1 %xor_ln42_161

]]></Node>
<StgValue><ssdm name="and_ln42_1725"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:989 %and_ln42_1726 = and i1 %tmp_5929, i1 %select_ln42_129

]]></Node>
<StgValue><ssdm name="and_ln42_1726"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:990 %xor_ln42_164 = xor i1 %and_ln42_1726, i1 %or_ln42_1696

]]></Node>
<StgValue><ssdm name="xor_ln42_164"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:991 %and_ln42_1727 = and i1 %xor_ln42_164, i1 %tmp_5925

]]></Node>
<StgValue><ssdm name="and_ln42_1727"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:992 %select_ln42_130 = select i1 %and_ln42_1725, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_130"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:993 %or_ln42_1698 = or i1 %and_ln42_1725, i1 %and_ln42_1727

]]></Node>
<StgValue><ssdm name="or_ln42_1698"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:994 %mult_1469 = select i1 %or_ln42_1698, i16 %select_ln42_130, i16 %add_ln42_32

]]></Node>
<StgValue><ssdm name="mult_1469"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:995 %mul_ln73_1473 = mul i30 %sext_ln70_3, i30 6388

]]></Node>
<StgValue><ssdm name="mul_ln73_1473"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:996 %tmp_5930 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1473, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5930"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:997 %trunc_ln42_2477 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1473, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2477"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:998 %sext_ln42_759 = sext i15 %trunc_ln42_2477

]]></Node>
<StgValue><ssdm name="sext_ln42_759"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:999 %tmp_5931 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1473, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5931"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1000 %tmp_5932 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1473, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5932"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:1001 %trunc_ln42_2511 = trunc i30 %mul_ln73_1473

]]></Node>
<StgValue><ssdm name="trunc_ln42_2511"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1002 %icmp_ln42_1596 = icmp_ne  i14 %trunc_ln42_2511, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1596"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1003 %tmp_5933 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1473, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5933"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1004 %or_ln42_1699 = or i1 %tmp_5931, i1 %icmp_ln42_1596

]]></Node>
<StgValue><ssdm name="or_ln42_1699"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1005 %and_ln42_1728 = and i1 %or_ln42_1699, i1 %tmp_5932

]]></Node>
<StgValue><ssdm name="and_ln42_1728"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1006 %zext_ln42_1587 = zext i1 %and_ln42_1728

]]></Node>
<StgValue><ssdm name="zext_ln42_1587"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1007 %add_ln42_33 = add i16 %sext_ln42_759, i16 %zext_ln42_1587

]]></Node>
<StgValue><ssdm name="add_ln42_33"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1008 %tmp_5934 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_33, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5934"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1009 %xor_ln42_165 = xor i1 %tmp_5934, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_165"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1010 %and_ln42_1729 = and i1 %tmp_5933, i1 %xor_ln42_165

]]></Node>
<StgValue><ssdm name="and_ln42_1729"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1011 %xor_ln42_166 = xor i1 %tmp_5930, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_166"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1012 %select_ln42_132 = select i1 %and_ln42_1729, i1 %tmp_5930, i1 %xor_ln42_166

]]></Node>
<StgValue><ssdm name="select_ln42_132"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1013 %select_ln42_133 = select i1 %and_ln42_1729, i1 %xor_ln42_166, i1 %tmp_5930

]]></Node>
<StgValue><ssdm name="select_ln42_133"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1014 %xor_ln42_167 = xor i1 %tmp_5933, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_167"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1015 %or_ln42_1700 = or i1 %tmp_5934, i1 %xor_ln42_167

]]></Node>
<StgValue><ssdm name="or_ln42_1700"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1016 %xor_ln42_168 = xor i1 %select_ln42_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_168"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1017 %or_ln42_1701 = or i1 %tmp_5934, i1 %xor_ln42_168

]]></Node>
<StgValue><ssdm name="or_ln42_1701"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1018 %and_ln42_1730 = and i1 %or_ln42_1701, i1 %xor_ln42_166

]]></Node>
<StgValue><ssdm name="and_ln42_1730"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1019 %and_ln42_1731 = and i1 %tmp_5934, i1 %select_ln42_133

]]></Node>
<StgValue><ssdm name="and_ln42_1731"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1020 %xor_ln42_169 = xor i1 %and_ln42_1731, i1 %or_ln42_1700

]]></Node>
<StgValue><ssdm name="xor_ln42_169"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1021 %and_ln42_1732 = and i1 %xor_ln42_169, i1 %tmp_5930

]]></Node>
<StgValue><ssdm name="and_ln42_1732"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1022 %select_ln42_134 = select i1 %and_ln42_1730, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_134"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1023 %or_ln42_1702 = or i1 %and_ln42_1730, i1 %and_ln42_1732

]]></Node>
<StgValue><ssdm name="or_ln42_1702"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1024 %mult_1470 = select i1 %or_ln42_1702, i16 %select_ln42_134, i16 %add_ln42_33

]]></Node>
<StgValue><ssdm name="mult_1470"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:1025 %mul_ln73_1474 = mul i29 %sext_ln70_2, i29 3783

]]></Node>
<StgValue><ssdm name="mul_ln73_1474"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:1026 %tmp_5935 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1474, i32 28

]]></Node>
<StgValue><ssdm name="tmp_5935"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1027 %trunc_ln42_2478 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1474, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_2478"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:1028 %sext_ln42_770 = sext i14 %trunc_ln42_2478

]]></Node>
<StgValue><ssdm name="sext_ln42_770"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:1029 %tmp_5936 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1474, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5936"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:1030 %tmp_5937 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1474, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5937"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="29">
<![CDATA[
entry_ifconv:1031 %trunc_ln42_2512 = trunc i29 %mul_ln73_1474

]]></Node>
<StgValue><ssdm name="trunc_ln42_2512"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1032 %icmp_ln42_1597 = icmp_ne  i14 %trunc_ln42_2512, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1597"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:1033 %tmp_5938 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1474, i32 28

]]></Node>
<StgValue><ssdm name="tmp_5938"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1034 %or_ln42_1703 = or i1 %tmp_5936, i1 %icmp_ln42_1597

]]></Node>
<StgValue><ssdm name="or_ln42_1703"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1035 %and_ln42_1733 = and i1 %or_ln42_1703, i1 %tmp_5937

]]></Node>
<StgValue><ssdm name="and_ln42_1733"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:1036 %zext_ln42_1588 = zext i1 %and_ln42_1733

]]></Node>
<StgValue><ssdm name="zext_ln42_1588"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:1037 %add_ln42_34 = add i15 %sext_ln42_770, i15 %zext_ln42_1588

]]></Node>
<StgValue><ssdm name="add_ln42_34"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:1038 %sext_ln42_771 = sext i15 %add_ln42_34

]]></Node>
<StgValue><ssdm name="sext_ln42_771"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:1039 %tmp_5939 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_34, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5939"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1040 %xor_ln42_170 = xor i1 %tmp_5939, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_170"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1041 %and_ln42_1734 = and i1 %tmp_5938, i1 %xor_ln42_170

]]></Node>
<StgValue><ssdm name="and_ln42_1734"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1042 %xor_ln42_171 = xor i1 %tmp_5935, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_171"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1043 %select_ln42_136 = select i1 %and_ln42_1734, i1 %tmp_5935, i1 %xor_ln42_171

]]></Node>
<StgValue><ssdm name="select_ln42_136"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1044 %select_ln42_137 = select i1 %and_ln42_1734, i1 %xor_ln42_171, i1 %tmp_5935

]]></Node>
<StgValue><ssdm name="select_ln42_137"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1045 %xor_ln42_172 = xor i1 %tmp_5938, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_172"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1046 %or_ln42_1704 = or i1 %tmp_5939, i1 %xor_ln42_172

]]></Node>
<StgValue><ssdm name="or_ln42_1704"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1047 %xor_ln42_173 = xor i1 %select_ln42_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_173"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1048 %or_ln42_1705 = or i1 %tmp_5939, i1 %xor_ln42_173

]]></Node>
<StgValue><ssdm name="or_ln42_1705"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1049 %and_ln42_1735 = and i1 %or_ln42_1705, i1 %xor_ln42_171

]]></Node>
<StgValue><ssdm name="and_ln42_1735"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1050 %and_ln42_1736 = and i1 %tmp_5939, i1 %select_ln42_137

]]></Node>
<StgValue><ssdm name="and_ln42_1736"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1051 %xor_ln42_174 = xor i1 %and_ln42_1736, i1 %or_ln42_1704

]]></Node>
<StgValue><ssdm name="xor_ln42_174"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1052 %and_ln42_1737 = and i1 %xor_ln42_174, i1 %tmp_5935

]]></Node>
<StgValue><ssdm name="and_ln42_1737"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1053 %select_ln42_138 = select i1 %and_ln42_1735, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_138"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1054 %or_ln42_1706 = or i1 %and_ln42_1735, i1 %and_ln42_1737

]]></Node>
<StgValue><ssdm name="or_ln42_1706"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1055 %mult_1471 = select i1 %or_ln42_1706, i16 %select_ln42_138, i16 %sext_ln42_771

]]></Node>
<StgValue><ssdm name="mult_1471"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1056 %a_3 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:1057 %conv_i_i_3 = sext i16 %a_3

]]></Node>
<StgValue><ssdm name="conv_i_i_3"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="30" op_0_bw="16">
<![CDATA[
entry_ifconv:1058 %sext_ln70_5 = sext i16 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln70_5"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1059 %sext_ln70_6 = sext i16 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln70_6"/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1060 %mul_ln73_1475 = mul i32 %conv_i_i_3, i32 4294945121

]]></Node>
<StgValue><ssdm name="mul_ln73_1475"/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1061 %tmp_5940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1475, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5940"/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1062 %trunc_ln42_1598 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1475, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1598"/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1063 %tmp_5941 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1475, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5941"/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1064 %tmp_5942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1475, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5942"/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1065 %trunc_ln42_2513 = trunc i32 %mul_ln73_1475

]]></Node>
<StgValue><ssdm name="trunc_ln42_2513"/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1066 %icmp_ln42_1598 = icmp_ne  i14 %trunc_ln42_2513, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1598"/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1067 %tmp_5943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1475, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5943"/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1068 %or_ln42_1707 = or i1 %tmp_5941, i1 %icmp_ln42_1598

]]></Node>
<StgValue><ssdm name="or_ln42_1707"/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1069 %and_ln42_1738 = and i1 %or_ln42_1707, i1 %tmp_5942

]]></Node>
<StgValue><ssdm name="and_ln42_1738"/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1070 %zext_ln42_1589 = zext i1 %and_ln42_1738

]]></Node>
<StgValue><ssdm name="zext_ln42_1589"/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1071 %add_ln42_35 = add i16 %trunc_ln42_1598, i16 %zext_ln42_1589

]]></Node>
<StgValue><ssdm name="add_ln42_35"/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1072 %tmp_5944 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_35, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5944"/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1073 %xor_ln42_175 = xor i1 %tmp_5944, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_175"/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1074 %and_ln42_1739 = and i1 %tmp_5943, i1 %xor_ln42_175

]]></Node>
<StgValue><ssdm name="and_ln42_1739"/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1075 %xor_ln42_176 = xor i1 %tmp_5940, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_176"/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1076 %select_ln42_140 = select i1 %and_ln42_1739, i1 %tmp_5940, i1 %xor_ln42_176

]]></Node>
<StgValue><ssdm name="select_ln42_140"/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1077 %select_ln42_141 = select i1 %and_ln42_1739, i1 %xor_ln42_176, i1 %tmp_5940

]]></Node>
<StgValue><ssdm name="select_ln42_141"/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1078 %xor_ln42_177 = xor i1 %tmp_5943, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_177"/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1079 %or_ln42_1708 = or i1 %tmp_5944, i1 %xor_ln42_177

]]></Node>
<StgValue><ssdm name="or_ln42_1708"/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1080 %xor_ln42_178 = xor i1 %select_ln42_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_178"/></StgValue>
</operation>

<operation id="1085" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1081 %or_ln42_1709 = or i1 %tmp_5944, i1 %xor_ln42_178

]]></Node>
<StgValue><ssdm name="or_ln42_1709"/></StgValue>
</operation>

<operation id="1086" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1082 %and_ln42_1740 = and i1 %or_ln42_1709, i1 %xor_ln42_176

]]></Node>
<StgValue><ssdm name="and_ln42_1740"/></StgValue>
</operation>

<operation id="1087" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1083 %and_ln42_1741 = and i1 %tmp_5944, i1 %select_ln42_141

]]></Node>
<StgValue><ssdm name="and_ln42_1741"/></StgValue>
</operation>

<operation id="1088" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1084 %xor_ln42_179 = xor i1 %and_ln42_1741, i1 %or_ln42_1708

]]></Node>
<StgValue><ssdm name="xor_ln42_179"/></StgValue>
</operation>

<operation id="1089" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1085 %and_ln42_1742 = and i1 %xor_ln42_179, i1 %tmp_5940

]]></Node>
<StgValue><ssdm name="and_ln42_1742"/></StgValue>
</operation>

<operation id="1090" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1086 %select_ln42_142 = select i1 %and_ln42_1740, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_142"/></StgValue>
</operation>

<operation id="1091" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1087 %or_ln42_1710 = or i1 %and_ln42_1740, i1 %and_ln42_1742

]]></Node>
<StgValue><ssdm name="or_ln42_1710"/></StgValue>
</operation>

<operation id="1092" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1088 %mult_1472 = select i1 %or_ln42_1710, i16 %select_ln42_142, i16 %add_ln42_35

]]></Node>
<StgValue><ssdm name="mult_1472"/></StgValue>
</operation>

<operation id="1093" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1089 %mul_ln73_1476 = mul i32 %conv_i_i_3, i32 24795

]]></Node>
<StgValue><ssdm name="mul_ln73_1476"/></StgValue>
</operation>

<operation id="1094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1090 %tmp_5945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1476, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5945"/></StgValue>
</operation>

<operation id="1095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1091 %trunc_ln42_1599 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1476, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1599"/></StgValue>
</operation>

<operation id="1096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1092 %tmp_5946 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1476, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5946"/></StgValue>
</operation>

<operation id="1097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1093 %tmp_5947 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1476, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5947"/></StgValue>
</operation>

<operation id="1098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1094 %trunc_ln42_2514 = trunc i32 %mul_ln73_1476

]]></Node>
<StgValue><ssdm name="trunc_ln42_2514"/></StgValue>
</operation>

<operation id="1099" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1095 %icmp_ln42_1599 = icmp_ne  i14 %trunc_ln42_2514, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1599"/></StgValue>
</operation>

<operation id="1100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1096 %tmp_5948 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1476, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5948"/></StgValue>
</operation>

<operation id="1101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1097 %or_ln42_1711 = or i1 %tmp_5946, i1 %icmp_ln42_1599

]]></Node>
<StgValue><ssdm name="or_ln42_1711"/></StgValue>
</operation>

<operation id="1102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1098 %and_ln42_1743 = and i1 %or_ln42_1711, i1 %tmp_5947

]]></Node>
<StgValue><ssdm name="and_ln42_1743"/></StgValue>
</operation>

<operation id="1103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1099 %zext_ln42_1590 = zext i1 %and_ln42_1743

]]></Node>
<StgValue><ssdm name="zext_ln42_1590"/></StgValue>
</operation>

<operation id="1104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1100 %add_ln42_36 = add i16 %trunc_ln42_1599, i16 %zext_ln42_1590

]]></Node>
<StgValue><ssdm name="add_ln42_36"/></StgValue>
</operation>

<operation id="1105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1101 %tmp_5949 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_36, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5949"/></StgValue>
</operation>

<operation id="1106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1102 %xor_ln42_180 = xor i1 %tmp_5949, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_180"/></StgValue>
</operation>

<operation id="1107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1103 %and_ln42_1744 = and i1 %tmp_5948, i1 %xor_ln42_180

]]></Node>
<StgValue><ssdm name="and_ln42_1744"/></StgValue>
</operation>

<operation id="1108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1104 %xor_ln42_181 = xor i1 %tmp_5945, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_181"/></StgValue>
</operation>

<operation id="1109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1105 %select_ln42_144 = select i1 %and_ln42_1744, i1 %tmp_5945, i1 %xor_ln42_181

]]></Node>
<StgValue><ssdm name="select_ln42_144"/></StgValue>
</operation>

<operation id="1110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1106 %select_ln42_145 = select i1 %and_ln42_1744, i1 %xor_ln42_181, i1 %tmp_5945

]]></Node>
<StgValue><ssdm name="select_ln42_145"/></StgValue>
</operation>

<operation id="1111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1107 %xor_ln42_182 = xor i1 %tmp_5948, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_182"/></StgValue>
</operation>

<operation id="1112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1108 %or_ln42_1712 = or i1 %tmp_5949, i1 %xor_ln42_182

]]></Node>
<StgValue><ssdm name="or_ln42_1712"/></StgValue>
</operation>

<operation id="1113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1109 %xor_ln42_183 = xor i1 %select_ln42_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_183"/></StgValue>
</operation>

<operation id="1114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1110 %or_ln42_1713 = or i1 %tmp_5949, i1 %xor_ln42_183

]]></Node>
<StgValue><ssdm name="or_ln42_1713"/></StgValue>
</operation>

<operation id="1115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1111 %and_ln42_1745 = and i1 %or_ln42_1713, i1 %xor_ln42_181

]]></Node>
<StgValue><ssdm name="and_ln42_1745"/></StgValue>
</operation>

<operation id="1116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1112 %and_ln42_1746 = and i1 %tmp_5949, i1 %select_ln42_145

]]></Node>
<StgValue><ssdm name="and_ln42_1746"/></StgValue>
</operation>

<operation id="1117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1113 %xor_ln42_184 = xor i1 %and_ln42_1746, i1 %or_ln42_1712

]]></Node>
<StgValue><ssdm name="xor_ln42_184"/></StgValue>
</operation>

<operation id="1118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1114 %and_ln42_1747 = and i1 %xor_ln42_184, i1 %tmp_5945

]]></Node>
<StgValue><ssdm name="and_ln42_1747"/></StgValue>
</operation>

<operation id="1119" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1115 %select_ln42_146 = select i1 %and_ln42_1745, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_146"/></StgValue>
</operation>

<operation id="1120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1116 %or_ln42_1714 = or i1 %and_ln42_1745, i1 %and_ln42_1747

]]></Node>
<StgValue><ssdm name="or_ln42_1714"/></StgValue>
</operation>

<operation id="1121" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1117 %mult_1473 = select i1 %or_ln42_1714, i16 %select_ln42_146, i16 %add_ln42_36

]]></Node>
<StgValue><ssdm name="mult_1473"/></StgValue>
</operation>

<operation id="1122" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1118 %mul_ln73_1477 = mul i31 %sext_ln70_6, i31 2147469819

]]></Node>
<StgValue><ssdm name="mul_ln73_1477"/></StgValue>
</operation>

<operation id="1123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1119 %tmp_5950 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1477, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5950"/></StgValue>
</operation>

<operation id="1124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1120 %trunc_ln42_1600 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1477, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1600"/></StgValue>
</operation>

<operation id="1125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1121 %tmp_5951 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1477, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5951"/></StgValue>
</operation>

<operation id="1126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1122 %tmp_5952 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1477, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5952"/></StgValue>
</operation>

<operation id="1127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:1123 %trunc_ln42_2515 = trunc i31 %mul_ln73_1477

]]></Node>
<StgValue><ssdm name="trunc_ln42_2515"/></StgValue>
</operation>

<operation id="1128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1124 %icmp_ln42_1600 = icmp_ne  i14 %trunc_ln42_2515, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1600"/></StgValue>
</operation>

<operation id="1129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1125 %tmp_5953 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1477, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5953"/></StgValue>
</operation>

<operation id="1130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1126 %or_ln42_1715 = or i1 %tmp_5951, i1 %icmp_ln42_1600

]]></Node>
<StgValue><ssdm name="or_ln42_1715"/></StgValue>
</operation>

<operation id="1131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1127 %and_ln42_1748 = and i1 %or_ln42_1715, i1 %tmp_5952

]]></Node>
<StgValue><ssdm name="and_ln42_1748"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1128 %zext_ln42_1591 = zext i1 %and_ln42_1748

]]></Node>
<StgValue><ssdm name="zext_ln42_1591"/></StgValue>
</operation>

<operation id="1133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1129 %add_ln42_37 = add i16 %trunc_ln42_1600, i16 %zext_ln42_1591

]]></Node>
<StgValue><ssdm name="add_ln42_37"/></StgValue>
</operation>

<operation id="1134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1130 %tmp_5954 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_37, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5954"/></StgValue>
</operation>

<operation id="1135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1131 %xor_ln42_185 = xor i1 %tmp_5954, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_185"/></StgValue>
</operation>

<operation id="1136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1132 %and_ln42_1749 = and i1 %tmp_5953, i1 %xor_ln42_185

]]></Node>
<StgValue><ssdm name="and_ln42_1749"/></StgValue>
</operation>

<operation id="1137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1133 %xor_ln42_186 = xor i1 %tmp_5950, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_186"/></StgValue>
</operation>

<operation id="1138" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1134 %select_ln42_148 = select i1 %and_ln42_1749, i1 %tmp_5950, i1 %xor_ln42_186

]]></Node>
<StgValue><ssdm name="select_ln42_148"/></StgValue>
</operation>

<operation id="1139" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1135 %select_ln42_149 = select i1 %and_ln42_1749, i1 %xor_ln42_186, i1 %tmp_5950

]]></Node>
<StgValue><ssdm name="select_ln42_149"/></StgValue>
</operation>

<operation id="1140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1136 %xor_ln42_187 = xor i1 %tmp_5953, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_187"/></StgValue>
</operation>

<operation id="1141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1137 %or_ln42_1716 = or i1 %tmp_5954, i1 %xor_ln42_187

]]></Node>
<StgValue><ssdm name="or_ln42_1716"/></StgValue>
</operation>

<operation id="1142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1138 %xor_ln42_188 = xor i1 %select_ln42_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_188"/></StgValue>
</operation>

<operation id="1143" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1139 %or_ln42_1717 = or i1 %tmp_5954, i1 %xor_ln42_188

]]></Node>
<StgValue><ssdm name="or_ln42_1717"/></StgValue>
</operation>

<operation id="1144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1140 %and_ln42_1750 = and i1 %or_ln42_1717, i1 %xor_ln42_186

]]></Node>
<StgValue><ssdm name="and_ln42_1750"/></StgValue>
</operation>

<operation id="1145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1141 %and_ln42_1751 = and i1 %tmp_5954, i1 %select_ln42_149

]]></Node>
<StgValue><ssdm name="and_ln42_1751"/></StgValue>
</operation>

<operation id="1146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1142 %xor_ln42_189 = xor i1 %and_ln42_1751, i1 %or_ln42_1716

]]></Node>
<StgValue><ssdm name="xor_ln42_189"/></StgValue>
</operation>

<operation id="1147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1143 %and_ln42_1752 = and i1 %xor_ln42_189, i1 %tmp_5950

]]></Node>
<StgValue><ssdm name="and_ln42_1752"/></StgValue>
</operation>

<operation id="1148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1144 %select_ln42_150 = select i1 %and_ln42_1750, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_150"/></StgValue>
</operation>

<operation id="1149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1145 %or_ln42_1718 = or i1 %and_ln42_1750, i1 %and_ln42_1752

]]></Node>
<StgValue><ssdm name="or_ln42_1718"/></StgValue>
</operation>

<operation id="1150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1146 %mult_1474 = select i1 %or_ln42_1718, i16 %select_ln42_150, i16 %add_ln42_37

]]></Node>
<StgValue><ssdm name="mult_1474"/></StgValue>
</operation>

<operation id="1151" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1147 %mul_ln73_1478 = mul i31 %sext_ln70_6, i31 2147474015

]]></Node>
<StgValue><ssdm name="mul_ln73_1478"/></StgValue>
</operation>

<operation id="1152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1148 %tmp_5955 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1478, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5955"/></StgValue>
</operation>

<operation id="1153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1149 %trunc_ln42_1601 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1478, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1601"/></StgValue>
</operation>

<operation id="1154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1150 %tmp_5956 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1478, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5956"/></StgValue>
</operation>

<operation id="1155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1151 %tmp_5957 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1478, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5957"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:1152 %trunc_ln42_2516 = trunc i31 %mul_ln73_1478

]]></Node>
<StgValue><ssdm name="trunc_ln42_2516"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1153 %icmp_ln42_1601 = icmp_ne  i14 %trunc_ln42_2516, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1601"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1154 %tmp_5958 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1478, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5958"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1155 %or_ln42_1719 = or i1 %tmp_5956, i1 %icmp_ln42_1601

]]></Node>
<StgValue><ssdm name="or_ln42_1719"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1156 %and_ln42_1753 = and i1 %or_ln42_1719, i1 %tmp_5957

]]></Node>
<StgValue><ssdm name="and_ln42_1753"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1157 %zext_ln42_1592 = zext i1 %and_ln42_1753

]]></Node>
<StgValue><ssdm name="zext_ln42_1592"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1158 %add_ln42_38 = add i16 %trunc_ln42_1601, i16 %zext_ln42_1592

]]></Node>
<StgValue><ssdm name="add_ln42_38"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1159 %tmp_5959 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_38, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5959"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1160 %xor_ln42_190 = xor i1 %tmp_5959, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_190"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1161 %and_ln42_1754 = and i1 %tmp_5958, i1 %xor_ln42_190

]]></Node>
<StgValue><ssdm name="and_ln42_1754"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1162 %xor_ln42_191 = xor i1 %tmp_5955, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_191"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1163 %select_ln42_152 = select i1 %and_ln42_1754, i1 %tmp_5955, i1 %xor_ln42_191

]]></Node>
<StgValue><ssdm name="select_ln42_152"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1164 %select_ln42_153 = select i1 %and_ln42_1754, i1 %xor_ln42_191, i1 %tmp_5955

]]></Node>
<StgValue><ssdm name="select_ln42_153"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1165 %xor_ln42_192 = xor i1 %tmp_5958, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_192"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1166 %or_ln42_1720 = or i1 %tmp_5959, i1 %xor_ln42_192

]]></Node>
<StgValue><ssdm name="or_ln42_1720"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1167 %xor_ln42_193 = xor i1 %select_ln42_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_193"/></StgValue>
</operation>

<operation id="1172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1168 %or_ln42_1721 = or i1 %tmp_5959, i1 %xor_ln42_193

]]></Node>
<StgValue><ssdm name="or_ln42_1721"/></StgValue>
</operation>

<operation id="1173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1169 %and_ln42_1755 = and i1 %or_ln42_1721, i1 %xor_ln42_191

]]></Node>
<StgValue><ssdm name="and_ln42_1755"/></StgValue>
</operation>

<operation id="1174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1170 %and_ln42_1756 = and i1 %tmp_5959, i1 %select_ln42_153

]]></Node>
<StgValue><ssdm name="and_ln42_1756"/></StgValue>
</operation>

<operation id="1175" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1171 %xor_ln42_194 = xor i1 %and_ln42_1756, i1 %or_ln42_1720

]]></Node>
<StgValue><ssdm name="xor_ln42_194"/></StgValue>
</operation>

<operation id="1176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1172 %and_ln42_1757 = and i1 %xor_ln42_194, i1 %tmp_5955

]]></Node>
<StgValue><ssdm name="and_ln42_1757"/></StgValue>
</operation>

<operation id="1177" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1173 %select_ln42_154 = select i1 %and_ln42_1755, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_154"/></StgValue>
</operation>

<operation id="1178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1174 %or_ln42_1722 = or i1 %and_ln42_1755, i1 %and_ln42_1757

]]></Node>
<StgValue><ssdm name="or_ln42_1722"/></StgValue>
</operation>

<operation id="1179" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1175 %mult_1475 = select i1 %or_ln42_1722, i16 %select_ln42_154, i16 %add_ln42_38

]]></Node>
<StgValue><ssdm name="mult_1475"/></StgValue>
</operation>

<operation id="1180" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1176 %mul_ln73_1479 = mul i32 %conv_i_i_3, i32 28807

]]></Node>
<StgValue><ssdm name="mul_ln73_1479"/></StgValue>
</operation>

<operation id="1181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1177 %tmp_5960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1479, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5960"/></StgValue>
</operation>

<operation id="1182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1178 %trunc_ln42_1602 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1479, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1602"/></StgValue>
</operation>

<operation id="1183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1179 %tmp_5961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1479, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5961"/></StgValue>
</operation>

<operation id="1184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1180 %tmp_5962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1479, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5962"/></StgValue>
</operation>

<operation id="1185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1181 %trunc_ln42_2517 = trunc i32 %mul_ln73_1479

]]></Node>
<StgValue><ssdm name="trunc_ln42_2517"/></StgValue>
</operation>

<operation id="1186" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1182 %icmp_ln42_1602 = icmp_ne  i14 %trunc_ln42_2517, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1602"/></StgValue>
</operation>

<operation id="1187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1183 %tmp_5963 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1479, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5963"/></StgValue>
</operation>

<operation id="1188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1184 %or_ln42_1723 = or i1 %tmp_5961, i1 %icmp_ln42_1602

]]></Node>
<StgValue><ssdm name="or_ln42_1723"/></StgValue>
</operation>

<operation id="1189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1185 %and_ln42_1758 = and i1 %or_ln42_1723, i1 %tmp_5962

]]></Node>
<StgValue><ssdm name="and_ln42_1758"/></StgValue>
</operation>

<operation id="1190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1186 %zext_ln42_1593 = zext i1 %and_ln42_1758

]]></Node>
<StgValue><ssdm name="zext_ln42_1593"/></StgValue>
</operation>

<operation id="1191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1187 %add_ln42_39 = add i16 %trunc_ln42_1602, i16 %zext_ln42_1593

]]></Node>
<StgValue><ssdm name="add_ln42_39"/></StgValue>
</operation>

<operation id="1192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1188 %tmp_5964 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_39, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5964"/></StgValue>
</operation>

<operation id="1193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1189 %xor_ln42_195 = xor i1 %tmp_5964, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_195"/></StgValue>
</operation>

<operation id="1194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1190 %and_ln42_1759 = and i1 %tmp_5963, i1 %xor_ln42_195

]]></Node>
<StgValue><ssdm name="and_ln42_1759"/></StgValue>
</operation>

<operation id="1195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1191 %xor_ln42_196 = xor i1 %tmp_5960, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_196"/></StgValue>
</operation>

<operation id="1196" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1192 %select_ln42_156 = select i1 %and_ln42_1759, i1 %tmp_5960, i1 %xor_ln42_196

]]></Node>
<StgValue><ssdm name="select_ln42_156"/></StgValue>
</operation>

<operation id="1197" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1193 %select_ln42_157 = select i1 %and_ln42_1759, i1 %xor_ln42_196, i1 %tmp_5960

]]></Node>
<StgValue><ssdm name="select_ln42_157"/></StgValue>
</operation>

<operation id="1198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1194 %xor_ln42_197 = xor i1 %tmp_5963, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_197"/></StgValue>
</operation>

<operation id="1199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1195 %or_ln42_1724 = or i1 %tmp_5964, i1 %xor_ln42_197

]]></Node>
<StgValue><ssdm name="or_ln42_1724"/></StgValue>
</operation>

<operation id="1200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1196 %xor_ln42_198 = xor i1 %select_ln42_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_198"/></StgValue>
</operation>

<operation id="1201" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1197 %or_ln42_1725 = or i1 %tmp_5964, i1 %xor_ln42_198

]]></Node>
<StgValue><ssdm name="or_ln42_1725"/></StgValue>
</operation>

<operation id="1202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1198 %and_ln42_1760 = and i1 %or_ln42_1725, i1 %xor_ln42_196

]]></Node>
<StgValue><ssdm name="and_ln42_1760"/></StgValue>
</operation>

<operation id="1203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1199 %and_ln42_1761 = and i1 %tmp_5964, i1 %select_ln42_157

]]></Node>
<StgValue><ssdm name="and_ln42_1761"/></StgValue>
</operation>

<operation id="1204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1200 %xor_ln42_199 = xor i1 %and_ln42_1761, i1 %or_ln42_1724

]]></Node>
<StgValue><ssdm name="xor_ln42_199"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1201 %and_ln42_1762 = and i1 %xor_ln42_199, i1 %tmp_5960

]]></Node>
<StgValue><ssdm name="and_ln42_1762"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1202 %select_ln42_158 = select i1 %and_ln42_1760, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_158"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1203 %or_ln42_1726 = or i1 %and_ln42_1760, i1 %and_ln42_1762

]]></Node>
<StgValue><ssdm name="or_ln42_1726"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1204 %mult_1476 = select i1 %or_ln42_1726, i16 %select_ln42_158, i16 %add_ln42_39

]]></Node>
<StgValue><ssdm name="mult_1476"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:1205 %mul_ln73_1480 = mul i30 %sext_ln70_5, i30 1073735067

]]></Node>
<StgValue><ssdm name="mul_ln73_1480"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1206 %tmp_5965 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1480, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5965"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1207 %trunc_ln42_2518 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1480, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2518"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:1208 %sext_ln42_761 = sext i15 %trunc_ln42_2518

]]></Node>
<StgValue><ssdm name="sext_ln42_761"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1209 %tmp_5966 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1480, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5966"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1210 %tmp_5967 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1480, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5967"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:1211 %trunc_ln42_2519 = trunc i30 %mul_ln73_1480

]]></Node>
<StgValue><ssdm name="trunc_ln42_2519"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1212 %icmp_ln42_1603 = icmp_ne  i14 %trunc_ln42_2519, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1603"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1213 %tmp_5968 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1480, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5968"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1214 %or_ln42_1727 = or i1 %tmp_5966, i1 %icmp_ln42_1603

]]></Node>
<StgValue><ssdm name="or_ln42_1727"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1215 %and_ln42_1763 = and i1 %or_ln42_1727, i1 %tmp_5967

]]></Node>
<StgValue><ssdm name="and_ln42_1763"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1216 %zext_ln42_1594 = zext i1 %and_ln42_1763

]]></Node>
<StgValue><ssdm name="zext_ln42_1594"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1217 %add_ln42_40 = add i16 %sext_ln42_761, i16 %zext_ln42_1594

]]></Node>
<StgValue><ssdm name="add_ln42_40"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1218 %tmp_5969 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_40, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5969"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1219 %xor_ln42_200 = xor i1 %tmp_5969, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_200"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1220 %and_ln42_1764 = and i1 %tmp_5968, i1 %xor_ln42_200

]]></Node>
<StgValue><ssdm name="and_ln42_1764"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1221 %xor_ln42_201 = xor i1 %tmp_5965, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_201"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1222 %select_ln42_160 = select i1 %and_ln42_1764, i1 %tmp_5965, i1 %xor_ln42_201

]]></Node>
<StgValue><ssdm name="select_ln42_160"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1223 %select_ln42_161 = select i1 %and_ln42_1764, i1 %xor_ln42_201, i1 %tmp_5965

]]></Node>
<StgValue><ssdm name="select_ln42_161"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1224 %xor_ln42_202 = xor i1 %tmp_5968, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_202"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1225 %or_ln42_1728 = or i1 %tmp_5969, i1 %xor_ln42_202

]]></Node>
<StgValue><ssdm name="or_ln42_1728"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1226 %xor_ln42_203 = xor i1 %select_ln42_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_203"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1227 %or_ln42_1729 = or i1 %tmp_5969, i1 %xor_ln42_203

]]></Node>
<StgValue><ssdm name="or_ln42_1729"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1228 %and_ln42_1765 = and i1 %or_ln42_1729, i1 %xor_ln42_201

]]></Node>
<StgValue><ssdm name="and_ln42_1765"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1229 %and_ln42_1766 = and i1 %tmp_5969, i1 %select_ln42_161

]]></Node>
<StgValue><ssdm name="and_ln42_1766"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1230 %xor_ln42_204 = xor i1 %and_ln42_1766, i1 %or_ln42_1728

]]></Node>
<StgValue><ssdm name="xor_ln42_204"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1231 %and_ln42_1767 = and i1 %xor_ln42_204, i1 %tmp_5965

]]></Node>
<StgValue><ssdm name="and_ln42_1767"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1232 %select_ln42_162 = select i1 %and_ln42_1765, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_162"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1233 %or_ln42_1730 = or i1 %and_ln42_1765, i1 %and_ln42_1767

]]></Node>
<StgValue><ssdm name="or_ln42_1730"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1234 %mult_1477 = select i1 %or_ln42_1730, i16 %select_ln42_162, i16 %add_ln42_40

]]></Node>
<StgValue><ssdm name="mult_1477"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1235 %tmp_952 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:1236 %shl_ln73_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_952, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_s"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1237 %sext_ln73_5 = sext i31 %shl_ln73_s

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1238 %sub_ln73_56 = sub i32 %sext_ln73_5, i32 %conv_i_i_3

]]></Node>
<StgValue><ssdm name="sub_ln73_56"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1239 %tmp_5970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_56, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5970"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1240 %trunc_ln42_1604 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_56, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1604"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1241 %tmp_5971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_56, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5971"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1242 %tmp_5972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_56, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5972"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1243 %trunc_ln42_2520 = trunc i32 %sub_ln73_56

]]></Node>
<StgValue><ssdm name="trunc_ln42_2520"/></StgValue>
</operation>

<operation id="1248" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1244 %icmp_ln42_1604 = icmp_ne  i14 %trunc_ln42_2520, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1604"/></StgValue>
</operation>

<operation id="1249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1245 %tmp_5973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_56, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5973"/></StgValue>
</operation>

<operation id="1250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1246 %or_ln42_1731 = or i1 %tmp_5971, i1 %icmp_ln42_1604

]]></Node>
<StgValue><ssdm name="or_ln42_1731"/></StgValue>
</operation>

<operation id="1251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1247 %and_ln42_1768 = and i1 %or_ln42_1731, i1 %tmp_5972

]]></Node>
<StgValue><ssdm name="and_ln42_1768"/></StgValue>
</operation>

<operation id="1252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1248 %zext_ln42_1595 = zext i1 %and_ln42_1768

]]></Node>
<StgValue><ssdm name="zext_ln42_1595"/></StgValue>
</operation>

<operation id="1253" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1249 %add_ln42_41 = add i16 %trunc_ln42_1604, i16 %zext_ln42_1595

]]></Node>
<StgValue><ssdm name="add_ln42_41"/></StgValue>
</operation>

<operation id="1254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1250 %tmp_5974 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_41, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5974"/></StgValue>
</operation>

<operation id="1255" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1251 %xor_ln42_205 = xor i1 %tmp_5974, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_205"/></StgValue>
</operation>

<operation id="1256" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1252 %and_ln42_1769 = and i1 %tmp_5973, i1 %xor_ln42_205

]]></Node>
<StgValue><ssdm name="and_ln42_1769"/></StgValue>
</operation>

<operation id="1257" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1253 %xor_ln42_206 = xor i1 %tmp_5970, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_206"/></StgValue>
</operation>

<operation id="1258" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1254 %select_ln42_164 = select i1 %and_ln42_1769, i1 %tmp_5970, i1 %xor_ln42_206

]]></Node>
<StgValue><ssdm name="select_ln42_164"/></StgValue>
</operation>

<operation id="1259" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1255 %select_ln42_165 = select i1 %and_ln42_1769, i1 %xor_ln42_206, i1 %tmp_5970

]]></Node>
<StgValue><ssdm name="select_ln42_165"/></StgValue>
</operation>

<operation id="1260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1256 %xor_ln42_207 = xor i1 %tmp_5973, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_207"/></StgValue>
</operation>

<operation id="1261" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1257 %or_ln42_1732 = or i1 %tmp_5974, i1 %xor_ln42_207

]]></Node>
<StgValue><ssdm name="or_ln42_1732"/></StgValue>
</operation>

<operation id="1262" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1258 %xor_ln42_208 = xor i1 %select_ln42_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_208"/></StgValue>
</operation>

<operation id="1263" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1259 %or_ln42_1733 = or i1 %tmp_5974, i1 %xor_ln42_208

]]></Node>
<StgValue><ssdm name="or_ln42_1733"/></StgValue>
</operation>

<operation id="1264" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1260 %and_ln42_1770 = and i1 %or_ln42_1733, i1 %xor_ln42_206

]]></Node>
<StgValue><ssdm name="and_ln42_1770"/></StgValue>
</operation>

<operation id="1265" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1261 %and_ln42_1771 = and i1 %tmp_5974, i1 %select_ln42_165

]]></Node>
<StgValue><ssdm name="and_ln42_1771"/></StgValue>
</operation>

<operation id="1266" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1262 %xor_ln42_209 = xor i1 %and_ln42_1771, i1 %or_ln42_1732

]]></Node>
<StgValue><ssdm name="xor_ln42_209"/></StgValue>
</operation>

<operation id="1267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1263 %and_ln42_1772 = and i1 %xor_ln42_209, i1 %tmp_5970

]]></Node>
<StgValue><ssdm name="and_ln42_1772"/></StgValue>
</operation>

<operation id="1268" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1264 %select_ln42_166 = select i1 %and_ln42_1770, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_166"/></StgValue>
</operation>

<operation id="1269" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1265 %or_ln42_1734 = or i1 %and_ln42_1770, i1 %and_ln42_1772

]]></Node>
<StgValue><ssdm name="or_ln42_1734"/></StgValue>
</operation>

<operation id="1270" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1266 %mult_1478 = select i1 %or_ln42_1734, i16 %select_ln42_166, i16 %add_ln42_41

]]></Node>
<StgValue><ssdm name="mult_1478"/></StgValue>
</operation>

<operation id="1271" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1267 %mul_ln73_1481 = mul i32 %conv_i_i_3, i32 4294946341

]]></Node>
<StgValue><ssdm name="mul_ln73_1481"/></StgValue>
</operation>

<operation id="1272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1268 %tmp_5975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1481, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5975"/></StgValue>
</operation>

<operation id="1273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1269 %trunc_ln42_1605 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1481, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1605"/></StgValue>
</operation>

<operation id="1274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1270 %tmp_5976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1481, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5976"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1271 %tmp_5977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1481, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5977"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1272 %trunc_ln42_2521 = trunc i32 %mul_ln73_1481

]]></Node>
<StgValue><ssdm name="trunc_ln42_2521"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1273 %icmp_ln42_1605 = icmp_ne  i14 %trunc_ln42_2521, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1605"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1274 %tmp_5978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1481, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5978"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1275 %or_ln42_1735 = or i1 %tmp_5976, i1 %icmp_ln42_1605

]]></Node>
<StgValue><ssdm name="or_ln42_1735"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1276 %and_ln42_1773 = and i1 %or_ln42_1735, i1 %tmp_5977

]]></Node>
<StgValue><ssdm name="and_ln42_1773"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1277 %zext_ln42_1596 = zext i1 %and_ln42_1773

]]></Node>
<StgValue><ssdm name="zext_ln42_1596"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1278 %add_ln42_42 = add i16 %trunc_ln42_1605, i16 %zext_ln42_1596

]]></Node>
<StgValue><ssdm name="add_ln42_42"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1279 %tmp_5979 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5979"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1280 %xor_ln42_210 = xor i1 %tmp_5979, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_210"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1281 %and_ln42_1774 = and i1 %tmp_5978, i1 %xor_ln42_210

]]></Node>
<StgValue><ssdm name="and_ln42_1774"/></StgValue>
</operation>

<operation id="1286" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1282 %xor_ln42_211 = xor i1 %tmp_5975, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_211"/></StgValue>
</operation>

<operation id="1287" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1283 %select_ln42_168 = select i1 %and_ln42_1774, i1 %tmp_5975, i1 %xor_ln42_211

]]></Node>
<StgValue><ssdm name="select_ln42_168"/></StgValue>
</operation>

<operation id="1288" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1284 %select_ln42_169 = select i1 %and_ln42_1774, i1 %xor_ln42_211, i1 %tmp_5975

]]></Node>
<StgValue><ssdm name="select_ln42_169"/></StgValue>
</operation>

<operation id="1289" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1285 %xor_ln42_212 = xor i1 %tmp_5978, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_212"/></StgValue>
</operation>

<operation id="1290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1286 %or_ln42_1736 = or i1 %tmp_5979, i1 %xor_ln42_212

]]></Node>
<StgValue><ssdm name="or_ln42_1736"/></StgValue>
</operation>

<operation id="1291" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1287 %xor_ln42_213 = xor i1 %select_ln42_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_213"/></StgValue>
</operation>

<operation id="1292" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1288 %or_ln42_1737 = or i1 %tmp_5979, i1 %xor_ln42_213

]]></Node>
<StgValue><ssdm name="or_ln42_1737"/></StgValue>
</operation>

<operation id="1293" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1289 %and_ln42_1775 = and i1 %or_ln42_1737, i1 %xor_ln42_211

]]></Node>
<StgValue><ssdm name="and_ln42_1775"/></StgValue>
</operation>

<operation id="1294" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1290 %and_ln42_1776 = and i1 %tmp_5979, i1 %select_ln42_169

]]></Node>
<StgValue><ssdm name="and_ln42_1776"/></StgValue>
</operation>

<operation id="1295" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1291 %xor_ln42_214 = xor i1 %and_ln42_1776, i1 %or_ln42_1736

]]></Node>
<StgValue><ssdm name="xor_ln42_214"/></StgValue>
</operation>

<operation id="1296" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1292 %and_ln42_1777 = and i1 %xor_ln42_214, i1 %tmp_5975

]]></Node>
<StgValue><ssdm name="and_ln42_1777"/></StgValue>
</operation>

<operation id="1297" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1293 %select_ln42_170 = select i1 %and_ln42_1775, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_170"/></StgValue>
</operation>

<operation id="1298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1294 %or_ln42_1738 = or i1 %and_ln42_1775, i1 %and_ln42_1777

]]></Node>
<StgValue><ssdm name="or_ln42_1738"/></StgValue>
</operation>

<operation id="1299" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1295 %mult_1479 = select i1 %or_ln42_1738, i16 %select_ln42_170, i16 %add_ln42_42

]]></Node>
<StgValue><ssdm name="mult_1479"/></StgValue>
</operation>

<operation id="1300" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:1296 %mul_ln73_1482 = mul i30 %sext_ln70_5, i30 1073736073

]]></Node>
<StgValue><ssdm name="mul_ln73_1482"/></StgValue>
</operation>

<operation id="1301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1297 %tmp_5980 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1482, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5980"/></StgValue>
</operation>

<operation id="1302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1298 %trunc_ln42_2522 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1482, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2522"/></StgValue>
</operation>

<operation id="1303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:1299 %sext_ln42_762 = sext i15 %trunc_ln42_2522

]]></Node>
<StgValue><ssdm name="sext_ln42_762"/></StgValue>
</operation>

<operation id="1304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1300 %tmp_5981 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1482, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5981"/></StgValue>
</operation>

<operation id="1305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1301 %tmp_5982 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1482, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5982"/></StgValue>
</operation>

<operation id="1306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:1302 %trunc_ln42_2523 = trunc i30 %mul_ln73_1482

]]></Node>
<StgValue><ssdm name="trunc_ln42_2523"/></StgValue>
</operation>

<operation id="1307" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1303 %icmp_ln42_1606 = icmp_ne  i14 %trunc_ln42_2523, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1606"/></StgValue>
</operation>

<operation id="1308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1304 %tmp_5983 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1482, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5983"/></StgValue>
</operation>

<operation id="1309" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1305 %or_ln42_1739 = or i1 %tmp_5981, i1 %icmp_ln42_1606

]]></Node>
<StgValue><ssdm name="or_ln42_1739"/></StgValue>
</operation>

<operation id="1310" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1306 %and_ln42_1778 = and i1 %or_ln42_1739, i1 %tmp_5982

]]></Node>
<StgValue><ssdm name="and_ln42_1778"/></StgValue>
</operation>

<operation id="1311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1307 %zext_ln42_1597 = zext i1 %and_ln42_1778

]]></Node>
<StgValue><ssdm name="zext_ln42_1597"/></StgValue>
</operation>

<operation id="1312" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1308 %add_ln42_43 = add i16 %sext_ln42_762, i16 %zext_ln42_1597

]]></Node>
<StgValue><ssdm name="add_ln42_43"/></StgValue>
</operation>

<operation id="1313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1309 %tmp_5984 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_43, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5984"/></StgValue>
</operation>

<operation id="1314" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1310 %xor_ln42_215 = xor i1 %tmp_5984, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_215"/></StgValue>
</operation>

<operation id="1315" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1311 %and_ln42_1779 = and i1 %tmp_5983, i1 %xor_ln42_215

]]></Node>
<StgValue><ssdm name="and_ln42_1779"/></StgValue>
</operation>

<operation id="1316" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1312 %xor_ln42_216 = xor i1 %tmp_5980, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_216"/></StgValue>
</operation>

<operation id="1317" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1313 %select_ln42_172 = select i1 %and_ln42_1779, i1 %tmp_5980, i1 %xor_ln42_216

]]></Node>
<StgValue><ssdm name="select_ln42_172"/></StgValue>
</operation>

<operation id="1318" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1314 %select_ln42_173 = select i1 %and_ln42_1779, i1 %xor_ln42_216, i1 %tmp_5980

]]></Node>
<StgValue><ssdm name="select_ln42_173"/></StgValue>
</operation>

<operation id="1319" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1315 %xor_ln42_217 = xor i1 %tmp_5983, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_217"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1316 %or_ln42_1740 = or i1 %tmp_5984, i1 %xor_ln42_217

]]></Node>
<StgValue><ssdm name="or_ln42_1740"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1317 %xor_ln42_218 = xor i1 %select_ln42_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_218"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1318 %or_ln42_1741 = or i1 %tmp_5984, i1 %xor_ln42_218

]]></Node>
<StgValue><ssdm name="or_ln42_1741"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1319 %and_ln42_1780 = and i1 %or_ln42_1741, i1 %xor_ln42_216

]]></Node>
<StgValue><ssdm name="and_ln42_1780"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1320 %and_ln42_1781 = and i1 %tmp_5984, i1 %select_ln42_173

]]></Node>
<StgValue><ssdm name="and_ln42_1781"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1321 %xor_ln42_219 = xor i1 %and_ln42_1781, i1 %or_ln42_1740

]]></Node>
<StgValue><ssdm name="xor_ln42_219"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1322 %and_ln42_1782 = and i1 %xor_ln42_219, i1 %tmp_5980

]]></Node>
<StgValue><ssdm name="and_ln42_1782"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1323 %select_ln42_174 = select i1 %and_ln42_1780, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_174"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1324 %or_ln42_1742 = or i1 %and_ln42_1780, i1 %and_ln42_1782

]]></Node>
<StgValue><ssdm name="or_ln42_1742"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1325 %mult_1480 = select i1 %or_ln42_1742, i16 %select_ln42_174, i16 %add_ln42_43

]]></Node>
<StgValue><ssdm name="mult_1480"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1326 %mul_ln73_1483 = mul i31 %sext_ln70_6, i31 8906

]]></Node>
<StgValue><ssdm name="mul_ln73_1483"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1327 %tmp_5985 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1483, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5985"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1328 %trunc_ln42_1607 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1483, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1607"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1329 %tmp_5986 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1483, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5986"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1330 %tmp_5987 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1483, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5987"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:1331 %trunc_ln42_2524 = trunc i31 %mul_ln73_1483

]]></Node>
<StgValue><ssdm name="trunc_ln42_2524"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1332 %icmp_ln42_1607 = icmp_ne  i14 %trunc_ln42_2524, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1607"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1333 %tmp_5988 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1483, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5988"/></StgValue>
</operation>

<operation id="1338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1334 %or_ln42_1743 = or i1 %tmp_5986, i1 %icmp_ln42_1607

]]></Node>
<StgValue><ssdm name="or_ln42_1743"/></StgValue>
</operation>

<operation id="1339" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1335 %and_ln42_1783 = and i1 %or_ln42_1743, i1 %tmp_5987

]]></Node>
<StgValue><ssdm name="and_ln42_1783"/></StgValue>
</operation>

<operation id="1340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1336 %zext_ln42_1598 = zext i1 %and_ln42_1783

]]></Node>
<StgValue><ssdm name="zext_ln42_1598"/></StgValue>
</operation>

<operation id="1341" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1337 %add_ln42_44 = add i16 %trunc_ln42_1607, i16 %zext_ln42_1598

]]></Node>
<StgValue><ssdm name="add_ln42_44"/></StgValue>
</operation>

<operation id="1342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1338 %tmp_5989 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_44, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5989"/></StgValue>
</operation>

<operation id="1343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1339 %xor_ln42_220 = xor i1 %tmp_5989, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_220"/></StgValue>
</operation>

<operation id="1344" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1340 %and_ln42_1784 = and i1 %tmp_5988, i1 %xor_ln42_220

]]></Node>
<StgValue><ssdm name="and_ln42_1784"/></StgValue>
</operation>

<operation id="1345" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1341 %xor_ln42_221 = xor i1 %tmp_5985, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_221"/></StgValue>
</operation>

<operation id="1346" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1342 %select_ln42_176 = select i1 %and_ln42_1784, i1 %tmp_5985, i1 %xor_ln42_221

]]></Node>
<StgValue><ssdm name="select_ln42_176"/></StgValue>
</operation>

<operation id="1347" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1343 %select_ln42_177 = select i1 %and_ln42_1784, i1 %xor_ln42_221, i1 %tmp_5985

]]></Node>
<StgValue><ssdm name="select_ln42_177"/></StgValue>
</operation>

<operation id="1348" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1344 %xor_ln42_222 = xor i1 %tmp_5988, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_222"/></StgValue>
</operation>

<operation id="1349" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1345 %or_ln42_1744 = or i1 %tmp_5989, i1 %xor_ln42_222

]]></Node>
<StgValue><ssdm name="or_ln42_1744"/></StgValue>
</operation>

<operation id="1350" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1346 %xor_ln42_223 = xor i1 %select_ln42_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_223"/></StgValue>
</operation>

<operation id="1351" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1347 %or_ln42_1745 = or i1 %tmp_5989, i1 %xor_ln42_223

]]></Node>
<StgValue><ssdm name="or_ln42_1745"/></StgValue>
</operation>

<operation id="1352" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1348 %and_ln42_1785 = and i1 %or_ln42_1745, i1 %xor_ln42_221

]]></Node>
<StgValue><ssdm name="and_ln42_1785"/></StgValue>
</operation>

<operation id="1353" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1349 %and_ln42_1786 = and i1 %tmp_5989, i1 %select_ln42_177

]]></Node>
<StgValue><ssdm name="and_ln42_1786"/></StgValue>
</operation>

<operation id="1354" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1350 %xor_ln42_224 = xor i1 %and_ln42_1786, i1 %or_ln42_1744

]]></Node>
<StgValue><ssdm name="xor_ln42_224"/></StgValue>
</operation>

<operation id="1355" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1351 %and_ln42_1787 = and i1 %xor_ln42_224, i1 %tmp_5985

]]></Node>
<StgValue><ssdm name="and_ln42_1787"/></StgValue>
</operation>

<operation id="1356" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1352 %select_ln42_178 = select i1 %and_ln42_1785, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_178"/></StgValue>
</operation>

<operation id="1357" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1353 %or_ln42_1746 = or i1 %and_ln42_1785, i1 %and_ln42_1787

]]></Node>
<StgValue><ssdm name="or_ln42_1746"/></StgValue>
</operation>

<operation id="1358" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1354 %mult_1481 = select i1 %or_ln42_1746, i16 %select_ln42_178, i16 %add_ln42_44

]]></Node>
<StgValue><ssdm name="mult_1481"/></StgValue>
</operation>

<operation id="1359" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1355 %mul_ln73_1484 = mul i32 %conv_i_i_3, i32 4294949814

]]></Node>
<StgValue><ssdm name="mul_ln73_1484"/></StgValue>
</operation>

<operation id="1360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1356 %tmp_5990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1484, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5990"/></StgValue>
</operation>

<operation id="1361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1357 %trunc_ln42_1608 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1484, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1608"/></StgValue>
</operation>

<operation id="1362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1358 %tmp_5991 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1484, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5991"/></StgValue>
</operation>

<operation id="1363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1359 %tmp_5992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1484, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5992"/></StgValue>
</operation>

<operation id="1364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1360 %trunc_ln42_2525 = trunc i32 %mul_ln73_1484

]]></Node>
<StgValue><ssdm name="trunc_ln42_2525"/></StgValue>
</operation>

<operation id="1365" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1361 %icmp_ln42_1608 = icmp_ne  i14 %trunc_ln42_2525, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1608"/></StgValue>
</operation>

<operation id="1366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1362 %tmp_5993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1484, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5993"/></StgValue>
</operation>

<operation id="1367" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1363 %or_ln42_1747 = or i1 %tmp_5991, i1 %icmp_ln42_1608

]]></Node>
<StgValue><ssdm name="or_ln42_1747"/></StgValue>
</operation>

<operation id="1368" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1364 %and_ln42_1788 = and i1 %or_ln42_1747, i1 %tmp_5992

]]></Node>
<StgValue><ssdm name="and_ln42_1788"/></StgValue>
</operation>

<operation id="1369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1365 %zext_ln42_1599 = zext i1 %and_ln42_1788

]]></Node>
<StgValue><ssdm name="zext_ln42_1599"/></StgValue>
</operation>

<operation id="1370" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1366 %add_ln42_45 = add i16 %trunc_ln42_1608, i16 %zext_ln42_1599

]]></Node>
<StgValue><ssdm name="add_ln42_45"/></StgValue>
</operation>

<operation id="1371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1367 %tmp_5994 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_45, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5994"/></StgValue>
</operation>

<operation id="1372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1368 %xor_ln42_225 = xor i1 %tmp_5994, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_225"/></StgValue>
</operation>

<operation id="1373" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1369 %and_ln42_1789 = and i1 %tmp_5993, i1 %xor_ln42_225

]]></Node>
<StgValue><ssdm name="and_ln42_1789"/></StgValue>
</operation>

<operation id="1374" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1370 %xor_ln42_226 = xor i1 %tmp_5990, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_226"/></StgValue>
</operation>

<operation id="1375" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1371 %select_ln42_180 = select i1 %and_ln42_1789, i1 %tmp_5990, i1 %xor_ln42_226

]]></Node>
<StgValue><ssdm name="select_ln42_180"/></StgValue>
</operation>

<operation id="1376" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1372 %select_ln42_181 = select i1 %and_ln42_1789, i1 %xor_ln42_226, i1 %tmp_5990

]]></Node>
<StgValue><ssdm name="select_ln42_181"/></StgValue>
</operation>

<operation id="1377" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1373 %xor_ln42_227 = xor i1 %tmp_5993, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_227"/></StgValue>
</operation>

<operation id="1378" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1374 %or_ln42_1748 = or i1 %tmp_5994, i1 %xor_ln42_227

]]></Node>
<StgValue><ssdm name="or_ln42_1748"/></StgValue>
</operation>

<operation id="1379" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1375 %xor_ln42_228 = xor i1 %select_ln42_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_228"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1376 %or_ln42_1749 = or i1 %tmp_5994, i1 %xor_ln42_228

]]></Node>
<StgValue><ssdm name="or_ln42_1749"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1377 %and_ln42_1790 = and i1 %or_ln42_1749, i1 %xor_ln42_226

]]></Node>
<StgValue><ssdm name="and_ln42_1790"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1378 %and_ln42_1791 = and i1 %tmp_5994, i1 %select_ln42_181

]]></Node>
<StgValue><ssdm name="and_ln42_1791"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1379 %xor_ln42_229 = xor i1 %and_ln42_1791, i1 %or_ln42_1748

]]></Node>
<StgValue><ssdm name="xor_ln42_229"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1380 %and_ln42_1792 = and i1 %xor_ln42_229, i1 %tmp_5990

]]></Node>
<StgValue><ssdm name="and_ln42_1792"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1381 %select_ln42_182 = select i1 %and_ln42_1790, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_182"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1382 %or_ln42_1750 = or i1 %and_ln42_1790, i1 %and_ln42_1792

]]></Node>
<StgValue><ssdm name="or_ln42_1750"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1383 %mult_1482 = select i1 %or_ln42_1750, i16 %select_ln42_182, i16 %add_ln42_45

]]></Node>
<StgValue><ssdm name="mult_1482"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1384 %mul_ln73_1485 = mul i32 %conv_i_i_3, i32 18755

]]></Node>
<StgValue><ssdm name="mul_ln73_1485"/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1385 %tmp_5995 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1485, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5995"/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1386 %trunc_ln42_1609 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1485, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1609"/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1387 %tmp_5996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1485, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5996"/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1388 %tmp_5997 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1485, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5997"/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1389 %trunc_ln42_2526 = trunc i32 %mul_ln73_1485

]]></Node>
<StgValue><ssdm name="trunc_ln42_2526"/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1390 %icmp_ln42_1609 = icmp_ne  i14 %trunc_ln42_2526, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1609"/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1391 %tmp_5998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1485, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5998"/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1392 %or_ln42_1751 = or i1 %tmp_5996, i1 %icmp_ln42_1609

]]></Node>
<StgValue><ssdm name="or_ln42_1751"/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1393 %and_ln42_1793 = and i1 %or_ln42_1751, i1 %tmp_5997

]]></Node>
<StgValue><ssdm name="and_ln42_1793"/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1394 %zext_ln42_1600 = zext i1 %and_ln42_1793

]]></Node>
<StgValue><ssdm name="zext_ln42_1600"/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1395 %add_ln42_46 = add i16 %trunc_ln42_1609, i16 %zext_ln42_1600

]]></Node>
<StgValue><ssdm name="add_ln42_46"/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1396 %tmp_5999 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_46, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5999"/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1397 %xor_ln42_230 = xor i1 %tmp_5999, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_230"/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1398 %and_ln42_1794 = and i1 %tmp_5998, i1 %xor_ln42_230

]]></Node>
<StgValue><ssdm name="and_ln42_1794"/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1399 %xor_ln42_231 = xor i1 %tmp_5995, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_231"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1400 %select_ln42_184 = select i1 %and_ln42_1794, i1 %tmp_5995, i1 %xor_ln42_231

]]></Node>
<StgValue><ssdm name="select_ln42_184"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1401 %select_ln42_185 = select i1 %and_ln42_1794, i1 %xor_ln42_231, i1 %tmp_5995

]]></Node>
<StgValue><ssdm name="select_ln42_185"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1402 %xor_ln42_232 = xor i1 %tmp_5998, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_232"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1403 %or_ln42_1752 = or i1 %tmp_5999, i1 %xor_ln42_232

]]></Node>
<StgValue><ssdm name="or_ln42_1752"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1404 %xor_ln42_233 = xor i1 %select_ln42_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_233"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1405 %or_ln42_1753 = or i1 %tmp_5999, i1 %xor_ln42_233

]]></Node>
<StgValue><ssdm name="or_ln42_1753"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1406 %and_ln42_1795 = and i1 %or_ln42_1753, i1 %xor_ln42_231

]]></Node>
<StgValue><ssdm name="and_ln42_1795"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1407 %and_ln42_1796 = and i1 %tmp_5999, i1 %select_ln42_185

]]></Node>
<StgValue><ssdm name="and_ln42_1796"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1408 %xor_ln42_234 = xor i1 %and_ln42_1796, i1 %or_ln42_1752

]]></Node>
<StgValue><ssdm name="xor_ln42_234"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1409 %and_ln42_1797 = and i1 %xor_ln42_234, i1 %tmp_5995

]]></Node>
<StgValue><ssdm name="and_ln42_1797"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1410 %select_ln42_186 = select i1 %and_ln42_1795, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_186"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1411 %or_ln42_1754 = or i1 %and_ln42_1795, i1 %and_ln42_1797

]]></Node>
<StgValue><ssdm name="or_ln42_1754"/></StgValue>
</operation>

<operation id="1416" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1412 %mult_1483 = select i1 %or_ln42_1754, i16 %select_ln42_186, i16 %add_ln42_46

]]></Node>
<StgValue><ssdm name="mult_1483"/></StgValue>
</operation>

<operation id="1417" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1413 %mul_ln73_1486 = mul i31 %sext_ln70_6, i31 10026

]]></Node>
<StgValue><ssdm name="mul_ln73_1486"/></StgValue>
</operation>

<operation id="1418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1414 %tmp_6000 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1486, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6000"/></StgValue>
</operation>

<operation id="1419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1415 %trunc_ln42_1610 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1486, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1610"/></StgValue>
</operation>

<operation id="1420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1416 %tmp_6001 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1486, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6001"/></StgValue>
</operation>

<operation id="1421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1417 %tmp_6002 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1486, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6002"/></StgValue>
</operation>

<operation id="1422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:1418 %trunc_ln42_2527 = trunc i31 %mul_ln73_1486

]]></Node>
<StgValue><ssdm name="trunc_ln42_2527"/></StgValue>
</operation>

<operation id="1423" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1419 %icmp_ln42_1610 = icmp_ne  i14 %trunc_ln42_2527, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1610"/></StgValue>
</operation>

<operation id="1424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1420 %tmp_6003 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1486, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6003"/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1421 %or_ln42_1755 = or i1 %tmp_6001, i1 %icmp_ln42_1610

]]></Node>
<StgValue><ssdm name="or_ln42_1755"/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1422 %and_ln42_1798 = and i1 %or_ln42_1755, i1 %tmp_6002

]]></Node>
<StgValue><ssdm name="and_ln42_1798"/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1423 %zext_ln42_1601 = zext i1 %and_ln42_1798

]]></Node>
<StgValue><ssdm name="zext_ln42_1601"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1424 %add_ln42_47 = add i16 %trunc_ln42_1610, i16 %zext_ln42_1601

]]></Node>
<StgValue><ssdm name="add_ln42_47"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1425 %tmp_6004 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_47, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6004"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1426 %xor_ln42_235 = xor i1 %tmp_6004, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_235"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1427 %and_ln42_1799 = and i1 %tmp_6003, i1 %xor_ln42_235

]]></Node>
<StgValue><ssdm name="and_ln42_1799"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1428 %xor_ln42_236 = xor i1 %tmp_6000, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_236"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1429 %select_ln42_188 = select i1 %and_ln42_1799, i1 %tmp_6000, i1 %xor_ln42_236

]]></Node>
<StgValue><ssdm name="select_ln42_188"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1430 %select_ln42_189 = select i1 %and_ln42_1799, i1 %xor_ln42_236, i1 %tmp_6000

]]></Node>
<StgValue><ssdm name="select_ln42_189"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1431 %xor_ln42_237 = xor i1 %tmp_6003, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_237"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1432 %or_ln42_1756 = or i1 %tmp_6004, i1 %xor_ln42_237

]]></Node>
<StgValue><ssdm name="or_ln42_1756"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1433 %xor_ln42_238 = xor i1 %select_ln42_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_238"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1434 %or_ln42_1757 = or i1 %tmp_6004, i1 %xor_ln42_238

]]></Node>
<StgValue><ssdm name="or_ln42_1757"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1435 %and_ln42_1800 = and i1 %or_ln42_1757, i1 %xor_ln42_236

]]></Node>
<StgValue><ssdm name="and_ln42_1800"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1436 %and_ln42_1801 = and i1 %tmp_6004, i1 %select_ln42_189

]]></Node>
<StgValue><ssdm name="and_ln42_1801"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1437 %xor_ln42_239 = xor i1 %and_ln42_1801, i1 %or_ln42_1756

]]></Node>
<StgValue><ssdm name="xor_ln42_239"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1438 %and_ln42_1802 = and i1 %xor_ln42_239, i1 %tmp_6000

]]></Node>
<StgValue><ssdm name="and_ln42_1802"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1439 %select_ln42_190 = select i1 %and_ln42_1800, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_190"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1440 %or_ln42_1758 = or i1 %and_ln42_1800, i1 %and_ln42_1802

]]></Node>
<StgValue><ssdm name="or_ln42_1758"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1441 %mult_1484 = select i1 %or_ln42_1758, i16 %select_ln42_190, i16 %add_ln42_47

]]></Node>
<StgValue><ssdm name="mult_1484"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1442 %a_4 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:1443 %conv_i_i_4 = sext i16 %a_4

]]></Node>
<StgValue><ssdm name="conv_i_i_4"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="30" op_0_bw="16">
<![CDATA[
entry_ifconv:1444 %sext_ln70_7 = sext i16 %a_4

]]></Node>
<StgValue><ssdm name="sext_ln70_7"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1445 %sext_ln70_8 = sext i16 %a_4

]]></Node>
<StgValue><ssdm name="sext_ln70_8"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1446 %mul_ln73_1487 = mul i32 %conv_i_i_4, i32 27711

]]></Node>
<StgValue><ssdm name="mul_ln73_1487"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1447 %tmp_6005 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1487, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6005"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1448 %trunc_ln42_1611 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1487, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1611"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1449 %tmp_6006 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1487, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6006"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1450 %tmp_6007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1487, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6007"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1451 %trunc_ln42_2528 = trunc i32 %mul_ln73_1487

]]></Node>
<StgValue><ssdm name="trunc_ln42_2528"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1452 %icmp_ln42_1611 = icmp_ne  i14 %trunc_ln42_2528, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1611"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1453 %tmp_6008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1487, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6008"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1454 %or_ln42_1759 = or i1 %tmp_6006, i1 %icmp_ln42_1611

]]></Node>
<StgValue><ssdm name="or_ln42_1759"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1455 %and_ln42_1803 = and i1 %or_ln42_1759, i1 %tmp_6007

]]></Node>
<StgValue><ssdm name="and_ln42_1803"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1456 %zext_ln42_1602 = zext i1 %and_ln42_1803

]]></Node>
<StgValue><ssdm name="zext_ln42_1602"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1457 %add_ln42_48 = add i16 %trunc_ln42_1611, i16 %zext_ln42_1602

]]></Node>
<StgValue><ssdm name="add_ln42_48"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1458 %tmp_6009 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_48, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6009"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1459 %xor_ln42_240 = xor i1 %tmp_6009, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_240"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1460 %and_ln42_1804 = and i1 %tmp_6008, i1 %xor_ln42_240

]]></Node>
<StgValue><ssdm name="and_ln42_1804"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1461 %xor_ln42_241 = xor i1 %tmp_6005, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_241"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1462 %select_ln42_192 = select i1 %and_ln42_1804, i1 %tmp_6005, i1 %xor_ln42_241

]]></Node>
<StgValue><ssdm name="select_ln42_192"/></StgValue>
</operation>

<operation id="1467" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1463 %select_ln42_193 = select i1 %and_ln42_1804, i1 %xor_ln42_241, i1 %tmp_6005

]]></Node>
<StgValue><ssdm name="select_ln42_193"/></StgValue>
</operation>

<operation id="1468" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1464 %xor_ln42_242 = xor i1 %tmp_6008, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_242"/></StgValue>
</operation>

<operation id="1469" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1465 %or_ln42_1760 = or i1 %tmp_6009, i1 %xor_ln42_242

]]></Node>
<StgValue><ssdm name="or_ln42_1760"/></StgValue>
</operation>

<operation id="1470" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1466 %xor_ln42_243 = xor i1 %select_ln42_192, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_243"/></StgValue>
</operation>

<operation id="1471" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1467 %or_ln42_1761 = or i1 %tmp_6009, i1 %xor_ln42_243

]]></Node>
<StgValue><ssdm name="or_ln42_1761"/></StgValue>
</operation>

<operation id="1472" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1468 %and_ln42_1805 = and i1 %or_ln42_1761, i1 %xor_ln42_241

]]></Node>
<StgValue><ssdm name="and_ln42_1805"/></StgValue>
</operation>

<operation id="1473" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1469 %and_ln42_1806 = and i1 %tmp_6009, i1 %select_ln42_193

]]></Node>
<StgValue><ssdm name="and_ln42_1806"/></StgValue>
</operation>

<operation id="1474" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1470 %xor_ln42_244 = xor i1 %and_ln42_1806, i1 %or_ln42_1760

]]></Node>
<StgValue><ssdm name="xor_ln42_244"/></StgValue>
</operation>

<operation id="1475" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1471 %and_ln42_1807 = and i1 %xor_ln42_244, i1 %tmp_6005

]]></Node>
<StgValue><ssdm name="and_ln42_1807"/></StgValue>
</operation>

<operation id="1476" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1472 %select_ln42_194 = select i1 %and_ln42_1805, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_194"/></StgValue>
</operation>

<operation id="1477" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1473 %or_ln42_1762 = or i1 %and_ln42_1805, i1 %and_ln42_1807

]]></Node>
<StgValue><ssdm name="or_ln42_1762"/></StgValue>
</operation>

<operation id="1478" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1474 %mult_1485 = select i1 %or_ln42_1762, i16 %select_ln42_194, i16 %add_ln42_48

]]></Node>
<StgValue><ssdm name="mult_1485"/></StgValue>
</operation>

<operation id="1479" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1475 %mul_ln73_1488 = mul i32 %conv_i_i_4, i32 4294949239

]]></Node>
<StgValue><ssdm name="mul_ln73_1488"/></StgValue>
</operation>

<operation id="1480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1476 %tmp_6010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1488, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6010"/></StgValue>
</operation>

<operation id="1481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1477 %trunc_ln42_1612 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1488, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1612"/></StgValue>
</operation>

<operation id="1482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1478 %tmp_6011 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1488, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6011"/></StgValue>
</operation>

<operation id="1483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1479 %tmp_6012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1488, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6012"/></StgValue>
</operation>

<operation id="1484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1480 %trunc_ln42_2529 = trunc i32 %mul_ln73_1488

]]></Node>
<StgValue><ssdm name="trunc_ln42_2529"/></StgValue>
</operation>

<operation id="1485" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1481 %icmp_ln42_1612 = icmp_ne  i14 %trunc_ln42_2529, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1612"/></StgValue>
</operation>

<operation id="1486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1482 %tmp_6013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1488, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6013"/></StgValue>
</operation>

<operation id="1487" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1483 %or_ln42_1763 = or i1 %tmp_6011, i1 %icmp_ln42_1612

]]></Node>
<StgValue><ssdm name="or_ln42_1763"/></StgValue>
</operation>

<operation id="1488" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1484 %and_ln42_1808 = and i1 %or_ln42_1763, i1 %tmp_6012

]]></Node>
<StgValue><ssdm name="and_ln42_1808"/></StgValue>
</operation>

<operation id="1489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1485 %zext_ln42_1603 = zext i1 %and_ln42_1808

]]></Node>
<StgValue><ssdm name="zext_ln42_1603"/></StgValue>
</operation>

<operation id="1490" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1486 %add_ln42_49 = add i16 %trunc_ln42_1612, i16 %zext_ln42_1603

]]></Node>
<StgValue><ssdm name="add_ln42_49"/></StgValue>
</operation>

<operation id="1491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1487 %tmp_6014 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_49, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6014"/></StgValue>
</operation>

<operation id="1492" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1488 %xor_ln42_245 = xor i1 %tmp_6014, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_245"/></StgValue>
</operation>

<operation id="1493" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1489 %and_ln42_1809 = and i1 %tmp_6013, i1 %xor_ln42_245

]]></Node>
<StgValue><ssdm name="and_ln42_1809"/></StgValue>
</operation>

<operation id="1494" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1490 %xor_ln42_246 = xor i1 %tmp_6010, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_246"/></StgValue>
</operation>

<operation id="1495" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1491 %select_ln42_196 = select i1 %and_ln42_1809, i1 %tmp_6010, i1 %xor_ln42_246

]]></Node>
<StgValue><ssdm name="select_ln42_196"/></StgValue>
</operation>

<operation id="1496" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1492 %select_ln42_197 = select i1 %and_ln42_1809, i1 %xor_ln42_246, i1 %tmp_6010

]]></Node>
<StgValue><ssdm name="select_ln42_197"/></StgValue>
</operation>

<operation id="1497" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1493 %xor_ln42_247 = xor i1 %tmp_6013, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_247"/></StgValue>
</operation>

<operation id="1498" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1494 %or_ln42_1764 = or i1 %tmp_6014, i1 %xor_ln42_247

]]></Node>
<StgValue><ssdm name="or_ln42_1764"/></StgValue>
</operation>

<operation id="1499" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1495 %xor_ln42_248 = xor i1 %select_ln42_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_248"/></StgValue>
</operation>

<operation id="1500" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1496 %or_ln42_1765 = or i1 %tmp_6014, i1 %xor_ln42_248

]]></Node>
<StgValue><ssdm name="or_ln42_1765"/></StgValue>
</operation>

<operation id="1501" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1497 %and_ln42_1810 = and i1 %or_ln42_1765, i1 %xor_ln42_246

]]></Node>
<StgValue><ssdm name="and_ln42_1810"/></StgValue>
</operation>

<operation id="1502" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1498 %and_ln42_1811 = and i1 %tmp_6014, i1 %select_ln42_197

]]></Node>
<StgValue><ssdm name="and_ln42_1811"/></StgValue>
</operation>

<operation id="1503" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1499 %xor_ln42_249 = xor i1 %and_ln42_1811, i1 %or_ln42_1764

]]></Node>
<StgValue><ssdm name="xor_ln42_249"/></StgValue>
</operation>

<operation id="1504" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1500 %and_ln42_1812 = and i1 %xor_ln42_249, i1 %tmp_6010

]]></Node>
<StgValue><ssdm name="and_ln42_1812"/></StgValue>
</operation>

<operation id="1505" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1501 %select_ln42_198 = select i1 %and_ln42_1810, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_198"/></StgValue>
</operation>

<operation id="1506" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1502 %or_ln42_1766 = or i1 %and_ln42_1810, i1 %and_ln42_1812

]]></Node>
<StgValue><ssdm name="or_ln42_1766"/></StgValue>
</operation>

<operation id="1507" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1503 %mult_1486 = select i1 %or_ln42_1766, i16 %select_ln42_198, i16 %add_ln42_49

]]></Node>
<StgValue><ssdm name="mult_1486"/></StgValue>
</operation>

<operation id="1508" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1504 %mul_ln73_1489 = mul i32 %conv_i_i_4, i32 25996

]]></Node>
<StgValue><ssdm name="mul_ln73_1489"/></StgValue>
</operation>

<operation id="1509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1505 %tmp_6015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1489, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6015"/></StgValue>
</operation>

<operation id="1510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1506 %trunc_ln42_1613 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1489, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1613"/></StgValue>
</operation>

<operation id="1511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1507 %tmp_6016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1489, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6016"/></StgValue>
</operation>

<operation id="1512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1508 %tmp_6017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1489, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6017"/></StgValue>
</operation>

<operation id="1513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1509 %trunc_ln42_2530 = trunc i32 %mul_ln73_1489

]]></Node>
<StgValue><ssdm name="trunc_ln42_2530"/></StgValue>
</operation>

<operation id="1514" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1510 %icmp_ln42_1613 = icmp_ne  i14 %trunc_ln42_2530, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1613"/></StgValue>
</operation>

<operation id="1515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1511 %tmp_6018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1489, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6018"/></StgValue>
</operation>

<operation id="1516" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1512 %or_ln42_1767 = or i1 %tmp_6016, i1 %icmp_ln42_1613

]]></Node>
<StgValue><ssdm name="or_ln42_1767"/></StgValue>
</operation>

<operation id="1517" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1513 %and_ln42_1813 = and i1 %or_ln42_1767, i1 %tmp_6017

]]></Node>
<StgValue><ssdm name="and_ln42_1813"/></StgValue>
</operation>

<operation id="1518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1514 %zext_ln42_1604 = zext i1 %and_ln42_1813

]]></Node>
<StgValue><ssdm name="zext_ln42_1604"/></StgValue>
</operation>

<operation id="1519" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1515 %add_ln42_50 = add i16 %trunc_ln42_1613, i16 %zext_ln42_1604

]]></Node>
<StgValue><ssdm name="add_ln42_50"/></StgValue>
</operation>

<operation id="1520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1516 %tmp_6019 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_50, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6019"/></StgValue>
</operation>

<operation id="1521" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1517 %xor_ln42_250 = xor i1 %tmp_6019, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_250"/></StgValue>
</operation>

<operation id="1522" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1518 %and_ln42_1814 = and i1 %tmp_6018, i1 %xor_ln42_250

]]></Node>
<StgValue><ssdm name="and_ln42_1814"/></StgValue>
</operation>

<operation id="1523" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1519 %xor_ln42_251 = xor i1 %tmp_6015, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_251"/></StgValue>
</operation>

<operation id="1524" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1520 %select_ln42_200 = select i1 %and_ln42_1814, i1 %tmp_6015, i1 %xor_ln42_251

]]></Node>
<StgValue><ssdm name="select_ln42_200"/></StgValue>
</operation>

<operation id="1525" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1521 %select_ln42_201 = select i1 %and_ln42_1814, i1 %xor_ln42_251, i1 %tmp_6015

]]></Node>
<StgValue><ssdm name="select_ln42_201"/></StgValue>
</operation>

<operation id="1526" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1522 %xor_ln42_252 = xor i1 %tmp_6018, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_252"/></StgValue>
</operation>

<operation id="1527" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1523 %or_ln42_1768 = or i1 %tmp_6019, i1 %xor_ln42_252

]]></Node>
<StgValue><ssdm name="or_ln42_1768"/></StgValue>
</operation>

<operation id="1528" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1524 %xor_ln42_253 = xor i1 %select_ln42_200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_253"/></StgValue>
</operation>

<operation id="1529" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1525 %or_ln42_1769 = or i1 %tmp_6019, i1 %xor_ln42_253

]]></Node>
<StgValue><ssdm name="or_ln42_1769"/></StgValue>
</operation>

<operation id="1530" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1526 %and_ln42_1815 = and i1 %or_ln42_1769, i1 %xor_ln42_251

]]></Node>
<StgValue><ssdm name="and_ln42_1815"/></StgValue>
</operation>

<operation id="1531" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1527 %and_ln42_1816 = and i1 %tmp_6019, i1 %select_ln42_201

]]></Node>
<StgValue><ssdm name="and_ln42_1816"/></StgValue>
</operation>

<operation id="1532" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1528 %xor_ln42_254 = xor i1 %and_ln42_1816, i1 %or_ln42_1768

]]></Node>
<StgValue><ssdm name="xor_ln42_254"/></StgValue>
</operation>

<operation id="1533" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1529 %and_ln42_1817 = and i1 %xor_ln42_254, i1 %tmp_6015

]]></Node>
<StgValue><ssdm name="and_ln42_1817"/></StgValue>
</operation>

<operation id="1534" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1530 %select_ln42_202 = select i1 %and_ln42_1815, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_202"/></StgValue>
</operation>

<operation id="1535" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1531 %or_ln42_1770 = or i1 %and_ln42_1815, i1 %and_ln42_1817

]]></Node>
<StgValue><ssdm name="or_ln42_1770"/></StgValue>
</operation>

<operation id="1536" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1532 %mult_1487 = select i1 %or_ln42_1770, i16 %select_ln42_202, i16 %add_ln42_50

]]></Node>
<StgValue><ssdm name="mult_1487"/></StgValue>
</operation>

<operation id="1537" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1533 %mul_ln73_1490 = mul i32 %conv_i_i_4, i32 4294938265

]]></Node>
<StgValue><ssdm name="mul_ln73_1490"/></StgValue>
</operation>

<operation id="1538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1534 %tmp_6020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1490, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6020"/></StgValue>
</operation>

<operation id="1539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1535 %trunc_ln42_1614 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1490, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1614"/></StgValue>
</operation>

<operation id="1540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1536 %tmp_6021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1490, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6021"/></StgValue>
</operation>

<operation id="1541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1537 %tmp_6022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1490, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6022"/></StgValue>
</operation>

<operation id="1542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1538 %trunc_ln42_2531 = trunc i32 %mul_ln73_1490

]]></Node>
<StgValue><ssdm name="trunc_ln42_2531"/></StgValue>
</operation>

<operation id="1543" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1539 %icmp_ln42_1614 = icmp_ne  i14 %trunc_ln42_2531, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1614"/></StgValue>
</operation>

<operation id="1544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1540 %tmp_6023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1490, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6023"/></StgValue>
</operation>

<operation id="1545" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1541 %or_ln42_1771 = or i1 %tmp_6021, i1 %icmp_ln42_1614

]]></Node>
<StgValue><ssdm name="or_ln42_1771"/></StgValue>
</operation>

<operation id="1546" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1542 %and_ln42_1818 = and i1 %or_ln42_1771, i1 %tmp_6022

]]></Node>
<StgValue><ssdm name="and_ln42_1818"/></StgValue>
</operation>

<operation id="1547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1543 %zext_ln42_1605 = zext i1 %and_ln42_1818

]]></Node>
<StgValue><ssdm name="zext_ln42_1605"/></StgValue>
</operation>

<operation id="1548" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1544 %add_ln42_51 = add i16 %trunc_ln42_1614, i16 %zext_ln42_1605

]]></Node>
<StgValue><ssdm name="add_ln42_51"/></StgValue>
</operation>

<operation id="1549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1545 %tmp_6024 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_51, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6024"/></StgValue>
</operation>

<operation id="1550" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1546 %xor_ln42_255 = xor i1 %tmp_6024, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_255"/></StgValue>
</operation>

<operation id="1551" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1547 %and_ln42_1819 = and i1 %tmp_6023, i1 %xor_ln42_255

]]></Node>
<StgValue><ssdm name="and_ln42_1819"/></StgValue>
</operation>

<operation id="1552" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1548 %xor_ln42_256 = xor i1 %tmp_6020, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_256"/></StgValue>
</operation>

<operation id="1553" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1549 %select_ln42_204 = select i1 %and_ln42_1819, i1 %tmp_6020, i1 %xor_ln42_256

]]></Node>
<StgValue><ssdm name="select_ln42_204"/></StgValue>
</operation>

<operation id="1554" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1550 %select_ln42_205 = select i1 %and_ln42_1819, i1 %xor_ln42_256, i1 %tmp_6020

]]></Node>
<StgValue><ssdm name="select_ln42_205"/></StgValue>
</operation>

<operation id="1555" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1551 %xor_ln42_257 = xor i1 %tmp_6023, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_257"/></StgValue>
</operation>

<operation id="1556" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1552 %or_ln42_1772 = or i1 %tmp_6024, i1 %xor_ln42_257

]]></Node>
<StgValue><ssdm name="or_ln42_1772"/></StgValue>
</operation>

<operation id="1557" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1553 %xor_ln42_258 = xor i1 %select_ln42_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_258"/></StgValue>
</operation>

<operation id="1558" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1554 %or_ln42_1773 = or i1 %tmp_6024, i1 %xor_ln42_258

]]></Node>
<StgValue><ssdm name="or_ln42_1773"/></StgValue>
</operation>

<operation id="1559" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1555 %and_ln42_1820 = and i1 %or_ln42_1773, i1 %xor_ln42_256

]]></Node>
<StgValue><ssdm name="and_ln42_1820"/></StgValue>
</operation>

<operation id="1560" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1556 %and_ln42_1821 = and i1 %tmp_6024, i1 %select_ln42_205

]]></Node>
<StgValue><ssdm name="and_ln42_1821"/></StgValue>
</operation>

<operation id="1561" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1557 %xor_ln42_259 = xor i1 %and_ln42_1821, i1 %or_ln42_1772

]]></Node>
<StgValue><ssdm name="xor_ln42_259"/></StgValue>
</operation>

<operation id="1562" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1558 %and_ln42_1822 = and i1 %xor_ln42_259, i1 %tmp_6020

]]></Node>
<StgValue><ssdm name="and_ln42_1822"/></StgValue>
</operation>

<operation id="1563" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1559 %select_ln42_206 = select i1 %and_ln42_1820, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_206"/></StgValue>
</operation>

<operation id="1564" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1560 %or_ln42_1774 = or i1 %and_ln42_1820, i1 %and_ln42_1822

]]></Node>
<StgValue><ssdm name="or_ln42_1774"/></StgValue>
</operation>

<operation id="1565" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1561 %mult_1488 = select i1 %or_ln42_1774, i16 %select_ln42_206, i16 %add_ln42_51

]]></Node>
<StgValue><ssdm name="mult_1488"/></StgValue>
</operation>

<operation id="1566" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1562 %mul_ln73_1491 = mul i32 %conv_i_i_4, i32 4294948954

]]></Node>
<StgValue><ssdm name="mul_ln73_1491"/></StgValue>
</operation>

<operation id="1567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1563 %tmp_6025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1491, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6025"/></StgValue>
</operation>

<operation id="1568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1564 %trunc_ln42_1615 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1491, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1615"/></StgValue>
</operation>

<operation id="1569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1565 %tmp_6026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1491, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6026"/></StgValue>
</operation>

<operation id="1570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1566 %tmp_6027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1491, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6027"/></StgValue>
</operation>

<operation id="1571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1567 %trunc_ln42_2532 = trunc i32 %mul_ln73_1491

]]></Node>
<StgValue><ssdm name="trunc_ln42_2532"/></StgValue>
</operation>

<operation id="1572" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1568 %icmp_ln42_1615 = icmp_ne  i14 %trunc_ln42_2532, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1615"/></StgValue>
</operation>

<operation id="1573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1569 %tmp_6028 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1491, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6028"/></StgValue>
</operation>

<operation id="1574" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1570 %or_ln42_1775 = or i1 %tmp_6026, i1 %icmp_ln42_1615

]]></Node>
<StgValue><ssdm name="or_ln42_1775"/></StgValue>
</operation>

<operation id="1575" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1571 %and_ln42_1823 = and i1 %or_ln42_1775, i1 %tmp_6027

]]></Node>
<StgValue><ssdm name="and_ln42_1823"/></StgValue>
</operation>

<operation id="1576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1572 %zext_ln42_1606 = zext i1 %and_ln42_1823

]]></Node>
<StgValue><ssdm name="zext_ln42_1606"/></StgValue>
</operation>

<operation id="1577" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1573 %add_ln42_52 = add i16 %trunc_ln42_1615, i16 %zext_ln42_1606

]]></Node>
<StgValue><ssdm name="add_ln42_52"/></StgValue>
</operation>

<operation id="1578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1574 %tmp_6029 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_52, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6029"/></StgValue>
</operation>

<operation id="1579" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1575 %xor_ln42_260 = xor i1 %tmp_6029, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_260"/></StgValue>
</operation>

<operation id="1580" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1576 %and_ln42_1824 = and i1 %tmp_6028, i1 %xor_ln42_260

]]></Node>
<StgValue><ssdm name="and_ln42_1824"/></StgValue>
</operation>

<operation id="1581" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1577 %xor_ln42_261 = xor i1 %tmp_6025, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_261"/></StgValue>
</operation>

<operation id="1582" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1578 %select_ln42_208 = select i1 %and_ln42_1824, i1 %tmp_6025, i1 %xor_ln42_261

]]></Node>
<StgValue><ssdm name="select_ln42_208"/></StgValue>
</operation>

<operation id="1583" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1579 %select_ln42_209 = select i1 %and_ln42_1824, i1 %xor_ln42_261, i1 %tmp_6025

]]></Node>
<StgValue><ssdm name="select_ln42_209"/></StgValue>
</operation>

<operation id="1584" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1580 %xor_ln42_262 = xor i1 %tmp_6028, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_262"/></StgValue>
</operation>

<operation id="1585" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1581 %or_ln42_1776 = or i1 %tmp_6029, i1 %xor_ln42_262

]]></Node>
<StgValue><ssdm name="or_ln42_1776"/></StgValue>
</operation>

<operation id="1586" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1582 %xor_ln42_263 = xor i1 %select_ln42_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_263"/></StgValue>
</operation>

<operation id="1587" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1583 %or_ln42_1777 = or i1 %tmp_6029, i1 %xor_ln42_263

]]></Node>
<StgValue><ssdm name="or_ln42_1777"/></StgValue>
</operation>

<operation id="1588" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1584 %and_ln42_1825 = and i1 %or_ln42_1777, i1 %xor_ln42_261

]]></Node>
<StgValue><ssdm name="and_ln42_1825"/></StgValue>
</operation>

<operation id="1589" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1585 %and_ln42_1826 = and i1 %tmp_6029, i1 %select_ln42_209

]]></Node>
<StgValue><ssdm name="and_ln42_1826"/></StgValue>
</operation>

<operation id="1590" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1586 %xor_ln42_264 = xor i1 %and_ln42_1826, i1 %or_ln42_1776

]]></Node>
<StgValue><ssdm name="xor_ln42_264"/></StgValue>
</operation>

<operation id="1591" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1587 %and_ln42_1827 = and i1 %xor_ln42_264, i1 %tmp_6025

]]></Node>
<StgValue><ssdm name="and_ln42_1827"/></StgValue>
</operation>

<operation id="1592" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1588 %select_ln42_210 = select i1 %and_ln42_1825, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_210"/></StgValue>
</operation>

<operation id="1593" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1589 %or_ln42_1778 = or i1 %and_ln42_1825, i1 %and_ln42_1827

]]></Node>
<StgValue><ssdm name="or_ln42_1778"/></StgValue>
</operation>

<operation id="1594" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1590 %mult_1489 = select i1 %or_ln42_1778, i16 %select_ln42_210, i16 %add_ln42_52

]]></Node>
<StgValue><ssdm name="mult_1489"/></StgValue>
</operation>

<operation id="1595" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1591 %mul_ln73_1492 = mul i32 %conv_i_i_4, i32 4294947819

]]></Node>
<StgValue><ssdm name="mul_ln73_1492"/></StgValue>
</operation>

<operation id="1596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1592 %tmp_6030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1492, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6030"/></StgValue>
</operation>

<operation id="1597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1593 %trunc_ln42_1616 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1492, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1616"/></StgValue>
</operation>

<operation id="1598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1594 %tmp_6031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1492, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6031"/></StgValue>
</operation>

<operation id="1599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1595 %tmp_6032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1492, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6032"/></StgValue>
</operation>

<operation id="1600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1596 %trunc_ln42_2533 = trunc i32 %mul_ln73_1492

]]></Node>
<StgValue><ssdm name="trunc_ln42_2533"/></StgValue>
</operation>

<operation id="1601" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1597 %icmp_ln42_1616 = icmp_ne  i14 %trunc_ln42_2533, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1616"/></StgValue>
</operation>

<operation id="1602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1598 %tmp_6033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1492, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6033"/></StgValue>
</operation>

<operation id="1603" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1599 %or_ln42_1779 = or i1 %tmp_6031, i1 %icmp_ln42_1616

]]></Node>
<StgValue><ssdm name="or_ln42_1779"/></StgValue>
</operation>

<operation id="1604" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1600 %and_ln42_1828 = and i1 %or_ln42_1779, i1 %tmp_6032

]]></Node>
<StgValue><ssdm name="and_ln42_1828"/></StgValue>
</operation>

<operation id="1605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1601 %zext_ln42_1607 = zext i1 %and_ln42_1828

]]></Node>
<StgValue><ssdm name="zext_ln42_1607"/></StgValue>
</operation>

<operation id="1606" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1602 %add_ln42_53 = add i16 %trunc_ln42_1616, i16 %zext_ln42_1607

]]></Node>
<StgValue><ssdm name="add_ln42_53"/></StgValue>
</operation>

<operation id="1607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1603 %tmp_6034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_53, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6034"/></StgValue>
</operation>

<operation id="1608" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1604 %xor_ln42_265 = xor i1 %tmp_6034, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_265"/></StgValue>
</operation>

<operation id="1609" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1605 %and_ln42_1829 = and i1 %tmp_6033, i1 %xor_ln42_265

]]></Node>
<StgValue><ssdm name="and_ln42_1829"/></StgValue>
</operation>

<operation id="1610" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1606 %xor_ln42_266 = xor i1 %tmp_6030, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_266"/></StgValue>
</operation>

<operation id="1611" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1607 %select_ln42_212 = select i1 %and_ln42_1829, i1 %tmp_6030, i1 %xor_ln42_266

]]></Node>
<StgValue><ssdm name="select_ln42_212"/></StgValue>
</operation>

<operation id="1612" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1608 %select_ln42_213 = select i1 %and_ln42_1829, i1 %xor_ln42_266, i1 %tmp_6030

]]></Node>
<StgValue><ssdm name="select_ln42_213"/></StgValue>
</operation>

<operation id="1613" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1609 %xor_ln42_267 = xor i1 %tmp_6033, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_267"/></StgValue>
</operation>

<operation id="1614" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1610 %or_ln42_1780 = or i1 %tmp_6034, i1 %xor_ln42_267

]]></Node>
<StgValue><ssdm name="or_ln42_1780"/></StgValue>
</operation>

<operation id="1615" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1611 %xor_ln42_268 = xor i1 %select_ln42_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_268"/></StgValue>
</operation>

<operation id="1616" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1612 %or_ln42_1781 = or i1 %tmp_6034, i1 %xor_ln42_268

]]></Node>
<StgValue><ssdm name="or_ln42_1781"/></StgValue>
</operation>

<operation id="1617" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1613 %and_ln42_1830 = and i1 %or_ln42_1781, i1 %xor_ln42_266

]]></Node>
<StgValue><ssdm name="and_ln42_1830"/></StgValue>
</operation>

<operation id="1618" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1614 %and_ln42_1831 = and i1 %tmp_6034, i1 %select_ln42_213

]]></Node>
<StgValue><ssdm name="and_ln42_1831"/></StgValue>
</operation>

<operation id="1619" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1615 %xor_ln42_269 = xor i1 %and_ln42_1831, i1 %or_ln42_1780

]]></Node>
<StgValue><ssdm name="xor_ln42_269"/></StgValue>
</operation>

<operation id="1620" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1616 %and_ln42_1832 = and i1 %xor_ln42_269, i1 %tmp_6030

]]></Node>
<StgValue><ssdm name="and_ln42_1832"/></StgValue>
</operation>

<operation id="1621" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1617 %select_ln42_214 = select i1 %and_ln42_1830, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_214"/></StgValue>
</operation>

<operation id="1622" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1618 %or_ln42_1782 = or i1 %and_ln42_1830, i1 %and_ln42_1832

]]></Node>
<StgValue><ssdm name="or_ln42_1782"/></StgValue>
</operation>

<operation id="1623" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1619 %mult_1490 = select i1 %or_ln42_1782, i16 %select_ln42_214, i16 %add_ln42_53

]]></Node>
<StgValue><ssdm name="mult_1490"/></StgValue>
</operation>

<operation id="1624" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1620 %mul_ln73_1493 = mul i32 %conv_i_i_4, i32 4294943229

]]></Node>
<StgValue><ssdm name="mul_ln73_1493"/></StgValue>
</operation>

<operation id="1625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1621 %tmp_6035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1493, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6035"/></StgValue>
</operation>

<operation id="1626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1622 %trunc_ln42_1617 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1493, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1617"/></StgValue>
</operation>

<operation id="1627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1623 %tmp_6036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1493, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6036"/></StgValue>
</operation>

<operation id="1628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1624 %tmp_6037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1493, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6037"/></StgValue>
</operation>

<operation id="1629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1625 %trunc_ln42_2534 = trunc i32 %mul_ln73_1493

]]></Node>
<StgValue><ssdm name="trunc_ln42_2534"/></StgValue>
</operation>

<operation id="1630" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1626 %icmp_ln42_1617 = icmp_ne  i14 %trunc_ln42_2534, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1617"/></StgValue>
</operation>

<operation id="1631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1627 %tmp_6038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1493, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6038"/></StgValue>
</operation>

<operation id="1632" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1628 %or_ln42_1783 = or i1 %tmp_6036, i1 %icmp_ln42_1617

]]></Node>
<StgValue><ssdm name="or_ln42_1783"/></StgValue>
</operation>

<operation id="1633" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1629 %and_ln42_1833 = and i1 %or_ln42_1783, i1 %tmp_6037

]]></Node>
<StgValue><ssdm name="and_ln42_1833"/></StgValue>
</operation>

<operation id="1634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1630 %zext_ln42_1608 = zext i1 %and_ln42_1833

]]></Node>
<StgValue><ssdm name="zext_ln42_1608"/></StgValue>
</operation>

<operation id="1635" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1631 %add_ln42_54 = add i16 %trunc_ln42_1617, i16 %zext_ln42_1608

]]></Node>
<StgValue><ssdm name="add_ln42_54"/></StgValue>
</operation>

<operation id="1636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1632 %tmp_6039 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_54, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6039"/></StgValue>
</operation>

<operation id="1637" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1633 %xor_ln42_270 = xor i1 %tmp_6039, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_270"/></StgValue>
</operation>

<operation id="1638" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1634 %and_ln42_1834 = and i1 %tmp_6038, i1 %xor_ln42_270

]]></Node>
<StgValue><ssdm name="and_ln42_1834"/></StgValue>
</operation>

<operation id="1639" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1635 %xor_ln42_271 = xor i1 %tmp_6035, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_271"/></StgValue>
</operation>

<operation id="1640" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1636 %select_ln42_216 = select i1 %and_ln42_1834, i1 %tmp_6035, i1 %xor_ln42_271

]]></Node>
<StgValue><ssdm name="select_ln42_216"/></StgValue>
</operation>

<operation id="1641" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1637 %select_ln42_217 = select i1 %and_ln42_1834, i1 %xor_ln42_271, i1 %tmp_6035

]]></Node>
<StgValue><ssdm name="select_ln42_217"/></StgValue>
</operation>

<operation id="1642" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1638 %xor_ln42_272 = xor i1 %tmp_6038, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_272"/></StgValue>
</operation>

<operation id="1643" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1639 %or_ln42_1784 = or i1 %tmp_6039, i1 %xor_ln42_272

]]></Node>
<StgValue><ssdm name="or_ln42_1784"/></StgValue>
</operation>

<operation id="1644" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1640 %xor_ln42_273 = xor i1 %select_ln42_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_273"/></StgValue>
</operation>

<operation id="1645" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1641 %or_ln42_1785 = or i1 %tmp_6039, i1 %xor_ln42_273

]]></Node>
<StgValue><ssdm name="or_ln42_1785"/></StgValue>
</operation>

<operation id="1646" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1642 %and_ln42_1835 = and i1 %or_ln42_1785, i1 %xor_ln42_271

]]></Node>
<StgValue><ssdm name="and_ln42_1835"/></StgValue>
</operation>

<operation id="1647" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1643 %and_ln42_1836 = and i1 %tmp_6039, i1 %select_ln42_217

]]></Node>
<StgValue><ssdm name="and_ln42_1836"/></StgValue>
</operation>

<operation id="1648" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1644 %xor_ln42_274 = xor i1 %and_ln42_1836, i1 %or_ln42_1784

]]></Node>
<StgValue><ssdm name="xor_ln42_274"/></StgValue>
</operation>

<operation id="1649" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1645 %and_ln42_1837 = and i1 %xor_ln42_274, i1 %tmp_6035

]]></Node>
<StgValue><ssdm name="and_ln42_1837"/></StgValue>
</operation>

<operation id="1650" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1646 %select_ln42_218 = select i1 %and_ln42_1835, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_218"/></StgValue>
</operation>

<operation id="1651" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1647 %or_ln42_1786 = or i1 %and_ln42_1835, i1 %and_ln42_1837

]]></Node>
<StgValue><ssdm name="or_ln42_1786"/></StgValue>
</operation>

<operation id="1652" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1648 %mult_1491 = select i1 %or_ln42_1786, i16 %select_ln42_218, i16 %add_ln42_54

]]></Node>
<StgValue><ssdm name="mult_1491"/></StgValue>
</operation>

<operation id="1653" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1649 %mul_ln73_1494 = mul i32 %conv_i_i_4, i32 23065

]]></Node>
<StgValue><ssdm name="mul_ln73_1494"/></StgValue>
</operation>

<operation id="1654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1650 %tmp_6040 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1494, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6040"/></StgValue>
</operation>

<operation id="1655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1651 %trunc_ln42_1618 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1494, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1618"/></StgValue>
</operation>

<operation id="1656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1652 %tmp_6041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1494, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6041"/></StgValue>
</operation>

<operation id="1657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1653 %tmp_6042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1494, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6042"/></StgValue>
</operation>

<operation id="1658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1654 %trunc_ln42_2535 = trunc i32 %mul_ln73_1494

]]></Node>
<StgValue><ssdm name="trunc_ln42_2535"/></StgValue>
</operation>

<operation id="1659" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1655 %icmp_ln42_1618 = icmp_ne  i14 %trunc_ln42_2535, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1618"/></StgValue>
</operation>

<operation id="1660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1656 %tmp_6043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1494, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6043"/></StgValue>
</operation>

<operation id="1661" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1657 %or_ln42_1787 = or i1 %tmp_6041, i1 %icmp_ln42_1618

]]></Node>
<StgValue><ssdm name="or_ln42_1787"/></StgValue>
</operation>

<operation id="1662" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1658 %and_ln42_1838 = and i1 %or_ln42_1787, i1 %tmp_6042

]]></Node>
<StgValue><ssdm name="and_ln42_1838"/></StgValue>
</operation>

<operation id="1663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1659 %zext_ln42_1609 = zext i1 %and_ln42_1838

]]></Node>
<StgValue><ssdm name="zext_ln42_1609"/></StgValue>
</operation>

<operation id="1664" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1660 %add_ln42_55 = add i16 %trunc_ln42_1618, i16 %zext_ln42_1609

]]></Node>
<StgValue><ssdm name="add_ln42_55"/></StgValue>
</operation>

<operation id="1665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1661 %tmp_6044 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_55, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6044"/></StgValue>
</operation>

<operation id="1666" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1662 %xor_ln42_275 = xor i1 %tmp_6044, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_275"/></StgValue>
</operation>

<operation id="1667" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1663 %and_ln42_1839 = and i1 %tmp_6043, i1 %xor_ln42_275

]]></Node>
<StgValue><ssdm name="and_ln42_1839"/></StgValue>
</operation>

<operation id="1668" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1664 %xor_ln42_276 = xor i1 %tmp_6040, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_276"/></StgValue>
</operation>

<operation id="1669" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1665 %select_ln42_220 = select i1 %and_ln42_1839, i1 %tmp_6040, i1 %xor_ln42_276

]]></Node>
<StgValue><ssdm name="select_ln42_220"/></StgValue>
</operation>

<operation id="1670" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1666 %select_ln42_221 = select i1 %and_ln42_1839, i1 %xor_ln42_276, i1 %tmp_6040

]]></Node>
<StgValue><ssdm name="select_ln42_221"/></StgValue>
</operation>

<operation id="1671" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1667 %xor_ln42_277 = xor i1 %tmp_6043, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_277"/></StgValue>
</operation>

<operation id="1672" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1668 %or_ln42_1788 = or i1 %tmp_6044, i1 %xor_ln42_277

]]></Node>
<StgValue><ssdm name="or_ln42_1788"/></StgValue>
</operation>

<operation id="1673" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1669 %xor_ln42_278 = xor i1 %select_ln42_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_278"/></StgValue>
</operation>

<operation id="1674" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1670 %or_ln42_1789 = or i1 %tmp_6044, i1 %xor_ln42_278

]]></Node>
<StgValue><ssdm name="or_ln42_1789"/></StgValue>
</operation>

<operation id="1675" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1671 %and_ln42_1840 = and i1 %or_ln42_1789, i1 %xor_ln42_276

]]></Node>
<StgValue><ssdm name="and_ln42_1840"/></StgValue>
</operation>

<operation id="1676" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1672 %and_ln42_1841 = and i1 %tmp_6044, i1 %select_ln42_221

]]></Node>
<StgValue><ssdm name="and_ln42_1841"/></StgValue>
</operation>

<operation id="1677" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1673 %xor_ln42_279 = xor i1 %and_ln42_1841, i1 %or_ln42_1788

]]></Node>
<StgValue><ssdm name="xor_ln42_279"/></StgValue>
</operation>

<operation id="1678" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1674 %and_ln42_1842 = and i1 %xor_ln42_279, i1 %tmp_6040

]]></Node>
<StgValue><ssdm name="and_ln42_1842"/></StgValue>
</operation>

<operation id="1679" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1675 %select_ln42_222 = select i1 %and_ln42_1840, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_222"/></StgValue>
</operation>

<operation id="1680" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1676 %or_ln42_1790 = or i1 %and_ln42_1840, i1 %and_ln42_1842

]]></Node>
<StgValue><ssdm name="or_ln42_1790"/></StgValue>
</operation>

<operation id="1681" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1677 %mult_1492 = select i1 %or_ln42_1790, i16 %select_ln42_222, i16 %add_ln42_55

]]></Node>
<StgValue><ssdm name="mult_1492"/></StgValue>
</operation>

<operation id="1682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1678 %tmp_953 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="1683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:1679 %shl_ln73_40 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_953, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_40"/></StgValue>
</operation>

<operation id="1684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1680 %sext_ln73_6 = sext i31 %shl_ln73_40

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="1685" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1681 %sub_ln73_57 = sub i32 %sext_ln73_6, i32 %conv_i_i_4

]]></Node>
<StgValue><ssdm name="sub_ln73_57"/></StgValue>
</operation>

<operation id="1686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1682 %tmp_6045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_57, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6045"/></StgValue>
</operation>

<operation id="1687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1683 %trunc_ln42_1619 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_57, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1619"/></StgValue>
</operation>

<operation id="1688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1684 %tmp_6046 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_57, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6046"/></StgValue>
</operation>

<operation id="1689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1685 %tmp_6047 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_57, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6047"/></StgValue>
</operation>

<operation id="1690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1686 %trunc_ln42_2536 = trunc i32 %sub_ln73_57

]]></Node>
<StgValue><ssdm name="trunc_ln42_2536"/></StgValue>
</operation>

<operation id="1691" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1687 %icmp_ln42_1619 = icmp_ne  i14 %trunc_ln42_2536, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1619"/></StgValue>
</operation>

<operation id="1692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1688 %tmp_6048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_57, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6048"/></StgValue>
</operation>

<operation id="1693" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1689 %or_ln42_1791 = or i1 %tmp_6046, i1 %icmp_ln42_1619

]]></Node>
<StgValue><ssdm name="or_ln42_1791"/></StgValue>
</operation>

<operation id="1694" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1690 %and_ln42_1843 = and i1 %or_ln42_1791, i1 %tmp_6047

]]></Node>
<StgValue><ssdm name="and_ln42_1843"/></StgValue>
</operation>

<operation id="1695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1691 %zext_ln42_1610 = zext i1 %and_ln42_1843

]]></Node>
<StgValue><ssdm name="zext_ln42_1610"/></StgValue>
</operation>

<operation id="1696" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1692 %add_ln42_56 = add i16 %trunc_ln42_1619, i16 %zext_ln42_1610

]]></Node>
<StgValue><ssdm name="add_ln42_56"/></StgValue>
</operation>

<operation id="1697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1693 %tmp_6049 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_56, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6049"/></StgValue>
</operation>

<operation id="1698" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1694 %xor_ln42_280 = xor i1 %tmp_6049, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_280"/></StgValue>
</operation>

<operation id="1699" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1695 %and_ln42_1844 = and i1 %tmp_6048, i1 %xor_ln42_280

]]></Node>
<StgValue><ssdm name="and_ln42_1844"/></StgValue>
</operation>

<operation id="1700" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1696 %xor_ln42_281 = xor i1 %tmp_6045, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_281"/></StgValue>
</operation>

<operation id="1701" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1697 %select_ln42_224 = select i1 %and_ln42_1844, i1 %tmp_6045, i1 %xor_ln42_281

]]></Node>
<StgValue><ssdm name="select_ln42_224"/></StgValue>
</operation>

<operation id="1702" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1698 %select_ln42_225 = select i1 %and_ln42_1844, i1 %xor_ln42_281, i1 %tmp_6045

]]></Node>
<StgValue><ssdm name="select_ln42_225"/></StgValue>
</operation>

<operation id="1703" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1699 %xor_ln42_282 = xor i1 %tmp_6048, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_282"/></StgValue>
</operation>

<operation id="1704" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1700 %or_ln42_1792 = or i1 %tmp_6049, i1 %xor_ln42_282

]]></Node>
<StgValue><ssdm name="or_ln42_1792"/></StgValue>
</operation>

<operation id="1705" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1701 %xor_ln42_283 = xor i1 %select_ln42_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_283"/></StgValue>
</operation>

<operation id="1706" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1702 %or_ln42_1793 = or i1 %tmp_6049, i1 %xor_ln42_283

]]></Node>
<StgValue><ssdm name="or_ln42_1793"/></StgValue>
</operation>

<operation id="1707" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1703 %and_ln42_1845 = and i1 %or_ln42_1793, i1 %xor_ln42_281

]]></Node>
<StgValue><ssdm name="and_ln42_1845"/></StgValue>
</operation>

<operation id="1708" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1704 %xor_ln42_284 = xor i1 %select_ln42_225, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_284"/></StgValue>
</operation>

<operation id="1709" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1705 %or_ln42_1794 = or i1 %xor_ln42_280, i1 %xor_ln42_284

]]></Node>
<StgValue><ssdm name="or_ln42_1794"/></StgValue>
</operation>

<operation id="1710" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1706 %and_ln42_1846 = and i1 %or_ln42_1792, i1 %or_ln42_1794

]]></Node>
<StgValue><ssdm name="and_ln42_1846"/></StgValue>
</operation>

<operation id="1711" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1707 %and_ln42_1847 = and i1 %and_ln42_1846, i1 %tmp_6045

]]></Node>
<StgValue><ssdm name="and_ln42_1847"/></StgValue>
</operation>

<operation id="1712" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1708 %select_ln42_226 = select i1 %and_ln42_1845, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_226"/></StgValue>
</operation>

<operation id="1713" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1709 %or_ln42_1795 = or i1 %and_ln42_1845, i1 %and_ln42_1847

]]></Node>
<StgValue><ssdm name="or_ln42_1795"/></StgValue>
</operation>

<operation id="1714" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1710 %mult_1493 = select i1 %or_ln42_1795, i16 %select_ln42_226, i16 %add_ln42_56

]]></Node>
<StgValue><ssdm name="mult_1493"/></StgValue>
</operation>

<operation id="1715" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1711 %mul_ln73_1495 = mul i31 %sext_ln70_8, i31 2147469276

]]></Node>
<StgValue><ssdm name="mul_ln73_1495"/></StgValue>
</operation>

<operation id="1716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1712 %tmp_6050 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1495, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6050"/></StgValue>
</operation>

<operation id="1717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1713 %trunc_ln42_1620 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1495, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1620"/></StgValue>
</operation>

<operation id="1718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1714 %tmp_6051 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1495, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6051"/></StgValue>
</operation>

<operation id="1719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1715 %tmp_6052 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1495, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6052"/></StgValue>
</operation>

<operation id="1720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:1716 %trunc_ln42_2537 = trunc i31 %mul_ln73_1495

]]></Node>
<StgValue><ssdm name="trunc_ln42_2537"/></StgValue>
</operation>

<operation id="1721" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1717 %icmp_ln42_1620 = icmp_ne  i14 %trunc_ln42_2537, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1620"/></StgValue>
</operation>

<operation id="1722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1718 %tmp_6053 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1495, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6053"/></StgValue>
</operation>

<operation id="1723" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1719 %or_ln42_1796 = or i1 %tmp_6051, i1 %icmp_ln42_1620

]]></Node>
<StgValue><ssdm name="or_ln42_1796"/></StgValue>
</operation>

<operation id="1724" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1720 %and_ln42_1848 = and i1 %or_ln42_1796, i1 %tmp_6052

]]></Node>
<StgValue><ssdm name="and_ln42_1848"/></StgValue>
</operation>

<operation id="1725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1721 %zext_ln42_1611 = zext i1 %and_ln42_1848

]]></Node>
<StgValue><ssdm name="zext_ln42_1611"/></StgValue>
</operation>

<operation id="1726" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1722 %add_ln42_57 = add i16 %trunc_ln42_1620, i16 %zext_ln42_1611

]]></Node>
<StgValue><ssdm name="add_ln42_57"/></StgValue>
</operation>

<operation id="1727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1723 %tmp_6054 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_57, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6054"/></StgValue>
</operation>

<operation id="1728" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1724 %xor_ln42_285 = xor i1 %tmp_6054, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_285"/></StgValue>
</operation>

<operation id="1729" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1725 %and_ln42_1849 = and i1 %tmp_6053, i1 %xor_ln42_285

]]></Node>
<StgValue><ssdm name="and_ln42_1849"/></StgValue>
</operation>

<operation id="1730" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1726 %xor_ln42_286 = xor i1 %tmp_6050, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_286"/></StgValue>
</operation>

<operation id="1731" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1727 %select_ln42_228 = select i1 %and_ln42_1849, i1 %tmp_6050, i1 %xor_ln42_286

]]></Node>
<StgValue><ssdm name="select_ln42_228"/></StgValue>
</operation>

<operation id="1732" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1728 %select_ln42_229 = select i1 %and_ln42_1849, i1 %xor_ln42_286, i1 %tmp_6050

]]></Node>
<StgValue><ssdm name="select_ln42_229"/></StgValue>
</operation>

<operation id="1733" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1729 %xor_ln42_287 = xor i1 %tmp_6053, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_287"/></StgValue>
</operation>

<operation id="1734" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1730 %or_ln42_1797 = or i1 %tmp_6054, i1 %xor_ln42_287

]]></Node>
<StgValue><ssdm name="or_ln42_1797"/></StgValue>
</operation>

<operation id="1735" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1731 %xor_ln42_288 = xor i1 %select_ln42_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_288"/></StgValue>
</operation>

<operation id="1736" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1732 %or_ln42_1798 = or i1 %tmp_6054, i1 %xor_ln42_288

]]></Node>
<StgValue><ssdm name="or_ln42_1798"/></StgValue>
</operation>

<operation id="1737" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1733 %and_ln42_1850 = and i1 %or_ln42_1798, i1 %xor_ln42_286

]]></Node>
<StgValue><ssdm name="and_ln42_1850"/></StgValue>
</operation>

<operation id="1738" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1734 %and_ln42_1851 = and i1 %tmp_6054, i1 %select_ln42_229

]]></Node>
<StgValue><ssdm name="and_ln42_1851"/></StgValue>
</operation>

<operation id="1739" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1735 %xor_ln42_289 = xor i1 %and_ln42_1851, i1 %or_ln42_1797

]]></Node>
<StgValue><ssdm name="xor_ln42_289"/></StgValue>
</operation>

<operation id="1740" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1736 %and_ln42_1852 = and i1 %xor_ln42_289, i1 %tmp_6050

]]></Node>
<StgValue><ssdm name="and_ln42_1852"/></StgValue>
</operation>

<operation id="1741" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1737 %select_ln42_230 = select i1 %and_ln42_1850, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_230"/></StgValue>
</operation>

<operation id="1742" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1738 %or_ln42_1799 = or i1 %and_ln42_1850, i1 %and_ln42_1852

]]></Node>
<StgValue><ssdm name="or_ln42_1799"/></StgValue>
</operation>

<operation id="1743" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1739 %mult_1494 = select i1 %or_ln42_1799, i16 %select_ln42_230, i16 %add_ln42_57

]]></Node>
<StgValue><ssdm name="mult_1494"/></StgValue>
</operation>

<operation id="1744" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:1740 %mul_ln73_1496 = mul i30 %sext_ln70_7, i30 6558

]]></Node>
<StgValue><ssdm name="mul_ln73_1496"/></StgValue>
</operation>

<operation id="1745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1741 %tmp_6055 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1496, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6055"/></StgValue>
</operation>

<operation id="1746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1742 %trunc_ln42_2538 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1496, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2538"/></StgValue>
</operation>

<operation id="1747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:1743 %sext_ln42_763 = sext i15 %trunc_ln42_2538

]]></Node>
<StgValue><ssdm name="sext_ln42_763"/></StgValue>
</operation>

<operation id="1748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1744 %tmp_6056 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1496, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6056"/></StgValue>
</operation>

<operation id="1749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1745 %tmp_6057 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1496, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6057"/></StgValue>
</operation>

<operation id="1750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:1746 %trunc_ln42_2539 = trunc i30 %mul_ln73_1496

]]></Node>
<StgValue><ssdm name="trunc_ln42_2539"/></StgValue>
</operation>

<operation id="1751" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1747 %icmp_ln42_1621 = icmp_ne  i14 %trunc_ln42_2539, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1621"/></StgValue>
</operation>

<operation id="1752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1748 %tmp_6058 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1496, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6058"/></StgValue>
</operation>

<operation id="1753" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1749 %or_ln42_1800 = or i1 %tmp_6056, i1 %icmp_ln42_1621

]]></Node>
<StgValue><ssdm name="or_ln42_1800"/></StgValue>
</operation>

<operation id="1754" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1750 %and_ln42_1853 = and i1 %or_ln42_1800, i1 %tmp_6057

]]></Node>
<StgValue><ssdm name="and_ln42_1853"/></StgValue>
</operation>

<operation id="1755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1751 %zext_ln42_1612 = zext i1 %and_ln42_1853

]]></Node>
<StgValue><ssdm name="zext_ln42_1612"/></StgValue>
</operation>

<operation id="1756" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1752 %add_ln42_58 = add i16 %sext_ln42_763, i16 %zext_ln42_1612

]]></Node>
<StgValue><ssdm name="add_ln42_58"/></StgValue>
</operation>

<operation id="1757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1753 %tmp_6059 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_58, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6059"/></StgValue>
</operation>

<operation id="1758" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1754 %xor_ln42_290 = xor i1 %tmp_6059, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_290"/></StgValue>
</operation>

<operation id="1759" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1755 %and_ln42_1854 = and i1 %tmp_6058, i1 %xor_ln42_290

]]></Node>
<StgValue><ssdm name="and_ln42_1854"/></StgValue>
</operation>

<operation id="1760" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1756 %xor_ln42_291 = xor i1 %tmp_6055, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_291"/></StgValue>
</operation>

<operation id="1761" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1757 %select_ln42_232 = select i1 %and_ln42_1854, i1 %tmp_6055, i1 %xor_ln42_291

]]></Node>
<StgValue><ssdm name="select_ln42_232"/></StgValue>
</operation>

<operation id="1762" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1758 %select_ln42_233 = select i1 %and_ln42_1854, i1 %xor_ln42_291, i1 %tmp_6055

]]></Node>
<StgValue><ssdm name="select_ln42_233"/></StgValue>
</operation>

<operation id="1763" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1759 %xor_ln42_292 = xor i1 %tmp_6058, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_292"/></StgValue>
</operation>

<operation id="1764" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1760 %or_ln42_1801 = or i1 %tmp_6059, i1 %xor_ln42_292

]]></Node>
<StgValue><ssdm name="or_ln42_1801"/></StgValue>
</operation>

<operation id="1765" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1761 %xor_ln42_293 = xor i1 %select_ln42_232, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_293"/></StgValue>
</operation>

<operation id="1766" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1762 %or_ln42_1802 = or i1 %tmp_6059, i1 %xor_ln42_293

]]></Node>
<StgValue><ssdm name="or_ln42_1802"/></StgValue>
</operation>

<operation id="1767" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1763 %and_ln42_1855 = and i1 %or_ln42_1802, i1 %xor_ln42_291

]]></Node>
<StgValue><ssdm name="and_ln42_1855"/></StgValue>
</operation>

<operation id="1768" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1764 %and_ln42_1856 = and i1 %tmp_6059, i1 %select_ln42_233

]]></Node>
<StgValue><ssdm name="and_ln42_1856"/></StgValue>
</operation>

<operation id="1769" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1765 %xor_ln42_294 = xor i1 %and_ln42_1856, i1 %or_ln42_1801

]]></Node>
<StgValue><ssdm name="xor_ln42_294"/></StgValue>
</operation>

<operation id="1770" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1766 %and_ln42_1857 = and i1 %xor_ln42_294, i1 %tmp_6055

]]></Node>
<StgValue><ssdm name="and_ln42_1857"/></StgValue>
</operation>

<operation id="1771" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1767 %select_ln42_234 = select i1 %and_ln42_1855, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_234"/></StgValue>
</operation>

<operation id="1772" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1768 %or_ln42_1803 = or i1 %and_ln42_1855, i1 %and_ln42_1857

]]></Node>
<StgValue><ssdm name="or_ln42_1803"/></StgValue>
</operation>

<operation id="1773" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1769 %mult_1495 = select i1 %or_ln42_1803, i16 %select_ln42_234, i16 %add_ln42_58

]]></Node>
<StgValue><ssdm name="mult_1495"/></StgValue>
</operation>

<operation id="1774" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:1770 %mul_ln73_1497 = mul i30 %sext_ln70_7, i30 1073736381

]]></Node>
<StgValue><ssdm name="mul_ln73_1497"/></StgValue>
</operation>

<operation id="1775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1771 %tmp_6060 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1497, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6060"/></StgValue>
</operation>

<operation id="1776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1772 %trunc_ln42_2540 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1497, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2540"/></StgValue>
</operation>

<operation id="1777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:1773 %sext_ln42_764 = sext i15 %trunc_ln42_2540

]]></Node>
<StgValue><ssdm name="sext_ln42_764"/></StgValue>
</operation>

<operation id="1778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1774 %tmp_6061 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1497, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6061"/></StgValue>
</operation>

<operation id="1779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1775 %tmp_6062 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1497, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6062"/></StgValue>
</operation>

<operation id="1780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:1776 %trunc_ln42_2541 = trunc i30 %mul_ln73_1497

]]></Node>
<StgValue><ssdm name="trunc_ln42_2541"/></StgValue>
</operation>

<operation id="1781" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1777 %icmp_ln42_1622 = icmp_ne  i14 %trunc_ln42_2541, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1622"/></StgValue>
</operation>

<operation id="1782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1778 %tmp_6063 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1497, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6063"/></StgValue>
</operation>

<operation id="1783" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1779 %or_ln42_1804 = or i1 %tmp_6061, i1 %icmp_ln42_1622

]]></Node>
<StgValue><ssdm name="or_ln42_1804"/></StgValue>
</operation>

<operation id="1784" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1780 %and_ln42_1858 = and i1 %or_ln42_1804, i1 %tmp_6062

]]></Node>
<StgValue><ssdm name="and_ln42_1858"/></StgValue>
</operation>

<operation id="1785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1781 %zext_ln42_1613 = zext i1 %and_ln42_1858

]]></Node>
<StgValue><ssdm name="zext_ln42_1613"/></StgValue>
</operation>

<operation id="1786" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1782 %add_ln42_59 = add i16 %sext_ln42_764, i16 %zext_ln42_1613

]]></Node>
<StgValue><ssdm name="add_ln42_59"/></StgValue>
</operation>

<operation id="1787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1783 %tmp_6064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_59, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6064"/></StgValue>
</operation>

<operation id="1788" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1784 %xor_ln42_295 = xor i1 %tmp_6064, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_295"/></StgValue>
</operation>

<operation id="1789" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1785 %and_ln42_1859 = and i1 %tmp_6063, i1 %xor_ln42_295

]]></Node>
<StgValue><ssdm name="and_ln42_1859"/></StgValue>
</operation>

<operation id="1790" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1786 %xor_ln42_296 = xor i1 %tmp_6060, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_296"/></StgValue>
</operation>

<operation id="1791" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1787 %select_ln42_236 = select i1 %and_ln42_1859, i1 %tmp_6060, i1 %xor_ln42_296

]]></Node>
<StgValue><ssdm name="select_ln42_236"/></StgValue>
</operation>

<operation id="1792" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1788 %select_ln42_237 = select i1 %and_ln42_1859, i1 %xor_ln42_296, i1 %tmp_6060

]]></Node>
<StgValue><ssdm name="select_ln42_237"/></StgValue>
</operation>

<operation id="1793" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1789 %xor_ln42_297 = xor i1 %tmp_6063, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_297"/></StgValue>
</operation>

<operation id="1794" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1790 %or_ln42_1805 = or i1 %tmp_6064, i1 %xor_ln42_297

]]></Node>
<StgValue><ssdm name="or_ln42_1805"/></StgValue>
</operation>

<operation id="1795" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1791 %xor_ln42_298 = xor i1 %select_ln42_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_298"/></StgValue>
</operation>

<operation id="1796" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1792 %or_ln42_1806 = or i1 %tmp_6064, i1 %xor_ln42_298

]]></Node>
<StgValue><ssdm name="or_ln42_1806"/></StgValue>
</operation>

<operation id="1797" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1793 %and_ln42_1860 = and i1 %or_ln42_1806, i1 %xor_ln42_296

]]></Node>
<StgValue><ssdm name="and_ln42_1860"/></StgValue>
</operation>

<operation id="1798" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1794 %and_ln42_1861 = and i1 %tmp_6064, i1 %select_ln42_237

]]></Node>
<StgValue><ssdm name="and_ln42_1861"/></StgValue>
</operation>

<operation id="1799" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1795 %xor_ln42_299 = xor i1 %and_ln42_1861, i1 %or_ln42_1805

]]></Node>
<StgValue><ssdm name="xor_ln42_299"/></StgValue>
</operation>

<operation id="1800" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1796 %and_ln42_1862 = and i1 %xor_ln42_299, i1 %tmp_6060

]]></Node>
<StgValue><ssdm name="and_ln42_1862"/></StgValue>
</operation>

<operation id="1801" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1797 %select_ln42_238 = select i1 %and_ln42_1860, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_238"/></StgValue>
</operation>

<operation id="1802" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1798 %or_ln42_1807 = or i1 %and_ln42_1860, i1 %and_ln42_1862

]]></Node>
<StgValue><ssdm name="or_ln42_1807"/></StgValue>
</operation>

<operation id="1803" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1799 %mult_1496 = select i1 %or_ln42_1807, i16 %select_ln42_238, i16 %add_ln42_59

]]></Node>
<StgValue><ssdm name="mult_1496"/></StgValue>
</operation>

<operation id="1804" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1800 %mul_ln73_1498 = mul i32 %conv_i_i_4, i32 30419

]]></Node>
<StgValue><ssdm name="mul_ln73_1498"/></StgValue>
</operation>

<operation id="1805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1801 %tmp_6065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1498, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6065"/></StgValue>
</operation>

<operation id="1806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1802 %trunc_ln42_1623 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1498, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1623"/></StgValue>
</operation>

<operation id="1807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1803 %tmp_6066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1498, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6066"/></StgValue>
</operation>

<operation id="1808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1804 %tmp_6067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1498, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6067"/></StgValue>
</operation>

<operation id="1809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1805 %trunc_ln42_2542 = trunc i32 %mul_ln73_1498

]]></Node>
<StgValue><ssdm name="trunc_ln42_2542"/></StgValue>
</operation>

<operation id="1810" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1806 %icmp_ln42_1623 = icmp_ne  i14 %trunc_ln42_2542, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1623"/></StgValue>
</operation>

<operation id="1811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1807 %tmp_6068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1498, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6068"/></StgValue>
</operation>

<operation id="1812" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1808 %or_ln42_1808 = or i1 %tmp_6066, i1 %icmp_ln42_1623

]]></Node>
<StgValue><ssdm name="or_ln42_1808"/></StgValue>
</operation>

<operation id="1813" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1809 %and_ln42_1863 = and i1 %or_ln42_1808, i1 %tmp_6067

]]></Node>
<StgValue><ssdm name="and_ln42_1863"/></StgValue>
</operation>

<operation id="1814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1810 %zext_ln42_1614 = zext i1 %and_ln42_1863

]]></Node>
<StgValue><ssdm name="zext_ln42_1614"/></StgValue>
</operation>

<operation id="1815" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1811 %add_ln42_60 = add i16 %trunc_ln42_1623, i16 %zext_ln42_1614

]]></Node>
<StgValue><ssdm name="add_ln42_60"/></StgValue>
</operation>

<operation id="1816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1812 %tmp_6069 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_60, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6069"/></StgValue>
</operation>

<operation id="1817" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1813 %xor_ln42_300 = xor i1 %tmp_6069, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_300"/></StgValue>
</operation>

<operation id="1818" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1814 %and_ln42_1864 = and i1 %tmp_6068, i1 %xor_ln42_300

]]></Node>
<StgValue><ssdm name="and_ln42_1864"/></StgValue>
</operation>

<operation id="1819" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1815 %xor_ln42_301 = xor i1 %tmp_6065, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_301"/></StgValue>
</operation>

<operation id="1820" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1816 %select_ln42_240 = select i1 %and_ln42_1864, i1 %tmp_6065, i1 %xor_ln42_301

]]></Node>
<StgValue><ssdm name="select_ln42_240"/></StgValue>
</operation>

<operation id="1821" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1817 %select_ln42_241 = select i1 %and_ln42_1864, i1 %xor_ln42_301, i1 %tmp_6065

]]></Node>
<StgValue><ssdm name="select_ln42_241"/></StgValue>
</operation>

<operation id="1822" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1818 %xor_ln42_302 = xor i1 %tmp_6068, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_302"/></StgValue>
</operation>

<operation id="1823" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1819 %or_ln42_1809 = or i1 %tmp_6069, i1 %xor_ln42_302

]]></Node>
<StgValue><ssdm name="or_ln42_1809"/></StgValue>
</operation>

<operation id="1824" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1820 %xor_ln42_303 = xor i1 %select_ln42_240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_303"/></StgValue>
</operation>

<operation id="1825" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1821 %or_ln42_1810 = or i1 %tmp_6069, i1 %xor_ln42_303

]]></Node>
<StgValue><ssdm name="or_ln42_1810"/></StgValue>
</operation>

<operation id="1826" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1822 %and_ln42_1865 = and i1 %or_ln42_1810, i1 %xor_ln42_301

]]></Node>
<StgValue><ssdm name="and_ln42_1865"/></StgValue>
</operation>

<operation id="1827" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1823 %and_ln42_1866 = and i1 %tmp_6069, i1 %select_ln42_241

]]></Node>
<StgValue><ssdm name="and_ln42_1866"/></StgValue>
</operation>

<operation id="1828" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1824 %xor_ln42_304 = xor i1 %and_ln42_1866, i1 %or_ln42_1809

]]></Node>
<StgValue><ssdm name="xor_ln42_304"/></StgValue>
</operation>

<operation id="1829" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1825 %and_ln42_1867 = and i1 %xor_ln42_304, i1 %tmp_6065

]]></Node>
<StgValue><ssdm name="and_ln42_1867"/></StgValue>
</operation>

<operation id="1830" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1826 %select_ln42_242 = select i1 %and_ln42_1865, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_242"/></StgValue>
</operation>

<operation id="1831" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1827 %or_ln42_1811 = or i1 %and_ln42_1865, i1 %and_ln42_1867

]]></Node>
<StgValue><ssdm name="or_ln42_1811"/></StgValue>
</operation>

<operation id="1832" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1828 %mult_1497 = select i1 %or_ln42_1811, i16 %select_ln42_242, i16 %add_ln42_60

]]></Node>
<StgValue><ssdm name="mult_1497"/></StgValue>
</operation>

<operation id="1833" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:1829 %mul_ln73_1499 = mul i30 %sext_ln70_7, i30 1073736644

]]></Node>
<StgValue><ssdm name="mul_ln73_1499"/></StgValue>
</operation>

<operation id="1834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1830 %tmp_6070 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1499, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6070"/></StgValue>
</operation>

<operation id="1835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1831 %trunc_ln42_2543 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1499, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2543"/></StgValue>
</operation>

<operation id="1836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:1832 %sext_ln42_765 = sext i15 %trunc_ln42_2543

]]></Node>
<StgValue><ssdm name="sext_ln42_765"/></StgValue>
</operation>

<operation id="1837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1833 %tmp_6071 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1499, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6071"/></StgValue>
</operation>

<operation id="1838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1834 %tmp_6072 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1499, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6072"/></StgValue>
</operation>

<operation id="1839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:1835 %trunc_ln42_2544 = trunc i30 %mul_ln73_1499

]]></Node>
<StgValue><ssdm name="trunc_ln42_2544"/></StgValue>
</operation>

<operation id="1840" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1836 %icmp_ln42_1624 = icmp_ne  i14 %trunc_ln42_2544, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1624"/></StgValue>
</operation>

<operation id="1841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1837 %tmp_6073 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1499, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6073"/></StgValue>
</operation>

<operation id="1842" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1838 %or_ln42_1812 = or i1 %tmp_6071, i1 %icmp_ln42_1624

]]></Node>
<StgValue><ssdm name="or_ln42_1812"/></StgValue>
</operation>

<operation id="1843" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1839 %and_ln42_1868 = and i1 %or_ln42_1812, i1 %tmp_6072

]]></Node>
<StgValue><ssdm name="and_ln42_1868"/></StgValue>
</operation>

<operation id="1844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1840 %zext_ln42_1615 = zext i1 %and_ln42_1868

]]></Node>
<StgValue><ssdm name="zext_ln42_1615"/></StgValue>
</operation>

<operation id="1845" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1841 %add_ln42_61 = add i16 %sext_ln42_765, i16 %zext_ln42_1615

]]></Node>
<StgValue><ssdm name="add_ln42_61"/></StgValue>
</operation>

<operation id="1846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1842 %tmp_6074 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_61, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6074"/></StgValue>
</operation>

<operation id="1847" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1843 %xor_ln42_305 = xor i1 %tmp_6074, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_305"/></StgValue>
</operation>

<operation id="1848" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1844 %and_ln42_1869 = and i1 %tmp_6073, i1 %xor_ln42_305

]]></Node>
<StgValue><ssdm name="and_ln42_1869"/></StgValue>
</operation>

<operation id="1849" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1845 %xor_ln42_306 = xor i1 %tmp_6070, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_306"/></StgValue>
</operation>

<operation id="1850" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1846 %select_ln42_244 = select i1 %and_ln42_1869, i1 %tmp_6070, i1 %xor_ln42_306

]]></Node>
<StgValue><ssdm name="select_ln42_244"/></StgValue>
</operation>

<operation id="1851" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1847 %select_ln42_245 = select i1 %and_ln42_1869, i1 %xor_ln42_306, i1 %tmp_6070

]]></Node>
<StgValue><ssdm name="select_ln42_245"/></StgValue>
</operation>

<operation id="1852" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1848 %xor_ln42_307 = xor i1 %tmp_6073, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_307"/></StgValue>
</operation>

<operation id="1853" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1849 %or_ln42_1813 = or i1 %tmp_6074, i1 %xor_ln42_307

]]></Node>
<StgValue><ssdm name="or_ln42_1813"/></StgValue>
</operation>

<operation id="1854" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1850 %xor_ln42_308 = xor i1 %select_ln42_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_308"/></StgValue>
</operation>

<operation id="1855" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1851 %or_ln42_1814 = or i1 %tmp_6074, i1 %xor_ln42_308

]]></Node>
<StgValue><ssdm name="or_ln42_1814"/></StgValue>
</operation>

<operation id="1856" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1852 %and_ln42_1870 = and i1 %or_ln42_1814, i1 %xor_ln42_306

]]></Node>
<StgValue><ssdm name="and_ln42_1870"/></StgValue>
</operation>

<operation id="1857" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1853 %and_ln42_1871 = and i1 %tmp_6074, i1 %select_ln42_245

]]></Node>
<StgValue><ssdm name="and_ln42_1871"/></StgValue>
</operation>

<operation id="1858" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1854 %xor_ln42_309 = xor i1 %and_ln42_1871, i1 %or_ln42_1813

]]></Node>
<StgValue><ssdm name="xor_ln42_309"/></StgValue>
</operation>

<operation id="1859" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1855 %and_ln42_1872 = and i1 %xor_ln42_309, i1 %tmp_6070

]]></Node>
<StgValue><ssdm name="and_ln42_1872"/></StgValue>
</operation>

<operation id="1860" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1856 %select_ln42_246 = select i1 %and_ln42_1870, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_246"/></StgValue>
</operation>

<operation id="1861" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1857 %or_ln42_1815 = or i1 %and_ln42_1870, i1 %and_ln42_1872

]]></Node>
<StgValue><ssdm name="or_ln42_1815"/></StgValue>
</operation>

<operation id="1862" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1858 %mult_1498 = select i1 %or_ln42_1815, i16 %select_ln42_246, i16 %add_ln42_61

]]></Node>
<StgValue><ssdm name="mult_1498"/></StgValue>
</operation>

<operation id="1863" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1859 %mul_ln73_1500 = mul i31 %sext_ln70_8, i31 2147471115

]]></Node>
<StgValue><ssdm name="mul_ln73_1500"/></StgValue>
</operation>

<operation id="1864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1860 %tmp_6075 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1500, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6075"/></StgValue>
</operation>

<operation id="1865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1861 %trunc_ln42_1625 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1500, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1625"/></StgValue>
</operation>

<operation id="1866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1862 %tmp_6076 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1500, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6076"/></StgValue>
</operation>

<operation id="1867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1863 %tmp_6077 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1500, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6077"/></StgValue>
</operation>

<operation id="1868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:1864 %trunc_ln42_2545 = trunc i31 %mul_ln73_1500

]]></Node>
<StgValue><ssdm name="trunc_ln42_2545"/></StgValue>
</operation>

<operation id="1869" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1865 %icmp_ln42_1625 = icmp_ne  i14 %trunc_ln42_2545, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1625"/></StgValue>
</operation>

<operation id="1870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1866 %tmp_6078 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1500, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6078"/></StgValue>
</operation>

<operation id="1871" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1867 %or_ln42_1816 = or i1 %tmp_6076, i1 %icmp_ln42_1625

]]></Node>
<StgValue><ssdm name="or_ln42_1816"/></StgValue>
</operation>

<operation id="1872" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1868 %and_ln42_1873 = and i1 %or_ln42_1816, i1 %tmp_6077

]]></Node>
<StgValue><ssdm name="and_ln42_1873"/></StgValue>
</operation>

<operation id="1873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1869 %zext_ln42_1616 = zext i1 %and_ln42_1873

]]></Node>
<StgValue><ssdm name="zext_ln42_1616"/></StgValue>
</operation>

<operation id="1874" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1870 %add_ln42_62 = add i16 %trunc_ln42_1625, i16 %zext_ln42_1616

]]></Node>
<StgValue><ssdm name="add_ln42_62"/></StgValue>
</operation>

<operation id="1875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1871 %tmp_6079 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_62, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6079"/></StgValue>
</operation>

<operation id="1876" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1872 %xor_ln42_310 = xor i1 %tmp_6079, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_310"/></StgValue>
</operation>

<operation id="1877" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1873 %and_ln42_1874 = and i1 %tmp_6078, i1 %xor_ln42_310

]]></Node>
<StgValue><ssdm name="and_ln42_1874"/></StgValue>
</operation>

<operation id="1878" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1874 %xor_ln42_311 = xor i1 %tmp_6075, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_311"/></StgValue>
</operation>

<operation id="1879" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1875 %select_ln42_248 = select i1 %and_ln42_1874, i1 %tmp_6075, i1 %xor_ln42_311

]]></Node>
<StgValue><ssdm name="select_ln42_248"/></StgValue>
</operation>

<operation id="1880" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1876 %select_ln42_249 = select i1 %and_ln42_1874, i1 %xor_ln42_311, i1 %tmp_6075

]]></Node>
<StgValue><ssdm name="select_ln42_249"/></StgValue>
</operation>

<operation id="1881" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1877 %xor_ln42_312 = xor i1 %tmp_6078, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_312"/></StgValue>
</operation>

<operation id="1882" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1878 %or_ln42_1817 = or i1 %tmp_6079, i1 %xor_ln42_312

]]></Node>
<StgValue><ssdm name="or_ln42_1817"/></StgValue>
</operation>

<operation id="1883" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1879 %xor_ln42_313 = xor i1 %select_ln42_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_313"/></StgValue>
</operation>

<operation id="1884" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1880 %or_ln42_1818 = or i1 %tmp_6079, i1 %xor_ln42_313

]]></Node>
<StgValue><ssdm name="or_ln42_1818"/></StgValue>
</operation>

<operation id="1885" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1881 %and_ln42_1875 = and i1 %or_ln42_1818, i1 %xor_ln42_311

]]></Node>
<StgValue><ssdm name="and_ln42_1875"/></StgValue>
</operation>

<operation id="1886" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1882 %and_ln42_1876 = and i1 %tmp_6079, i1 %select_ln42_249

]]></Node>
<StgValue><ssdm name="and_ln42_1876"/></StgValue>
</operation>

<operation id="1887" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1883 %xor_ln42_314 = xor i1 %and_ln42_1876, i1 %or_ln42_1817

]]></Node>
<StgValue><ssdm name="xor_ln42_314"/></StgValue>
</operation>

<operation id="1888" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1884 %and_ln42_1877 = and i1 %xor_ln42_314, i1 %tmp_6075

]]></Node>
<StgValue><ssdm name="and_ln42_1877"/></StgValue>
</operation>

<operation id="1889" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1885 %select_ln42_250 = select i1 %and_ln42_1875, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_250"/></StgValue>
</operation>

<operation id="1890" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1886 %or_ln42_1819 = or i1 %and_ln42_1875, i1 %and_ln42_1877

]]></Node>
<StgValue><ssdm name="or_ln42_1819"/></StgValue>
</operation>

<operation id="1891" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1887 %mult_1499 = select i1 %or_ln42_1819, i16 %select_ln42_250, i16 %add_ln42_62

]]></Node>
<StgValue><ssdm name="mult_1499"/></StgValue>
</operation>

<operation id="1892" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1888 %mul_ln73_1501 = mul i32 %conv_i_i_4, i32 29650

]]></Node>
<StgValue><ssdm name="mul_ln73_1501"/></StgValue>
</operation>

<operation id="1893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1889 %tmp_6080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1501, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6080"/></StgValue>
</operation>

<operation id="1894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1890 %trunc_ln42_1626 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1501, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1626"/></StgValue>
</operation>

<operation id="1895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1891 %tmp_6081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1501, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6081"/></StgValue>
</operation>

<operation id="1896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1892 %tmp_6082 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1501, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6082"/></StgValue>
</operation>

<operation id="1897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:1893 %trunc_ln42_2546 = trunc i32 %mul_ln73_1501

]]></Node>
<StgValue><ssdm name="trunc_ln42_2546"/></StgValue>
</operation>

<operation id="1898" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1894 %icmp_ln42_1626 = icmp_ne  i14 %trunc_ln42_2546, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1626"/></StgValue>
</operation>

<operation id="1899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1895 %tmp_6083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1501, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6083"/></StgValue>
</operation>

<operation id="1900" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1896 %or_ln42_1820 = or i1 %tmp_6081, i1 %icmp_ln42_1626

]]></Node>
<StgValue><ssdm name="or_ln42_1820"/></StgValue>
</operation>

<operation id="1901" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1897 %and_ln42_1878 = and i1 %or_ln42_1820, i1 %tmp_6082

]]></Node>
<StgValue><ssdm name="and_ln42_1878"/></StgValue>
</operation>

<operation id="1902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1898 %zext_ln42_1617 = zext i1 %and_ln42_1878

]]></Node>
<StgValue><ssdm name="zext_ln42_1617"/></StgValue>
</operation>

<operation id="1903" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1899 %add_ln42_63 = add i16 %trunc_ln42_1626, i16 %zext_ln42_1617

]]></Node>
<StgValue><ssdm name="add_ln42_63"/></StgValue>
</operation>

<operation id="1904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1900 %tmp_6084 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_63, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6084"/></StgValue>
</operation>

<operation id="1905" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1901 %xor_ln42_315 = xor i1 %tmp_6084, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_315"/></StgValue>
</operation>

<operation id="1906" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1902 %and_ln42_1879 = and i1 %tmp_6083, i1 %xor_ln42_315

]]></Node>
<StgValue><ssdm name="and_ln42_1879"/></StgValue>
</operation>

<operation id="1907" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1903 %xor_ln42_316 = xor i1 %tmp_6080, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_316"/></StgValue>
</operation>

<operation id="1908" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1904 %select_ln42_252 = select i1 %and_ln42_1879, i1 %tmp_6080, i1 %xor_ln42_316

]]></Node>
<StgValue><ssdm name="select_ln42_252"/></StgValue>
</operation>

<operation id="1909" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1905 %select_ln42_253 = select i1 %and_ln42_1879, i1 %xor_ln42_316, i1 %tmp_6080

]]></Node>
<StgValue><ssdm name="select_ln42_253"/></StgValue>
</operation>

<operation id="1910" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1906 %xor_ln42_317 = xor i1 %tmp_6083, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_317"/></StgValue>
</operation>

<operation id="1911" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1907 %or_ln42_1821 = or i1 %tmp_6084, i1 %xor_ln42_317

]]></Node>
<StgValue><ssdm name="or_ln42_1821"/></StgValue>
</operation>

<operation id="1912" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1908 %xor_ln42_318 = xor i1 %select_ln42_252, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_318"/></StgValue>
</operation>

<operation id="1913" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1909 %or_ln42_1822 = or i1 %tmp_6084, i1 %xor_ln42_318

]]></Node>
<StgValue><ssdm name="or_ln42_1822"/></StgValue>
</operation>

<operation id="1914" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1910 %and_ln42_1880 = and i1 %or_ln42_1822, i1 %xor_ln42_316

]]></Node>
<StgValue><ssdm name="and_ln42_1880"/></StgValue>
</operation>

<operation id="1915" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1911 %and_ln42_1881 = and i1 %tmp_6084, i1 %select_ln42_253

]]></Node>
<StgValue><ssdm name="and_ln42_1881"/></StgValue>
</operation>

<operation id="1916" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1912 %xor_ln42_319 = xor i1 %and_ln42_1881, i1 %or_ln42_1821

]]></Node>
<StgValue><ssdm name="xor_ln42_319"/></StgValue>
</operation>

<operation id="1917" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1913 %and_ln42_1882 = and i1 %xor_ln42_319, i1 %tmp_6080

]]></Node>
<StgValue><ssdm name="and_ln42_1882"/></StgValue>
</operation>

<operation id="1918" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1914 %select_ln42_254 = select i1 %and_ln42_1880, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_254"/></StgValue>
</operation>

<operation id="1919" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1915 %or_ln42_1823 = or i1 %and_ln42_1880, i1 %and_ln42_1882

]]></Node>
<StgValue><ssdm name="or_ln42_1823"/></StgValue>
</operation>

<operation id="1920" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1916 %mult_1500 = select i1 %or_ln42_1823, i16 %select_ln42_254, i16 %add_ln42_63

]]></Node>
<StgValue><ssdm name="mult_1500"/></StgValue>
</operation>

<operation id="1921" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1917 %mul_ln73_1502 = mul i31 %sext_ln70_8, i31 2147470099

]]></Node>
<StgValue><ssdm name="mul_ln73_1502"/></StgValue>
</operation>

<operation id="1922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1918 %tmp_6085 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1502, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6085"/></StgValue>
</operation>

<operation id="1923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1919 %trunc_ln42_1627 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1502, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1627"/></StgValue>
</operation>

<operation id="1924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1920 %tmp_6086 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1502, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6086"/></StgValue>
</operation>

<operation id="1925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1921 %tmp_6087 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1502, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6087"/></StgValue>
</operation>

<operation id="1926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:1922 %trunc_ln42_2547 = trunc i31 %mul_ln73_1502

]]></Node>
<StgValue><ssdm name="trunc_ln42_2547"/></StgValue>
</operation>

<operation id="1927" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1923 %icmp_ln42_1627 = icmp_ne  i14 %trunc_ln42_2547, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1627"/></StgValue>
</operation>

<operation id="1928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1924 %tmp_6088 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1502, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6088"/></StgValue>
</operation>

<operation id="1929" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1925 %or_ln42_1824 = or i1 %tmp_6086, i1 %icmp_ln42_1627

]]></Node>
<StgValue><ssdm name="or_ln42_1824"/></StgValue>
</operation>

<operation id="1930" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1926 %and_ln42_1883 = and i1 %or_ln42_1824, i1 %tmp_6087

]]></Node>
<StgValue><ssdm name="and_ln42_1883"/></StgValue>
</operation>

<operation id="1931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1927 %zext_ln42_1618 = zext i1 %and_ln42_1883

]]></Node>
<StgValue><ssdm name="zext_ln42_1618"/></StgValue>
</operation>

<operation id="1932" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1928 %add_ln42_64 = add i16 %trunc_ln42_1627, i16 %zext_ln42_1618

]]></Node>
<StgValue><ssdm name="add_ln42_64"/></StgValue>
</operation>

<operation id="1933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1929 %tmp_6089 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_64, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6089"/></StgValue>
</operation>

<operation id="1934" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1930 %xor_ln42_320 = xor i1 %tmp_6089, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_320"/></StgValue>
</operation>

<operation id="1935" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1931 %and_ln42_1884 = and i1 %tmp_6088, i1 %xor_ln42_320

]]></Node>
<StgValue><ssdm name="and_ln42_1884"/></StgValue>
</operation>

<operation id="1936" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1932 %xor_ln42_321 = xor i1 %tmp_6085, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_321"/></StgValue>
</operation>

<operation id="1937" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1933 %select_ln42_256 = select i1 %and_ln42_1884, i1 %tmp_6085, i1 %xor_ln42_321

]]></Node>
<StgValue><ssdm name="select_ln42_256"/></StgValue>
</operation>

<operation id="1938" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1934 %select_ln42_257 = select i1 %and_ln42_1884, i1 %xor_ln42_321, i1 %tmp_6085

]]></Node>
<StgValue><ssdm name="select_ln42_257"/></StgValue>
</operation>

<operation id="1939" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1935 %xor_ln42_322 = xor i1 %tmp_6088, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_322"/></StgValue>
</operation>

<operation id="1940" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1936 %or_ln42_1825 = or i1 %tmp_6089, i1 %xor_ln42_322

]]></Node>
<StgValue><ssdm name="or_ln42_1825"/></StgValue>
</operation>

<operation id="1941" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1937 %xor_ln42_323 = xor i1 %select_ln42_256, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_323"/></StgValue>
</operation>

<operation id="1942" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1938 %or_ln42_1826 = or i1 %tmp_6089, i1 %xor_ln42_323

]]></Node>
<StgValue><ssdm name="or_ln42_1826"/></StgValue>
</operation>

<operation id="1943" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1939 %and_ln42_1885 = and i1 %or_ln42_1826, i1 %xor_ln42_321

]]></Node>
<StgValue><ssdm name="and_ln42_1885"/></StgValue>
</operation>

<operation id="1944" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1940 %and_ln42_1886 = and i1 %tmp_6089, i1 %select_ln42_257

]]></Node>
<StgValue><ssdm name="and_ln42_1886"/></StgValue>
</operation>

<operation id="1945" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1941 %xor_ln42_324 = xor i1 %and_ln42_1886, i1 %or_ln42_1825

]]></Node>
<StgValue><ssdm name="xor_ln42_324"/></StgValue>
</operation>

<operation id="1946" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1942 %and_ln42_1887 = and i1 %xor_ln42_324, i1 %tmp_6085

]]></Node>
<StgValue><ssdm name="and_ln42_1887"/></StgValue>
</operation>

<operation id="1947" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1943 %select_ln42_258 = select i1 %and_ln42_1885, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_258"/></StgValue>
</operation>

<operation id="1948" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1944 %or_ln42_1827 = or i1 %and_ln42_1885, i1 %and_ln42_1887

]]></Node>
<StgValue><ssdm name="or_ln42_1827"/></StgValue>
</operation>

<operation id="1949" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1945 %mult_1501 = select i1 %or_ln42_1827, i16 %select_ln42_258, i16 %add_ln42_64

]]></Node>
<StgValue><ssdm name="mult_1501"/></StgValue>
</operation>

<operation id="1950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1946 %a_5 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="1951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:1947 %conv_i_i_5 = sext i16 %a_5

]]></Node>
<StgValue><ssdm name="conv_i_i_5"/></StgValue>
</operation>

<operation id="1952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1948 %sext_ln70_9 = sext i16 %a_5

]]></Node>
<StgValue><ssdm name="sext_ln70_9"/></StgValue>
</operation>

<operation id="1953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="30" op_0_bw="16">
<![CDATA[
entry_ifconv:1949 %sext_ln70_10 = sext i16 %a_5

]]></Node>
<StgValue><ssdm name="sext_ln70_10"/></StgValue>
</operation>

<operation id="1954" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:1950 %mul_ln73_1503 = mul i30 %sext_ln70_10, i30 6467

]]></Node>
<StgValue><ssdm name="mul_ln73_1503"/></StgValue>
</operation>

<operation id="1955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1951 %tmp_6090 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1503, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6090"/></StgValue>
</operation>

<operation id="1956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1952 %trunc_ln42_2548 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1503, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2548"/></StgValue>
</operation>

<operation id="1957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:1953 %sext_ln42_766 = sext i15 %trunc_ln42_2548

]]></Node>
<StgValue><ssdm name="sext_ln42_766"/></StgValue>
</operation>

<operation id="1958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1954 %tmp_6091 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1503, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6091"/></StgValue>
</operation>

<operation id="1959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1955 %tmp_6092 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1503, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6092"/></StgValue>
</operation>

<operation id="1960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:1956 %trunc_ln42_2549 = trunc i30 %mul_ln73_1503

]]></Node>
<StgValue><ssdm name="trunc_ln42_2549"/></StgValue>
</operation>

<operation id="1961" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1957 %icmp_ln42_1628 = icmp_ne  i14 %trunc_ln42_2549, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1628"/></StgValue>
</operation>

<operation id="1962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:1958 %tmp_6093 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1503, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6093"/></StgValue>
</operation>

<operation id="1963" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1959 %or_ln42_1828 = or i1 %tmp_6091, i1 %icmp_ln42_1628

]]></Node>
<StgValue><ssdm name="or_ln42_1828"/></StgValue>
</operation>

<operation id="1964" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1960 %and_ln42_1888 = and i1 %or_ln42_1828, i1 %tmp_6092

]]></Node>
<StgValue><ssdm name="and_ln42_1888"/></StgValue>
</operation>

<operation id="1965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1961 %zext_ln42_1619 = zext i1 %and_ln42_1888

]]></Node>
<StgValue><ssdm name="zext_ln42_1619"/></StgValue>
</operation>

<operation id="1966" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1962 %add_ln42_65 = add i16 %sext_ln42_766, i16 %zext_ln42_1619

]]></Node>
<StgValue><ssdm name="add_ln42_65"/></StgValue>
</operation>

<operation id="1967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1963 %tmp_6094 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_65, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6094"/></StgValue>
</operation>

<operation id="1968" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1964 %xor_ln42_325 = xor i1 %tmp_6094, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_325"/></StgValue>
</operation>

<operation id="1969" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1965 %and_ln42_1889 = and i1 %tmp_6093, i1 %xor_ln42_325

]]></Node>
<StgValue><ssdm name="and_ln42_1889"/></StgValue>
</operation>

<operation id="1970" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1966 %xor_ln42_326 = xor i1 %tmp_6090, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_326"/></StgValue>
</operation>

<operation id="1971" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1967 %select_ln42_260 = select i1 %and_ln42_1889, i1 %tmp_6090, i1 %xor_ln42_326

]]></Node>
<StgValue><ssdm name="select_ln42_260"/></StgValue>
</operation>

<operation id="1972" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1968 %select_ln42_261 = select i1 %and_ln42_1889, i1 %xor_ln42_326, i1 %tmp_6090

]]></Node>
<StgValue><ssdm name="select_ln42_261"/></StgValue>
</operation>

<operation id="1973" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1969 %xor_ln42_327 = xor i1 %tmp_6093, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_327"/></StgValue>
</operation>

<operation id="1974" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1970 %or_ln42_1829 = or i1 %tmp_6094, i1 %xor_ln42_327

]]></Node>
<StgValue><ssdm name="or_ln42_1829"/></StgValue>
</operation>

<operation id="1975" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1971 %xor_ln42_328 = xor i1 %select_ln42_260, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_328"/></StgValue>
</operation>

<operation id="1976" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1972 %or_ln42_1830 = or i1 %tmp_6094, i1 %xor_ln42_328

]]></Node>
<StgValue><ssdm name="or_ln42_1830"/></StgValue>
</operation>

<operation id="1977" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1973 %and_ln42_1890 = and i1 %or_ln42_1830, i1 %xor_ln42_326

]]></Node>
<StgValue><ssdm name="and_ln42_1890"/></StgValue>
</operation>

<operation id="1978" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1974 %and_ln42_1891 = and i1 %tmp_6094, i1 %select_ln42_261

]]></Node>
<StgValue><ssdm name="and_ln42_1891"/></StgValue>
</operation>

<operation id="1979" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1975 %xor_ln42_329 = xor i1 %and_ln42_1891, i1 %or_ln42_1829

]]></Node>
<StgValue><ssdm name="xor_ln42_329"/></StgValue>
</operation>

<operation id="1980" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1976 %and_ln42_1892 = and i1 %xor_ln42_329, i1 %tmp_6090

]]></Node>
<StgValue><ssdm name="and_ln42_1892"/></StgValue>
</operation>

<operation id="1981" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1977 %select_ln42_262 = select i1 %and_ln42_1890, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_262"/></StgValue>
</operation>

<operation id="1982" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1978 %or_ln42_1831 = or i1 %and_ln42_1890, i1 %and_ln42_1892

]]></Node>
<StgValue><ssdm name="or_ln42_1831"/></StgValue>
</operation>

<operation id="1983" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1979 %mult_1502 = select i1 %or_ln42_1831, i16 %select_ln42_262, i16 %add_ln42_65

]]></Node>
<StgValue><ssdm name="mult_1502"/></StgValue>
</operation>

<operation id="1984" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1980 %mul_ln73_1504 = mul i31 %sext_ln70_9, i31 2147474655

]]></Node>
<StgValue><ssdm name="mul_ln73_1504"/></StgValue>
</operation>

<operation id="1985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1981 %tmp_6095 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1504, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6095"/></StgValue>
</operation>

<operation id="1986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1982 %trunc_ln42_1629 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1504, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1629"/></StgValue>
</operation>

<operation id="1987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1983 %tmp_6096 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1504, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6096"/></StgValue>
</operation>

<operation id="1988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1984 %tmp_6097 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1504, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6097"/></StgValue>
</operation>

<operation id="1989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:1985 %trunc_ln42_2550 = trunc i31 %mul_ln73_1504

]]></Node>
<StgValue><ssdm name="trunc_ln42_2550"/></StgValue>
</operation>

<operation id="1990" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:1986 %icmp_ln42_1629 = icmp_ne  i14 %trunc_ln42_2550, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1629"/></StgValue>
</operation>

<operation id="1991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1987 %tmp_6098 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1504, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6098"/></StgValue>
</operation>

<operation id="1992" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1988 %or_ln42_1832 = or i1 %tmp_6096, i1 %icmp_ln42_1629

]]></Node>
<StgValue><ssdm name="or_ln42_1832"/></StgValue>
</operation>

<operation id="1993" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1989 %and_ln42_1893 = and i1 %or_ln42_1832, i1 %tmp_6097

]]></Node>
<StgValue><ssdm name="and_ln42_1893"/></StgValue>
</operation>

<operation id="1994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1990 %zext_ln42_1620 = zext i1 %and_ln42_1893

]]></Node>
<StgValue><ssdm name="zext_ln42_1620"/></StgValue>
</operation>

<operation id="1995" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1991 %add_ln42_66 = add i16 %trunc_ln42_1629, i16 %zext_ln42_1620

]]></Node>
<StgValue><ssdm name="add_ln42_66"/></StgValue>
</operation>

<operation id="1996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1992 %tmp_6099 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_66, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6099"/></StgValue>
</operation>

<operation id="1997" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1993 %xor_ln42_330 = xor i1 %tmp_6099, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_330"/></StgValue>
</operation>

<operation id="1998" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1994 %and_ln42_1894 = and i1 %tmp_6098, i1 %xor_ln42_330

]]></Node>
<StgValue><ssdm name="and_ln42_1894"/></StgValue>
</operation>

<operation id="1999" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1995 %xor_ln42_331 = xor i1 %tmp_6095, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_331"/></StgValue>
</operation>

<operation id="2000" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1996 %select_ln42_264 = select i1 %and_ln42_1894, i1 %tmp_6095, i1 %xor_ln42_331

]]></Node>
<StgValue><ssdm name="select_ln42_264"/></StgValue>
</operation>

<operation id="2001" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1997 %select_ln42_265 = select i1 %and_ln42_1894, i1 %xor_ln42_331, i1 %tmp_6095

]]></Node>
<StgValue><ssdm name="select_ln42_265"/></StgValue>
</operation>

<operation id="2002" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1998 %xor_ln42_332 = xor i1 %tmp_6098, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_332"/></StgValue>
</operation>

<operation id="2003" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1999 %or_ln42_1833 = or i1 %tmp_6099, i1 %xor_ln42_332

]]></Node>
<StgValue><ssdm name="or_ln42_1833"/></StgValue>
</operation>

<operation id="2004" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2000 %xor_ln42_333 = xor i1 %select_ln42_264, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_333"/></StgValue>
</operation>

<operation id="2005" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2001 %or_ln42_1834 = or i1 %tmp_6099, i1 %xor_ln42_333

]]></Node>
<StgValue><ssdm name="or_ln42_1834"/></StgValue>
</operation>

<operation id="2006" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2002 %and_ln42_1895 = and i1 %or_ln42_1834, i1 %xor_ln42_331

]]></Node>
<StgValue><ssdm name="and_ln42_1895"/></StgValue>
</operation>

<operation id="2007" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2003 %and_ln42_1896 = and i1 %tmp_6099, i1 %select_ln42_265

]]></Node>
<StgValue><ssdm name="and_ln42_1896"/></StgValue>
</operation>

<operation id="2008" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2004 %xor_ln42_334 = xor i1 %and_ln42_1896, i1 %or_ln42_1833

]]></Node>
<StgValue><ssdm name="xor_ln42_334"/></StgValue>
</operation>

<operation id="2009" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2005 %and_ln42_1897 = and i1 %xor_ln42_334, i1 %tmp_6095

]]></Node>
<StgValue><ssdm name="and_ln42_1897"/></StgValue>
</operation>

<operation id="2010" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2006 %select_ln42_266 = select i1 %and_ln42_1895, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_266"/></StgValue>
</operation>

<operation id="2011" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2007 %or_ln42_1835 = or i1 %and_ln42_1895, i1 %and_ln42_1897

]]></Node>
<StgValue><ssdm name="or_ln42_1835"/></StgValue>
</operation>

<operation id="2012" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2008 %mult_1503 = select i1 %or_ln42_1835, i16 %select_ln42_266, i16 %add_ln42_66

]]></Node>
<StgValue><ssdm name="mult_1503"/></StgValue>
</operation>

<operation id="2013" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2009 %mul_ln73_1505 = mul i31 %sext_ln70_9, i31 14948

]]></Node>
<StgValue><ssdm name="mul_ln73_1505"/></StgValue>
</operation>

<operation id="2014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2010 %tmp_6100 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1505, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6100"/></StgValue>
</operation>

<operation id="2015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2011 %trunc_ln42_1630 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1505, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1630"/></StgValue>
</operation>

<operation id="2016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2012 %tmp_6101 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1505, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6101"/></StgValue>
</operation>

<operation id="2017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2013 %tmp_6102 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1505, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6102"/></StgValue>
</operation>

<operation id="2018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:2014 %trunc_ln42_2551 = trunc i31 %mul_ln73_1505

]]></Node>
<StgValue><ssdm name="trunc_ln42_2551"/></StgValue>
</operation>

<operation id="2019" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2015 %icmp_ln42_1630 = icmp_ne  i14 %trunc_ln42_2551, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1630"/></StgValue>
</operation>

<operation id="2020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2016 %tmp_6103 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1505, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6103"/></StgValue>
</operation>

<operation id="2021" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2017 %or_ln42_1836 = or i1 %tmp_6101, i1 %icmp_ln42_1630

]]></Node>
<StgValue><ssdm name="or_ln42_1836"/></StgValue>
</operation>

<operation id="2022" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2018 %and_ln42_1898 = and i1 %or_ln42_1836, i1 %tmp_6102

]]></Node>
<StgValue><ssdm name="and_ln42_1898"/></StgValue>
</operation>

<operation id="2023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2019 %zext_ln42_1621 = zext i1 %and_ln42_1898

]]></Node>
<StgValue><ssdm name="zext_ln42_1621"/></StgValue>
</operation>

<operation id="2024" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2020 %add_ln42_67 = add i16 %trunc_ln42_1630, i16 %zext_ln42_1621

]]></Node>
<StgValue><ssdm name="add_ln42_67"/></StgValue>
</operation>

<operation id="2025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2021 %tmp_6104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_67, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6104"/></StgValue>
</operation>

<operation id="2026" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2022 %xor_ln42_335 = xor i1 %tmp_6104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_335"/></StgValue>
</operation>

<operation id="2027" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2023 %and_ln42_1899 = and i1 %tmp_6103, i1 %xor_ln42_335

]]></Node>
<StgValue><ssdm name="and_ln42_1899"/></StgValue>
</operation>

<operation id="2028" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2024 %xor_ln42_336 = xor i1 %tmp_6100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_336"/></StgValue>
</operation>

<operation id="2029" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2025 %select_ln42_268 = select i1 %and_ln42_1899, i1 %tmp_6100, i1 %xor_ln42_336

]]></Node>
<StgValue><ssdm name="select_ln42_268"/></StgValue>
</operation>

<operation id="2030" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2026 %select_ln42_269 = select i1 %and_ln42_1899, i1 %xor_ln42_336, i1 %tmp_6100

]]></Node>
<StgValue><ssdm name="select_ln42_269"/></StgValue>
</operation>

<operation id="2031" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2027 %xor_ln42_337 = xor i1 %tmp_6103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_337"/></StgValue>
</operation>

<operation id="2032" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2028 %or_ln42_1837 = or i1 %tmp_6104, i1 %xor_ln42_337

]]></Node>
<StgValue><ssdm name="or_ln42_1837"/></StgValue>
</operation>

<operation id="2033" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2029 %xor_ln42_338 = xor i1 %select_ln42_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_338"/></StgValue>
</operation>

<operation id="2034" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2030 %or_ln42_1838 = or i1 %tmp_6104, i1 %xor_ln42_338

]]></Node>
<StgValue><ssdm name="or_ln42_1838"/></StgValue>
</operation>

<operation id="2035" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2031 %and_ln42_1900 = and i1 %or_ln42_1838, i1 %xor_ln42_336

]]></Node>
<StgValue><ssdm name="and_ln42_1900"/></StgValue>
</operation>

<operation id="2036" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2032 %and_ln42_1901 = and i1 %tmp_6104, i1 %select_ln42_269

]]></Node>
<StgValue><ssdm name="and_ln42_1901"/></StgValue>
</operation>

<operation id="2037" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2033 %xor_ln42_339 = xor i1 %and_ln42_1901, i1 %or_ln42_1837

]]></Node>
<StgValue><ssdm name="xor_ln42_339"/></StgValue>
</operation>

<operation id="2038" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2034 %and_ln42_1902 = and i1 %xor_ln42_339, i1 %tmp_6100

]]></Node>
<StgValue><ssdm name="and_ln42_1902"/></StgValue>
</operation>

<operation id="2039" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2035 %select_ln42_270 = select i1 %and_ln42_1900, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_270"/></StgValue>
</operation>

<operation id="2040" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2036 %or_ln42_1839 = or i1 %and_ln42_1900, i1 %and_ln42_1902

]]></Node>
<StgValue><ssdm name="or_ln42_1839"/></StgValue>
</operation>

<operation id="2041" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2037 %mult_1504 = select i1 %or_ln42_1839, i16 %select_ln42_270, i16 %add_ln42_67

]]></Node>
<StgValue><ssdm name="mult_1504"/></StgValue>
</operation>

<operation id="2042" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2038 %mul_ln73_1506 = mul i31 %sext_ln70_9, i31 2147474247

]]></Node>
<StgValue><ssdm name="mul_ln73_1506"/></StgValue>
</operation>

<operation id="2043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2039 %tmp_6105 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1506, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6105"/></StgValue>
</operation>

<operation id="2044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2040 %trunc_ln42_1631 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1506, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1631"/></StgValue>
</operation>

<operation id="2045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2041 %tmp_6106 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1506, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6106"/></StgValue>
</operation>

<operation id="2046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2042 %tmp_6107 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1506, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6107"/></StgValue>
</operation>

<operation id="2047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:2043 %trunc_ln42_2552 = trunc i31 %mul_ln73_1506

]]></Node>
<StgValue><ssdm name="trunc_ln42_2552"/></StgValue>
</operation>

<operation id="2048" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2044 %icmp_ln42_1631 = icmp_ne  i14 %trunc_ln42_2552, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1631"/></StgValue>
</operation>

<operation id="2049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2045 %tmp_6108 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1506, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6108"/></StgValue>
</operation>

<operation id="2050" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2046 %or_ln42_1840 = or i1 %tmp_6106, i1 %icmp_ln42_1631

]]></Node>
<StgValue><ssdm name="or_ln42_1840"/></StgValue>
</operation>

<operation id="2051" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2047 %and_ln42_1903 = and i1 %or_ln42_1840, i1 %tmp_6107

]]></Node>
<StgValue><ssdm name="and_ln42_1903"/></StgValue>
</operation>

<operation id="2052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2048 %zext_ln42_1622 = zext i1 %and_ln42_1903

]]></Node>
<StgValue><ssdm name="zext_ln42_1622"/></StgValue>
</operation>

<operation id="2053" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2049 %add_ln42_68 = add i16 %trunc_ln42_1631, i16 %zext_ln42_1622

]]></Node>
<StgValue><ssdm name="add_ln42_68"/></StgValue>
</operation>

<operation id="2054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2050 %tmp_6109 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_68, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6109"/></StgValue>
</operation>

<operation id="2055" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2051 %xor_ln42_340 = xor i1 %tmp_6109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_340"/></StgValue>
</operation>

<operation id="2056" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2052 %and_ln42_1904 = and i1 %tmp_6108, i1 %xor_ln42_340

]]></Node>
<StgValue><ssdm name="and_ln42_1904"/></StgValue>
</operation>

<operation id="2057" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2053 %xor_ln42_341 = xor i1 %tmp_6105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_341"/></StgValue>
</operation>

<operation id="2058" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2054 %select_ln42_272 = select i1 %and_ln42_1904, i1 %tmp_6105, i1 %xor_ln42_341

]]></Node>
<StgValue><ssdm name="select_ln42_272"/></StgValue>
</operation>

<operation id="2059" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2055 %select_ln42_273 = select i1 %and_ln42_1904, i1 %xor_ln42_341, i1 %tmp_6105

]]></Node>
<StgValue><ssdm name="select_ln42_273"/></StgValue>
</operation>

<operation id="2060" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2056 %xor_ln42_342 = xor i1 %tmp_6108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_342"/></StgValue>
</operation>

<operation id="2061" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2057 %or_ln42_1841 = or i1 %tmp_6109, i1 %xor_ln42_342

]]></Node>
<StgValue><ssdm name="or_ln42_1841"/></StgValue>
</operation>

<operation id="2062" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2058 %xor_ln42_343 = xor i1 %select_ln42_272, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_343"/></StgValue>
</operation>

<operation id="2063" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2059 %or_ln42_1842 = or i1 %tmp_6109, i1 %xor_ln42_343

]]></Node>
<StgValue><ssdm name="or_ln42_1842"/></StgValue>
</operation>

<operation id="2064" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2060 %and_ln42_1905 = and i1 %or_ln42_1842, i1 %xor_ln42_341

]]></Node>
<StgValue><ssdm name="and_ln42_1905"/></StgValue>
</operation>

<operation id="2065" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2061 %and_ln42_1906 = and i1 %tmp_6109, i1 %select_ln42_273

]]></Node>
<StgValue><ssdm name="and_ln42_1906"/></StgValue>
</operation>

<operation id="2066" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2062 %xor_ln42_344 = xor i1 %and_ln42_1906, i1 %or_ln42_1841

]]></Node>
<StgValue><ssdm name="xor_ln42_344"/></StgValue>
</operation>

<operation id="2067" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2063 %and_ln42_1907 = and i1 %xor_ln42_344, i1 %tmp_6105

]]></Node>
<StgValue><ssdm name="and_ln42_1907"/></StgValue>
</operation>

<operation id="2068" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2064 %select_ln42_274 = select i1 %and_ln42_1905, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_274"/></StgValue>
</operation>

<operation id="2069" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2065 %or_ln42_1843 = or i1 %and_ln42_1905, i1 %and_ln42_1907

]]></Node>
<StgValue><ssdm name="or_ln42_1843"/></StgValue>
</operation>

<operation id="2070" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2066 %mult_1505 = select i1 %or_ln42_1843, i16 %select_ln42_274, i16 %add_ln42_68

]]></Node>
<StgValue><ssdm name="mult_1505"/></StgValue>
</operation>

<operation id="2071" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:2067 %mul_ln73_1507 = mul i30 %sext_ln70_10, i30 1073734955

]]></Node>
<StgValue><ssdm name="mul_ln73_1507"/></StgValue>
</operation>

<operation id="2072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2068 %tmp_6110 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1507, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6110"/></StgValue>
</operation>

<operation id="2073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2069 %trunc_ln42_2553 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1507, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2553"/></StgValue>
</operation>

<operation id="2074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:2070 %sext_ln42_767 = sext i15 %trunc_ln42_2553

]]></Node>
<StgValue><ssdm name="sext_ln42_767"/></StgValue>
</operation>

<operation id="2075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2071 %tmp_6111 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1507, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6111"/></StgValue>
</operation>

<operation id="2076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2072 %tmp_6112 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1507, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6112"/></StgValue>
</operation>

<operation id="2077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:2073 %trunc_ln42_2554 = trunc i30 %mul_ln73_1507

]]></Node>
<StgValue><ssdm name="trunc_ln42_2554"/></StgValue>
</operation>

<operation id="2078" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2074 %icmp_ln42_1632 = icmp_ne  i14 %trunc_ln42_2554, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1632"/></StgValue>
</operation>

<operation id="2079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2075 %tmp_6113 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1507, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6113"/></StgValue>
</operation>

<operation id="2080" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2076 %or_ln42_1844 = or i1 %tmp_6111, i1 %icmp_ln42_1632

]]></Node>
<StgValue><ssdm name="or_ln42_1844"/></StgValue>
</operation>

<operation id="2081" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2077 %and_ln42_1908 = and i1 %or_ln42_1844, i1 %tmp_6112

]]></Node>
<StgValue><ssdm name="and_ln42_1908"/></StgValue>
</operation>

<operation id="2082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2078 %zext_ln42_1623 = zext i1 %and_ln42_1908

]]></Node>
<StgValue><ssdm name="zext_ln42_1623"/></StgValue>
</operation>

<operation id="2083" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2079 %add_ln42_69 = add i16 %sext_ln42_767, i16 %zext_ln42_1623

]]></Node>
<StgValue><ssdm name="add_ln42_69"/></StgValue>
</operation>

<operation id="2084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2080 %tmp_6114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_69, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6114"/></StgValue>
</operation>

<operation id="2085" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2081 %xor_ln42_345 = xor i1 %tmp_6114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_345"/></StgValue>
</operation>

<operation id="2086" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2082 %and_ln42_1909 = and i1 %tmp_6113, i1 %xor_ln42_345

]]></Node>
<StgValue><ssdm name="and_ln42_1909"/></StgValue>
</operation>

<operation id="2087" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2083 %xor_ln42_346 = xor i1 %tmp_6110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_346"/></StgValue>
</operation>

<operation id="2088" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2084 %select_ln42_276 = select i1 %and_ln42_1909, i1 %tmp_6110, i1 %xor_ln42_346

]]></Node>
<StgValue><ssdm name="select_ln42_276"/></StgValue>
</operation>

<operation id="2089" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2085 %select_ln42_277 = select i1 %and_ln42_1909, i1 %xor_ln42_346, i1 %tmp_6110

]]></Node>
<StgValue><ssdm name="select_ln42_277"/></StgValue>
</operation>

<operation id="2090" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2086 %xor_ln42_347 = xor i1 %tmp_6113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_347"/></StgValue>
</operation>

<operation id="2091" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2087 %or_ln42_1845 = or i1 %tmp_6114, i1 %xor_ln42_347

]]></Node>
<StgValue><ssdm name="or_ln42_1845"/></StgValue>
</operation>

<operation id="2092" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2088 %xor_ln42_348 = xor i1 %select_ln42_276, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_348"/></StgValue>
</operation>

<operation id="2093" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2089 %or_ln42_1846 = or i1 %tmp_6114, i1 %xor_ln42_348

]]></Node>
<StgValue><ssdm name="or_ln42_1846"/></StgValue>
</operation>

<operation id="2094" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2090 %and_ln42_1910 = and i1 %or_ln42_1846, i1 %xor_ln42_346

]]></Node>
<StgValue><ssdm name="and_ln42_1910"/></StgValue>
</operation>

<operation id="2095" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2091 %and_ln42_1911 = and i1 %tmp_6114, i1 %select_ln42_277

]]></Node>
<StgValue><ssdm name="and_ln42_1911"/></StgValue>
</operation>

<operation id="2096" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2092 %xor_ln42_349 = xor i1 %and_ln42_1911, i1 %or_ln42_1845

]]></Node>
<StgValue><ssdm name="xor_ln42_349"/></StgValue>
</operation>

<operation id="2097" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2093 %and_ln42_1912 = and i1 %xor_ln42_349, i1 %tmp_6110

]]></Node>
<StgValue><ssdm name="and_ln42_1912"/></StgValue>
</operation>

<operation id="2098" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2094 %select_ln42_278 = select i1 %and_ln42_1910, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_278"/></StgValue>
</operation>

<operation id="2099" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2095 %or_ln42_1847 = or i1 %and_ln42_1910, i1 %and_ln42_1912

]]></Node>
<StgValue><ssdm name="or_ln42_1847"/></StgValue>
</operation>

<operation id="2100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2096 %mult_1506 = select i1 %or_ln42_1847, i16 %select_ln42_278, i16 %add_ln42_69

]]></Node>
<StgValue><ssdm name="mult_1506"/></StgValue>
</operation>

<operation id="2101" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2097 %mul_ln73_1508 = mul i32 %conv_i_i_5, i32 4294949270

]]></Node>
<StgValue><ssdm name="mul_ln73_1508"/></StgValue>
</operation>

<operation id="2102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2098 %tmp_6115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1508, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6115"/></StgValue>
</operation>

<operation id="2103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2099 %trunc_ln42_1633 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1508, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1633"/></StgValue>
</operation>

<operation id="2104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2100 %tmp_6116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1508, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6116"/></StgValue>
</operation>

<operation id="2105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2101 %tmp_6117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1508, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6117"/></StgValue>
</operation>

<operation id="2106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2102 %trunc_ln42_2555 = trunc i32 %mul_ln73_1508

]]></Node>
<StgValue><ssdm name="trunc_ln42_2555"/></StgValue>
</operation>

<operation id="2107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2103 %icmp_ln42_1633 = icmp_ne  i14 %trunc_ln42_2555, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1633"/></StgValue>
</operation>

<operation id="2108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2104 %tmp_6118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1508, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6118"/></StgValue>
</operation>

<operation id="2109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2105 %or_ln42_1848 = or i1 %tmp_6116, i1 %icmp_ln42_1633

]]></Node>
<StgValue><ssdm name="or_ln42_1848"/></StgValue>
</operation>

<operation id="2110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2106 %and_ln42_1913 = and i1 %or_ln42_1848, i1 %tmp_6117

]]></Node>
<StgValue><ssdm name="and_ln42_1913"/></StgValue>
</operation>

<operation id="2111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2107 %zext_ln42_1624 = zext i1 %and_ln42_1913

]]></Node>
<StgValue><ssdm name="zext_ln42_1624"/></StgValue>
</operation>

<operation id="2112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2108 %add_ln42_70 = add i16 %trunc_ln42_1633, i16 %zext_ln42_1624

]]></Node>
<StgValue><ssdm name="add_ln42_70"/></StgValue>
</operation>

<operation id="2113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2109 %tmp_6119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_70, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6119"/></StgValue>
</operation>

<operation id="2114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2110 %xor_ln42_350 = xor i1 %tmp_6119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_350"/></StgValue>
</operation>

<operation id="2115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2111 %and_ln42_1914 = and i1 %tmp_6118, i1 %xor_ln42_350

]]></Node>
<StgValue><ssdm name="and_ln42_1914"/></StgValue>
</operation>

<operation id="2116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2112 %xor_ln42_351 = xor i1 %tmp_6115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_351"/></StgValue>
</operation>

<operation id="2117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2113 %select_ln42_280 = select i1 %and_ln42_1914, i1 %tmp_6115, i1 %xor_ln42_351

]]></Node>
<StgValue><ssdm name="select_ln42_280"/></StgValue>
</operation>

<operation id="2118" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2114 %select_ln42_281 = select i1 %and_ln42_1914, i1 %xor_ln42_351, i1 %tmp_6115

]]></Node>
<StgValue><ssdm name="select_ln42_281"/></StgValue>
</operation>

<operation id="2119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2115 %xor_ln42_352 = xor i1 %tmp_6118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_352"/></StgValue>
</operation>

<operation id="2120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2116 %or_ln42_1849 = or i1 %tmp_6119, i1 %xor_ln42_352

]]></Node>
<StgValue><ssdm name="or_ln42_1849"/></StgValue>
</operation>

<operation id="2121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2117 %xor_ln42_353 = xor i1 %select_ln42_280, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_353"/></StgValue>
</operation>

<operation id="2122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2118 %or_ln42_1850 = or i1 %tmp_6119, i1 %xor_ln42_353

]]></Node>
<StgValue><ssdm name="or_ln42_1850"/></StgValue>
</operation>

<operation id="2123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2119 %and_ln42_1915 = and i1 %or_ln42_1850, i1 %xor_ln42_351

]]></Node>
<StgValue><ssdm name="and_ln42_1915"/></StgValue>
</operation>

<operation id="2124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2120 %and_ln42_1916 = and i1 %tmp_6119, i1 %select_ln42_281

]]></Node>
<StgValue><ssdm name="and_ln42_1916"/></StgValue>
</operation>

<operation id="2125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2121 %xor_ln42_354 = xor i1 %and_ln42_1916, i1 %or_ln42_1849

]]></Node>
<StgValue><ssdm name="xor_ln42_354"/></StgValue>
</operation>

<operation id="2126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2122 %and_ln42_1917 = and i1 %xor_ln42_354, i1 %tmp_6115

]]></Node>
<StgValue><ssdm name="and_ln42_1917"/></StgValue>
</operation>

<operation id="2127" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2123 %select_ln42_282 = select i1 %and_ln42_1915, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_282"/></StgValue>
</operation>

<operation id="2128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2124 %or_ln42_1851 = or i1 %and_ln42_1915, i1 %and_ln42_1917

]]></Node>
<StgValue><ssdm name="or_ln42_1851"/></StgValue>
</operation>

<operation id="2129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2125 %mult_1507 = select i1 %or_ln42_1851, i16 %select_ln42_282, i16 %add_ln42_70

]]></Node>
<StgValue><ssdm name="mult_1507"/></StgValue>
</operation>

<operation id="2130" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:2126 %mul_ln73_1509 = mul i30 %sext_ln70_10, i30 1073736307

]]></Node>
<StgValue><ssdm name="mul_ln73_1509"/></StgValue>
</operation>

<operation id="2131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2127 %tmp_6120 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1509, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6120"/></StgValue>
</operation>

<operation id="2132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2128 %trunc_ln42_2556 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1509, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2556"/></StgValue>
</operation>

<operation id="2133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:2129 %sext_ln42_768 = sext i15 %trunc_ln42_2556

]]></Node>
<StgValue><ssdm name="sext_ln42_768"/></StgValue>
</operation>

<operation id="2134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2130 %tmp_6121 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1509, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6121"/></StgValue>
</operation>

<operation id="2135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2131 %tmp_6122 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1509, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6122"/></StgValue>
</operation>

<operation id="2136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:2132 %trunc_ln42_2557 = trunc i30 %mul_ln73_1509

]]></Node>
<StgValue><ssdm name="trunc_ln42_2557"/></StgValue>
</operation>

<operation id="2137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2133 %icmp_ln42_1634 = icmp_ne  i14 %trunc_ln42_2557, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1634"/></StgValue>
</operation>

<operation id="2138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2134 %tmp_6123 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1509, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6123"/></StgValue>
</operation>

<operation id="2139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2135 %or_ln42_1852 = or i1 %tmp_6121, i1 %icmp_ln42_1634

]]></Node>
<StgValue><ssdm name="or_ln42_1852"/></StgValue>
</operation>

<operation id="2140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2136 %and_ln42_1918 = and i1 %or_ln42_1852, i1 %tmp_6122

]]></Node>
<StgValue><ssdm name="and_ln42_1918"/></StgValue>
</operation>

<operation id="2141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2137 %zext_ln42_1625 = zext i1 %and_ln42_1918

]]></Node>
<StgValue><ssdm name="zext_ln42_1625"/></StgValue>
</operation>

<operation id="2142" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2138 %add_ln42_71 = add i16 %sext_ln42_768, i16 %zext_ln42_1625

]]></Node>
<StgValue><ssdm name="add_ln42_71"/></StgValue>
</operation>

<operation id="2143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2139 %tmp_6124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_71, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6124"/></StgValue>
</operation>

<operation id="2144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2140 %xor_ln42_355 = xor i1 %tmp_6124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_355"/></StgValue>
</operation>

<operation id="2145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2141 %and_ln42_1919 = and i1 %tmp_6123, i1 %xor_ln42_355

]]></Node>
<StgValue><ssdm name="and_ln42_1919"/></StgValue>
</operation>

<operation id="2146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2142 %xor_ln42_356 = xor i1 %tmp_6120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_356"/></StgValue>
</operation>

<operation id="2147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2143 %select_ln42_284 = select i1 %and_ln42_1919, i1 %tmp_6120, i1 %xor_ln42_356

]]></Node>
<StgValue><ssdm name="select_ln42_284"/></StgValue>
</operation>

<operation id="2148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2144 %select_ln42_285 = select i1 %and_ln42_1919, i1 %xor_ln42_356, i1 %tmp_6120

]]></Node>
<StgValue><ssdm name="select_ln42_285"/></StgValue>
</operation>

<operation id="2149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2145 %xor_ln42_357 = xor i1 %tmp_6123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_357"/></StgValue>
</operation>

<operation id="2150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2146 %or_ln42_1853 = or i1 %tmp_6124, i1 %xor_ln42_357

]]></Node>
<StgValue><ssdm name="or_ln42_1853"/></StgValue>
</operation>

<operation id="2151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2147 %xor_ln42_358 = xor i1 %select_ln42_284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_358"/></StgValue>
</operation>

<operation id="2152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2148 %or_ln42_1854 = or i1 %tmp_6124, i1 %xor_ln42_358

]]></Node>
<StgValue><ssdm name="or_ln42_1854"/></StgValue>
</operation>

<operation id="2153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2149 %and_ln42_1920 = and i1 %or_ln42_1854, i1 %xor_ln42_356

]]></Node>
<StgValue><ssdm name="and_ln42_1920"/></StgValue>
</operation>

<operation id="2154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2150 %and_ln42_1921 = and i1 %tmp_6124, i1 %select_ln42_285

]]></Node>
<StgValue><ssdm name="and_ln42_1921"/></StgValue>
</operation>

<operation id="2155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2151 %xor_ln42_359 = xor i1 %and_ln42_1921, i1 %or_ln42_1853

]]></Node>
<StgValue><ssdm name="xor_ln42_359"/></StgValue>
</operation>

<operation id="2156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2152 %and_ln42_1922 = and i1 %xor_ln42_359, i1 %tmp_6120

]]></Node>
<StgValue><ssdm name="and_ln42_1922"/></StgValue>
</operation>

<operation id="2157" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2153 %select_ln42_286 = select i1 %and_ln42_1920, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_286"/></StgValue>
</operation>

<operation id="2158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2154 %or_ln42_1855 = or i1 %and_ln42_1920, i1 %and_ln42_1922

]]></Node>
<StgValue><ssdm name="or_ln42_1855"/></StgValue>
</operation>

<operation id="2159" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2155 %mult_1508 = select i1 %or_ln42_1855, i16 %select_ln42_286, i16 %add_ln42_71

]]></Node>
<StgValue><ssdm name="mult_1508"/></StgValue>
</operation>

<operation id="2160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2156 %tmp_954 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="2161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:2157 %shl_ln73_41 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_954, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_41"/></StgValue>
</operation>

<operation id="2162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2158 %sext_ln73_7 = sext i31 %shl_ln73_41

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="2163" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2159 %sub_ln73_58 = sub i32 %sext_ln73_7, i32 %conv_i_i_5

]]></Node>
<StgValue><ssdm name="sub_ln73_58"/></StgValue>
</operation>

<operation id="2164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2160 %tmp_6125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_58, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6125"/></StgValue>
</operation>

<operation id="2165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2161 %trunc_ln42_1635 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_58, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1635"/></StgValue>
</operation>

<operation id="2166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2162 %tmp_6126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_58, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6126"/></StgValue>
</operation>

<operation id="2167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2163 %tmp_6127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_58, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6127"/></StgValue>
</operation>

<operation id="2168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2164 %trunc_ln42_2558 = trunc i32 %sub_ln73_58

]]></Node>
<StgValue><ssdm name="trunc_ln42_2558"/></StgValue>
</operation>

<operation id="2169" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2165 %icmp_ln42_1635 = icmp_ne  i14 %trunc_ln42_2558, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1635"/></StgValue>
</operation>

<operation id="2170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2166 %tmp_6128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_58, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6128"/></StgValue>
</operation>

<operation id="2171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2167 %or_ln42_1856 = or i1 %tmp_6126, i1 %icmp_ln42_1635

]]></Node>
<StgValue><ssdm name="or_ln42_1856"/></StgValue>
</operation>

<operation id="2172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2168 %and_ln42_1923 = and i1 %or_ln42_1856, i1 %tmp_6127

]]></Node>
<StgValue><ssdm name="and_ln42_1923"/></StgValue>
</operation>

<operation id="2173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2169 %zext_ln42_1626 = zext i1 %and_ln42_1923

]]></Node>
<StgValue><ssdm name="zext_ln42_1626"/></StgValue>
</operation>

<operation id="2174" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2170 %add_ln42_72 = add i16 %trunc_ln42_1635, i16 %zext_ln42_1626

]]></Node>
<StgValue><ssdm name="add_ln42_72"/></StgValue>
</operation>

<operation id="2175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2171 %tmp_6129 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_72, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6129"/></StgValue>
</operation>

<operation id="2176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2172 %xor_ln42_360 = xor i1 %tmp_6129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_360"/></StgValue>
</operation>

<operation id="2177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2173 %and_ln42_1924 = and i1 %tmp_6128, i1 %xor_ln42_360

]]></Node>
<StgValue><ssdm name="and_ln42_1924"/></StgValue>
</operation>

<operation id="2178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2174 %xor_ln42_361 = xor i1 %tmp_6125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_361"/></StgValue>
</operation>

<operation id="2179" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2175 %select_ln42_288 = select i1 %and_ln42_1924, i1 %tmp_6125, i1 %xor_ln42_361

]]></Node>
<StgValue><ssdm name="select_ln42_288"/></StgValue>
</operation>

<operation id="2180" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2176 %select_ln42_289 = select i1 %and_ln42_1924, i1 %xor_ln42_361, i1 %tmp_6125

]]></Node>
<StgValue><ssdm name="select_ln42_289"/></StgValue>
</operation>

<operation id="2181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2177 %xor_ln42_362 = xor i1 %tmp_6128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_362"/></StgValue>
</operation>

<operation id="2182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2178 %or_ln42_1857 = or i1 %tmp_6129, i1 %xor_ln42_362

]]></Node>
<StgValue><ssdm name="or_ln42_1857"/></StgValue>
</operation>

<operation id="2183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2179 %xor_ln42_363 = xor i1 %select_ln42_288, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_363"/></StgValue>
</operation>

<operation id="2184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2180 %or_ln42_1858 = or i1 %tmp_6129, i1 %xor_ln42_363

]]></Node>
<StgValue><ssdm name="or_ln42_1858"/></StgValue>
</operation>

<operation id="2185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2181 %and_ln42_1925 = and i1 %or_ln42_1858, i1 %xor_ln42_361

]]></Node>
<StgValue><ssdm name="and_ln42_1925"/></StgValue>
</operation>

<operation id="2186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2182 %and_ln42_1926 = and i1 %tmp_6129, i1 %select_ln42_289

]]></Node>
<StgValue><ssdm name="and_ln42_1926"/></StgValue>
</operation>

<operation id="2187" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2183 %xor_ln42_364 = xor i1 %and_ln42_1926, i1 %or_ln42_1857

]]></Node>
<StgValue><ssdm name="xor_ln42_364"/></StgValue>
</operation>

<operation id="2188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2184 %and_ln42_1927 = and i1 %xor_ln42_364, i1 %tmp_6125

]]></Node>
<StgValue><ssdm name="and_ln42_1927"/></StgValue>
</operation>

<operation id="2189" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2185 %select_ln42_290 = select i1 %and_ln42_1925, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_290"/></StgValue>
</operation>

<operation id="2190" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2186 %or_ln42_1859 = or i1 %and_ln42_1925, i1 %and_ln42_1927

]]></Node>
<StgValue><ssdm name="or_ln42_1859"/></StgValue>
</operation>

<operation id="2191" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2187 %mult_1509 = select i1 %or_ln42_1859, i16 %select_ln42_290, i16 %add_ln42_72

]]></Node>
<StgValue><ssdm name="mult_1509"/></StgValue>
</operation>

<operation id="2192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2188 %a_6 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="2193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:2189 %conv_i_i_6 = sext i16 %a_6

]]></Node>
<StgValue><ssdm name="conv_i_i_6"/></StgValue>
</operation>

<operation id="2194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="29" op_0_bw="16">
<![CDATA[
entry_ifconv:2190 %sext_ln70_11 = sext i16 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln70_11"/></StgValue>
</operation>

<operation id="2195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2191 %sext_ln70_12 = sext i16 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln70_12"/></StgValue>
</operation>

<operation id="2196" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2192 %mul_ln73_1510 = mul i32 %conv_i_i_6, i32 4294946488

]]></Node>
<StgValue><ssdm name="mul_ln73_1510"/></StgValue>
</operation>

<operation id="2197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2193 %tmp_6130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1510, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6130"/></StgValue>
</operation>

<operation id="2198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2194 %trunc_ln42_1636 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1510, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1636"/></StgValue>
</operation>

<operation id="2199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2195 %tmp_6131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1510, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6131"/></StgValue>
</operation>

<operation id="2200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2196 %tmp_6132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1510, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6132"/></StgValue>
</operation>

<operation id="2201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2197 %trunc_ln42_2559 = trunc i32 %mul_ln73_1510

]]></Node>
<StgValue><ssdm name="trunc_ln42_2559"/></StgValue>
</operation>

<operation id="2202" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2198 %icmp_ln42_1636 = icmp_ne  i14 %trunc_ln42_2559, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1636"/></StgValue>
</operation>

<operation id="2203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2199 %tmp_6133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1510, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6133"/></StgValue>
</operation>

<operation id="2204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2200 %or_ln42_1860 = or i1 %tmp_6131, i1 %icmp_ln42_1636

]]></Node>
<StgValue><ssdm name="or_ln42_1860"/></StgValue>
</operation>

<operation id="2205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2201 %and_ln42_1928 = and i1 %or_ln42_1860, i1 %tmp_6132

]]></Node>
<StgValue><ssdm name="and_ln42_1928"/></StgValue>
</operation>

<operation id="2206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2202 %zext_ln42_1627 = zext i1 %and_ln42_1928

]]></Node>
<StgValue><ssdm name="zext_ln42_1627"/></StgValue>
</operation>

<operation id="2207" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2203 %add_ln42_73 = add i16 %trunc_ln42_1636, i16 %zext_ln42_1627

]]></Node>
<StgValue><ssdm name="add_ln42_73"/></StgValue>
</operation>

<operation id="2208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2204 %tmp_6134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_73, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6134"/></StgValue>
</operation>

<operation id="2209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2205 %xor_ln42_365 = xor i1 %tmp_6134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_365"/></StgValue>
</operation>

<operation id="2210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2206 %and_ln42_1929 = and i1 %tmp_6133, i1 %xor_ln42_365

]]></Node>
<StgValue><ssdm name="and_ln42_1929"/></StgValue>
</operation>

<operation id="2211" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2207 %xor_ln42_366 = xor i1 %tmp_6130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_366"/></StgValue>
</operation>

<operation id="2212" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2208 %select_ln42_292 = select i1 %and_ln42_1929, i1 %tmp_6130, i1 %xor_ln42_366

]]></Node>
<StgValue><ssdm name="select_ln42_292"/></StgValue>
</operation>

<operation id="2213" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2209 %select_ln42_293 = select i1 %and_ln42_1929, i1 %xor_ln42_366, i1 %tmp_6130

]]></Node>
<StgValue><ssdm name="select_ln42_293"/></StgValue>
</operation>

<operation id="2214" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2210 %xor_ln42_367 = xor i1 %tmp_6133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_367"/></StgValue>
</operation>

<operation id="2215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2211 %or_ln42_1861 = or i1 %tmp_6134, i1 %xor_ln42_367

]]></Node>
<StgValue><ssdm name="or_ln42_1861"/></StgValue>
</operation>

<operation id="2216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2212 %xor_ln42_368 = xor i1 %select_ln42_292, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_368"/></StgValue>
</operation>

<operation id="2217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2213 %or_ln42_1862 = or i1 %tmp_6134, i1 %xor_ln42_368

]]></Node>
<StgValue><ssdm name="or_ln42_1862"/></StgValue>
</operation>

<operation id="2218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2214 %and_ln42_1930 = and i1 %or_ln42_1862, i1 %xor_ln42_366

]]></Node>
<StgValue><ssdm name="and_ln42_1930"/></StgValue>
</operation>

<operation id="2219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2215 %and_ln42_1931 = and i1 %tmp_6134, i1 %select_ln42_293

]]></Node>
<StgValue><ssdm name="and_ln42_1931"/></StgValue>
</operation>

<operation id="2220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2216 %xor_ln42_369 = xor i1 %and_ln42_1931, i1 %or_ln42_1861

]]></Node>
<StgValue><ssdm name="xor_ln42_369"/></StgValue>
</operation>

<operation id="2221" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2217 %and_ln42_1932 = and i1 %xor_ln42_369, i1 %tmp_6130

]]></Node>
<StgValue><ssdm name="and_ln42_1932"/></StgValue>
</operation>

<operation id="2222" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2218 %select_ln42_294 = select i1 %and_ln42_1930, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_294"/></StgValue>
</operation>

<operation id="2223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2219 %or_ln42_1863 = or i1 %and_ln42_1930, i1 %and_ln42_1932

]]></Node>
<StgValue><ssdm name="or_ln42_1863"/></StgValue>
</operation>

<operation id="2224" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2220 %mult_1510 = select i1 %or_ln42_1863, i16 %select_ln42_294, i16 %add_ln42_73

]]></Node>
<StgValue><ssdm name="mult_1510"/></StgValue>
</operation>

<operation id="2225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2221 %tmp_955 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="2226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:2222 %tmp_956 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_955, i15 0

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="2227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2223 %sext_ln73_8 = sext i31 %tmp_956

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="2228" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2224 %sub_ln73_91 = sub i32 %conv_i_i_6, i32 %sext_ln73_8

]]></Node>
<StgValue><ssdm name="sub_ln73_91"/></StgValue>
</operation>

<operation id="2229" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2225 %sub_ln42_61 = sub i31 %sext_ln70_12, i31 %tmp_956

]]></Node>
<StgValue><ssdm name="sub_ln42_61"/></StgValue>
</operation>

<operation id="2230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2226 %tmp_6135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_91, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6135"/></StgValue>
</operation>

<operation id="2231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2227 %trunc_ln42_1637 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_61, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1637"/></StgValue>
</operation>

<operation id="2232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2228 %tmp_6136 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_61, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6136"/></StgValue>
</operation>

<operation id="2233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="240" op_2_bw="32">
<![CDATA[
entry_ifconv:2229 %tmp_6137 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 110

]]></Node>
<StgValue><ssdm name="tmp_6137"/></StgValue>
</operation>

<operation id="2234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2230 %trunc_ln42_2560 = trunc i32 %sub_ln73_91

]]></Node>
<StgValue><ssdm name="trunc_ln42_2560"/></StgValue>
</operation>

<operation id="2235" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2231 %icmp_ln42_1637 = icmp_ne  i14 %trunc_ln42_2560, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1637"/></StgValue>
</operation>

<operation id="2236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2232 %tmp_6138 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_61, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6138"/></StgValue>
</operation>

<operation id="2237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2233 %or_ln42_1864 = or i1 %tmp_6136, i1 %icmp_ln42_1637

]]></Node>
<StgValue><ssdm name="or_ln42_1864"/></StgValue>
</operation>

<operation id="2238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2234 %and_ln42_1933 = and i1 %or_ln42_1864, i1 %tmp_6137

]]></Node>
<StgValue><ssdm name="and_ln42_1933"/></StgValue>
</operation>

<operation id="2239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2235 %zext_ln42_1628 = zext i1 %and_ln42_1933

]]></Node>
<StgValue><ssdm name="zext_ln42_1628"/></StgValue>
</operation>

<operation id="2240" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2236 %add_ln42_74 = add i16 %trunc_ln42_1637, i16 %zext_ln42_1628

]]></Node>
<StgValue><ssdm name="add_ln42_74"/></StgValue>
</operation>

<operation id="2241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2237 %tmp_6139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_74, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6139"/></StgValue>
</operation>

<operation id="2242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2238 %xor_ln42_370 = xor i1 %tmp_6139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_370"/></StgValue>
</operation>

<operation id="2243" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2239 %and_ln42_1934 = and i1 %tmp_6138, i1 %xor_ln42_370

]]></Node>
<StgValue><ssdm name="and_ln42_1934"/></StgValue>
</operation>

<operation id="2244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2240 %xor_ln42_371 = xor i1 %tmp_6135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_371"/></StgValue>
</operation>

<operation id="2245" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2241 %select_ln42_296 = select i1 %and_ln42_1934, i1 %tmp_6135, i1 %xor_ln42_371

]]></Node>
<StgValue><ssdm name="select_ln42_296"/></StgValue>
</operation>

<operation id="2246" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2242 %select_ln42_297 = select i1 %and_ln42_1934, i1 %xor_ln42_371, i1 %tmp_6135

]]></Node>
<StgValue><ssdm name="select_ln42_297"/></StgValue>
</operation>

<operation id="2247" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2243 %xor_ln42_372 = xor i1 %tmp_6138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_372"/></StgValue>
</operation>

<operation id="2248" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2244 %or_ln42_1865 = or i1 %tmp_6139, i1 %xor_ln42_372

]]></Node>
<StgValue><ssdm name="or_ln42_1865"/></StgValue>
</operation>

<operation id="2249" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2245 %xor_ln42_373 = xor i1 %select_ln42_296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_373"/></StgValue>
</operation>

<operation id="2250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2246 %or_ln42_1866 = or i1 %tmp_6139, i1 %xor_ln42_373

]]></Node>
<StgValue><ssdm name="or_ln42_1866"/></StgValue>
</operation>

<operation id="2251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2247 %and_ln42_1935 = and i1 %or_ln42_1866, i1 %xor_ln42_371

]]></Node>
<StgValue><ssdm name="and_ln42_1935"/></StgValue>
</operation>

<operation id="2252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2248 %and_ln42_1936 = and i1 %tmp_6139, i1 %select_ln42_297

]]></Node>
<StgValue><ssdm name="and_ln42_1936"/></StgValue>
</operation>

<operation id="2253" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2249 %xor_ln42_374 = xor i1 %and_ln42_1936, i1 %or_ln42_1865

]]></Node>
<StgValue><ssdm name="xor_ln42_374"/></StgValue>
</operation>

<operation id="2254" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2250 %and_ln42_1937 = and i1 %xor_ln42_374, i1 %tmp_6135

]]></Node>
<StgValue><ssdm name="and_ln42_1937"/></StgValue>
</operation>

<operation id="2255" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2251 %select_ln42_298 = select i1 %and_ln42_1935, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_298"/></StgValue>
</operation>

<operation id="2256" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2252 %or_ln42_1867 = or i1 %and_ln42_1935, i1 %and_ln42_1937

]]></Node>
<StgValue><ssdm name="or_ln42_1867"/></StgValue>
</operation>

<operation id="2257" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2253 %mult_1511 = select i1 %or_ln42_1867, i16 %select_ln42_298, i16 %add_ln42_74

]]></Node>
<StgValue><ssdm name="mult_1511"/></StgValue>
</operation>

<operation id="2258" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2254 %mul_ln73_1511 = mul i31 %sext_ln70_12, i31 2147468037

]]></Node>
<StgValue><ssdm name="mul_ln73_1511"/></StgValue>
</operation>

<operation id="2259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2255 %tmp_6140 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1511, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6140"/></StgValue>
</operation>

<operation id="2260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2256 %trunc_ln42_1638 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1511, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1638"/></StgValue>
</operation>

<operation id="2261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2257 %tmp_6141 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1511, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6141"/></StgValue>
</operation>

<operation id="2262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2258 %tmp_6142 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1511, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6142"/></StgValue>
</operation>

<operation id="2263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:2259 %trunc_ln42_2561 = trunc i31 %mul_ln73_1511

]]></Node>
<StgValue><ssdm name="trunc_ln42_2561"/></StgValue>
</operation>

<operation id="2264" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2260 %icmp_ln42_1638 = icmp_ne  i14 %trunc_ln42_2561, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1638"/></StgValue>
</operation>

<operation id="2265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2261 %tmp_6143 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1511, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6143"/></StgValue>
</operation>

<operation id="2266" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2262 %or_ln42_1868 = or i1 %tmp_6141, i1 %icmp_ln42_1638

]]></Node>
<StgValue><ssdm name="or_ln42_1868"/></StgValue>
</operation>

<operation id="2267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2263 %and_ln42_1938 = and i1 %or_ln42_1868, i1 %tmp_6142

]]></Node>
<StgValue><ssdm name="and_ln42_1938"/></StgValue>
</operation>

<operation id="2268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2264 %zext_ln42_1629 = zext i1 %and_ln42_1938

]]></Node>
<StgValue><ssdm name="zext_ln42_1629"/></StgValue>
</operation>

<operation id="2269" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2265 %add_ln42_75 = add i16 %trunc_ln42_1638, i16 %zext_ln42_1629

]]></Node>
<StgValue><ssdm name="add_ln42_75"/></StgValue>
</operation>

<operation id="2270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2266 %tmp_6144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_75, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6144"/></StgValue>
</operation>

<operation id="2271" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2267 %xor_ln42_375 = xor i1 %tmp_6144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_375"/></StgValue>
</operation>

<operation id="2272" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2268 %and_ln42_1939 = and i1 %tmp_6143, i1 %xor_ln42_375

]]></Node>
<StgValue><ssdm name="and_ln42_1939"/></StgValue>
</operation>

<operation id="2273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2269 %xor_ln42_376 = xor i1 %tmp_6140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_376"/></StgValue>
</operation>

<operation id="2274" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2270 %select_ln42_300 = select i1 %and_ln42_1939, i1 %tmp_6140, i1 %xor_ln42_376

]]></Node>
<StgValue><ssdm name="select_ln42_300"/></StgValue>
</operation>

<operation id="2275" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2271 %select_ln42_301 = select i1 %and_ln42_1939, i1 %xor_ln42_376, i1 %tmp_6140

]]></Node>
<StgValue><ssdm name="select_ln42_301"/></StgValue>
</operation>

<operation id="2276" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2272 %xor_ln42_377 = xor i1 %tmp_6143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_377"/></StgValue>
</operation>

<operation id="2277" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2273 %or_ln42_1869 = or i1 %tmp_6144, i1 %xor_ln42_377

]]></Node>
<StgValue><ssdm name="or_ln42_1869"/></StgValue>
</operation>

<operation id="2278" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2274 %xor_ln42_378 = xor i1 %select_ln42_300, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_378"/></StgValue>
</operation>

<operation id="2279" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2275 %or_ln42_1870 = or i1 %tmp_6144, i1 %xor_ln42_378

]]></Node>
<StgValue><ssdm name="or_ln42_1870"/></StgValue>
</operation>

<operation id="2280" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2276 %and_ln42_1940 = and i1 %or_ln42_1870, i1 %xor_ln42_376

]]></Node>
<StgValue><ssdm name="and_ln42_1940"/></StgValue>
</operation>

<operation id="2281" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2277 %and_ln42_1941 = and i1 %tmp_6144, i1 %select_ln42_301

]]></Node>
<StgValue><ssdm name="and_ln42_1941"/></StgValue>
</operation>

<operation id="2282" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2278 %xor_ln42_379 = xor i1 %and_ln42_1941, i1 %or_ln42_1869

]]></Node>
<StgValue><ssdm name="xor_ln42_379"/></StgValue>
</operation>

<operation id="2283" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2279 %and_ln42_1942 = and i1 %xor_ln42_379, i1 %tmp_6140

]]></Node>
<StgValue><ssdm name="and_ln42_1942"/></StgValue>
</operation>

<operation id="2284" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2280 %select_ln42_302 = select i1 %and_ln42_1940, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_302"/></StgValue>
</operation>

<operation id="2285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2281 %or_ln42_1871 = or i1 %and_ln42_1940, i1 %and_ln42_1942

]]></Node>
<StgValue><ssdm name="or_ln42_1871"/></StgValue>
</operation>

<operation id="2286" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2282 %mult_1512 = select i1 %or_ln42_1871, i16 %select_ln42_302, i16 %add_ln42_75

]]></Node>
<StgValue><ssdm name="mult_1512"/></StgValue>
</operation>

<operation id="2287" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2283 %mul_ln73_1512 = mul i32 %conv_i_i_6, i32 27731

]]></Node>
<StgValue><ssdm name="mul_ln73_1512"/></StgValue>
</operation>

<operation id="2288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2284 %tmp_6145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1512, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6145"/></StgValue>
</operation>

<operation id="2289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2285 %trunc_ln42_1639 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1512, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1639"/></StgValue>
</operation>

<operation id="2290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2286 %tmp_6146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1512, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6146"/></StgValue>
</operation>

<operation id="2291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2287 %tmp_6147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1512, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6147"/></StgValue>
</operation>

<operation id="2292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2288 %trunc_ln42_2562 = trunc i32 %mul_ln73_1512

]]></Node>
<StgValue><ssdm name="trunc_ln42_2562"/></StgValue>
</operation>

<operation id="2293" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2289 %icmp_ln42_1639 = icmp_ne  i14 %trunc_ln42_2562, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1639"/></StgValue>
</operation>

<operation id="2294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2290 %tmp_6148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1512, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6148"/></StgValue>
</operation>

<operation id="2295" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2291 %or_ln42_1872 = or i1 %tmp_6146, i1 %icmp_ln42_1639

]]></Node>
<StgValue><ssdm name="or_ln42_1872"/></StgValue>
</operation>

<operation id="2296" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2292 %and_ln42_1943 = and i1 %or_ln42_1872, i1 %tmp_6147

]]></Node>
<StgValue><ssdm name="and_ln42_1943"/></StgValue>
</operation>

<operation id="2297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2293 %zext_ln42_1630 = zext i1 %and_ln42_1943

]]></Node>
<StgValue><ssdm name="zext_ln42_1630"/></StgValue>
</operation>

<operation id="2298" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2294 %add_ln42_76 = add i16 %trunc_ln42_1639, i16 %zext_ln42_1630

]]></Node>
<StgValue><ssdm name="add_ln42_76"/></StgValue>
</operation>

<operation id="2299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2295 %tmp_6149 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_76, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6149"/></StgValue>
</operation>

<operation id="2300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2296 %xor_ln42_380 = xor i1 %tmp_6149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_380"/></StgValue>
</operation>

<operation id="2301" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2297 %and_ln42_1944 = and i1 %tmp_6148, i1 %xor_ln42_380

]]></Node>
<StgValue><ssdm name="and_ln42_1944"/></StgValue>
</operation>

<operation id="2302" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2298 %xor_ln42_381 = xor i1 %tmp_6145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_381"/></StgValue>
</operation>

<operation id="2303" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2299 %select_ln42_304 = select i1 %and_ln42_1944, i1 %tmp_6145, i1 %xor_ln42_381

]]></Node>
<StgValue><ssdm name="select_ln42_304"/></StgValue>
</operation>

<operation id="2304" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2300 %select_ln42_305 = select i1 %and_ln42_1944, i1 %xor_ln42_381, i1 %tmp_6145

]]></Node>
<StgValue><ssdm name="select_ln42_305"/></StgValue>
</operation>

<operation id="2305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2301 %xor_ln42_382 = xor i1 %tmp_6148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_382"/></StgValue>
</operation>

<operation id="2306" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2302 %or_ln42_1873 = or i1 %tmp_6149, i1 %xor_ln42_382

]]></Node>
<StgValue><ssdm name="or_ln42_1873"/></StgValue>
</operation>

<operation id="2307" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2303 %xor_ln42_383 = xor i1 %select_ln42_304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_383"/></StgValue>
</operation>

<operation id="2308" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2304 %or_ln42_1874 = or i1 %tmp_6149, i1 %xor_ln42_383

]]></Node>
<StgValue><ssdm name="or_ln42_1874"/></StgValue>
</operation>

<operation id="2309" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2305 %and_ln42_1945 = and i1 %or_ln42_1874, i1 %xor_ln42_381

]]></Node>
<StgValue><ssdm name="and_ln42_1945"/></StgValue>
</operation>

<operation id="2310" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2306 %and_ln42_1946 = and i1 %tmp_6149, i1 %select_ln42_305

]]></Node>
<StgValue><ssdm name="and_ln42_1946"/></StgValue>
</operation>

<operation id="2311" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2307 %xor_ln42_384 = xor i1 %and_ln42_1946, i1 %or_ln42_1873

]]></Node>
<StgValue><ssdm name="xor_ln42_384"/></StgValue>
</operation>

<operation id="2312" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2308 %and_ln42_1947 = and i1 %xor_ln42_384, i1 %tmp_6145

]]></Node>
<StgValue><ssdm name="and_ln42_1947"/></StgValue>
</operation>

<operation id="2313" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2309 %select_ln42_306 = select i1 %and_ln42_1945, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_306"/></StgValue>
</operation>

<operation id="2314" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2310 %or_ln42_1875 = or i1 %and_ln42_1945, i1 %and_ln42_1947

]]></Node>
<StgValue><ssdm name="or_ln42_1875"/></StgValue>
</operation>

<operation id="2315" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2311 %mult_1513 = select i1 %or_ln42_1875, i16 %select_ln42_306, i16 %add_ln42_76

]]></Node>
<StgValue><ssdm name="mult_1513"/></StgValue>
</operation>

<operation id="2316" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2312 %mul_ln73_1513 = mul i32 %conv_i_i_6, i32 27075

]]></Node>
<StgValue><ssdm name="mul_ln73_1513"/></StgValue>
</operation>

<operation id="2317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2313 %tmp_6150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1513, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6150"/></StgValue>
</operation>

<operation id="2318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2314 %trunc_ln42_1640 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1513, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1640"/></StgValue>
</operation>

<operation id="2319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2315 %tmp_6151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1513, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6151"/></StgValue>
</operation>

<operation id="2320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2316 %tmp_6152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1513, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6152"/></StgValue>
</operation>

<operation id="2321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2317 %trunc_ln42_2563 = trunc i32 %mul_ln73_1513

]]></Node>
<StgValue><ssdm name="trunc_ln42_2563"/></StgValue>
</operation>

<operation id="2322" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2318 %icmp_ln42_1640 = icmp_ne  i14 %trunc_ln42_2563, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1640"/></StgValue>
</operation>

<operation id="2323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2319 %tmp_6153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1513, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6153"/></StgValue>
</operation>

<operation id="2324" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2320 %or_ln42_1876 = or i1 %tmp_6151, i1 %icmp_ln42_1640

]]></Node>
<StgValue><ssdm name="or_ln42_1876"/></StgValue>
</operation>

<operation id="2325" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2321 %and_ln42_1948 = and i1 %or_ln42_1876, i1 %tmp_6152

]]></Node>
<StgValue><ssdm name="and_ln42_1948"/></StgValue>
</operation>

<operation id="2326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2322 %zext_ln42_1631 = zext i1 %and_ln42_1948

]]></Node>
<StgValue><ssdm name="zext_ln42_1631"/></StgValue>
</operation>

<operation id="2327" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2323 %add_ln42_77 = add i16 %trunc_ln42_1640, i16 %zext_ln42_1631

]]></Node>
<StgValue><ssdm name="add_ln42_77"/></StgValue>
</operation>

<operation id="2328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2324 %tmp_6154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_77, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6154"/></StgValue>
</operation>

<operation id="2329" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2325 %xor_ln42_385 = xor i1 %tmp_6154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_385"/></StgValue>
</operation>

<operation id="2330" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2326 %and_ln42_1949 = and i1 %tmp_6153, i1 %xor_ln42_385

]]></Node>
<StgValue><ssdm name="and_ln42_1949"/></StgValue>
</operation>

<operation id="2331" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2327 %xor_ln42_386 = xor i1 %tmp_6150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_386"/></StgValue>
</operation>

<operation id="2332" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2328 %select_ln42_308 = select i1 %and_ln42_1949, i1 %tmp_6150, i1 %xor_ln42_386

]]></Node>
<StgValue><ssdm name="select_ln42_308"/></StgValue>
</operation>

<operation id="2333" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2329 %select_ln42_309 = select i1 %and_ln42_1949, i1 %xor_ln42_386, i1 %tmp_6150

]]></Node>
<StgValue><ssdm name="select_ln42_309"/></StgValue>
</operation>

<operation id="2334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2330 %xor_ln42_387 = xor i1 %tmp_6153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_387"/></StgValue>
</operation>

<operation id="2335" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2331 %or_ln42_1877 = or i1 %tmp_6154, i1 %xor_ln42_387

]]></Node>
<StgValue><ssdm name="or_ln42_1877"/></StgValue>
</operation>

<operation id="2336" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2332 %xor_ln42_388 = xor i1 %select_ln42_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_388"/></StgValue>
</operation>

<operation id="2337" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2333 %or_ln42_1878 = or i1 %tmp_6154, i1 %xor_ln42_388

]]></Node>
<StgValue><ssdm name="or_ln42_1878"/></StgValue>
</operation>

<operation id="2338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2334 %and_ln42_1950 = and i1 %or_ln42_1878, i1 %xor_ln42_386

]]></Node>
<StgValue><ssdm name="and_ln42_1950"/></StgValue>
</operation>

<operation id="2339" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2335 %and_ln42_1951 = and i1 %tmp_6154, i1 %select_ln42_309

]]></Node>
<StgValue><ssdm name="and_ln42_1951"/></StgValue>
</operation>

<operation id="2340" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2336 %xor_ln42_389 = xor i1 %and_ln42_1951, i1 %or_ln42_1877

]]></Node>
<StgValue><ssdm name="xor_ln42_389"/></StgValue>
</operation>

<operation id="2341" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2337 %and_ln42_1952 = and i1 %xor_ln42_389, i1 %tmp_6150

]]></Node>
<StgValue><ssdm name="and_ln42_1952"/></StgValue>
</operation>

<operation id="2342" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2338 %select_ln42_310 = select i1 %and_ln42_1950, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_310"/></StgValue>
</operation>

<operation id="2343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2339 %or_ln42_1879 = or i1 %and_ln42_1950, i1 %and_ln42_1952

]]></Node>
<StgValue><ssdm name="or_ln42_1879"/></StgValue>
</operation>

<operation id="2344" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2340 %mult_1514 = select i1 %or_ln42_1879, i16 %select_ln42_310, i16 %add_ln42_77

]]></Node>
<StgValue><ssdm name="mult_1514"/></StgValue>
</operation>

<operation id="2345" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2341 %mul_ln73_1514 = mul i32 %conv_i_i_6, i32 4294949871

]]></Node>
<StgValue><ssdm name="mul_ln73_1514"/></StgValue>
</operation>

<operation id="2346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2342 %tmp_6155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1514, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6155"/></StgValue>
</operation>

<operation id="2347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2343 %trunc_ln42_1641 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1514, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1641"/></StgValue>
</operation>

<operation id="2348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2344 %tmp_6156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1514, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6156"/></StgValue>
</operation>

<operation id="2349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2345 %tmp_6157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1514, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6157"/></StgValue>
</operation>

<operation id="2350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2346 %trunc_ln42_2564 = trunc i32 %mul_ln73_1514

]]></Node>
<StgValue><ssdm name="trunc_ln42_2564"/></StgValue>
</operation>

<operation id="2351" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2347 %icmp_ln42_1641 = icmp_ne  i14 %trunc_ln42_2564, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1641"/></StgValue>
</operation>

<operation id="2352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2348 %tmp_6158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1514, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6158"/></StgValue>
</operation>

<operation id="2353" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2349 %or_ln42_1880 = or i1 %tmp_6156, i1 %icmp_ln42_1641

]]></Node>
<StgValue><ssdm name="or_ln42_1880"/></StgValue>
</operation>

<operation id="2354" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2350 %and_ln42_1953 = and i1 %or_ln42_1880, i1 %tmp_6157

]]></Node>
<StgValue><ssdm name="and_ln42_1953"/></StgValue>
</operation>

<operation id="2355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2351 %zext_ln42_1632 = zext i1 %and_ln42_1953

]]></Node>
<StgValue><ssdm name="zext_ln42_1632"/></StgValue>
</operation>

<operation id="2356" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2352 %add_ln42_78 = add i16 %trunc_ln42_1641, i16 %zext_ln42_1632

]]></Node>
<StgValue><ssdm name="add_ln42_78"/></StgValue>
</operation>

<operation id="2357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2353 %tmp_6159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_78, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6159"/></StgValue>
</operation>

<operation id="2358" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2354 %xor_ln42_390 = xor i1 %tmp_6159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_390"/></StgValue>
</operation>

<operation id="2359" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2355 %and_ln42_1954 = and i1 %tmp_6158, i1 %xor_ln42_390

]]></Node>
<StgValue><ssdm name="and_ln42_1954"/></StgValue>
</operation>

<operation id="2360" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2356 %xor_ln42_391 = xor i1 %tmp_6155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_391"/></StgValue>
</operation>

<operation id="2361" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2357 %select_ln42_312 = select i1 %and_ln42_1954, i1 %tmp_6155, i1 %xor_ln42_391

]]></Node>
<StgValue><ssdm name="select_ln42_312"/></StgValue>
</operation>

<operation id="2362" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2358 %select_ln42_313 = select i1 %and_ln42_1954, i1 %xor_ln42_391, i1 %tmp_6155

]]></Node>
<StgValue><ssdm name="select_ln42_313"/></StgValue>
</operation>

<operation id="2363" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2359 %xor_ln42_392 = xor i1 %tmp_6158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_392"/></StgValue>
</operation>

<operation id="2364" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2360 %or_ln42_1881 = or i1 %tmp_6159, i1 %xor_ln42_392

]]></Node>
<StgValue><ssdm name="or_ln42_1881"/></StgValue>
</operation>

<operation id="2365" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2361 %xor_ln42_393 = xor i1 %select_ln42_312, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_393"/></StgValue>
</operation>

<operation id="2366" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2362 %or_ln42_1882 = or i1 %tmp_6159, i1 %xor_ln42_393

]]></Node>
<StgValue><ssdm name="or_ln42_1882"/></StgValue>
</operation>

<operation id="2367" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2363 %and_ln42_1955 = and i1 %or_ln42_1882, i1 %xor_ln42_391

]]></Node>
<StgValue><ssdm name="and_ln42_1955"/></StgValue>
</operation>

<operation id="2368" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2364 %and_ln42_1956 = and i1 %tmp_6159, i1 %select_ln42_313

]]></Node>
<StgValue><ssdm name="and_ln42_1956"/></StgValue>
</operation>

<operation id="2369" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2365 %xor_ln42_394 = xor i1 %and_ln42_1956, i1 %or_ln42_1881

]]></Node>
<StgValue><ssdm name="xor_ln42_394"/></StgValue>
</operation>

<operation id="2370" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2366 %and_ln42_1957 = and i1 %xor_ln42_394, i1 %tmp_6155

]]></Node>
<StgValue><ssdm name="and_ln42_1957"/></StgValue>
</operation>

<operation id="2371" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2367 %select_ln42_314 = select i1 %and_ln42_1955, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_314"/></StgValue>
</operation>

<operation id="2372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2368 %or_ln42_1883 = or i1 %and_ln42_1955, i1 %and_ln42_1957

]]></Node>
<StgValue><ssdm name="or_ln42_1883"/></StgValue>
</operation>

<operation id="2373" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2369 %mult_1515 = select i1 %or_ln42_1883, i16 %select_ln42_314, i16 %add_ln42_78

]]></Node>
<StgValue><ssdm name="mult_1515"/></StgValue>
</operation>

<operation id="2374" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2370 %mul_ln73_1515 = mul i32 %conv_i_i_6, i32 18476

]]></Node>
<StgValue><ssdm name="mul_ln73_1515"/></StgValue>
</operation>

<operation id="2375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2371 %tmp_6160 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1515, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6160"/></StgValue>
</operation>

<operation id="2376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2372 %trunc_ln42_1642 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1515, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1642"/></StgValue>
</operation>

<operation id="2377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2373 %tmp_6161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1515, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6161"/></StgValue>
</operation>

<operation id="2378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2374 %tmp_6162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1515, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6162"/></StgValue>
</operation>

<operation id="2379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2375 %trunc_ln42_2565 = trunc i32 %mul_ln73_1515

]]></Node>
<StgValue><ssdm name="trunc_ln42_2565"/></StgValue>
</operation>

<operation id="2380" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2376 %icmp_ln42_1642 = icmp_ne  i14 %trunc_ln42_2565, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1642"/></StgValue>
</operation>

<operation id="2381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2377 %tmp_6163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1515, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6163"/></StgValue>
</operation>

<operation id="2382" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2378 %or_ln42_1884 = or i1 %tmp_6161, i1 %icmp_ln42_1642

]]></Node>
<StgValue><ssdm name="or_ln42_1884"/></StgValue>
</operation>

<operation id="2383" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2379 %and_ln42_1958 = and i1 %or_ln42_1884, i1 %tmp_6162

]]></Node>
<StgValue><ssdm name="and_ln42_1958"/></StgValue>
</operation>

<operation id="2384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2380 %zext_ln42_1633 = zext i1 %and_ln42_1958

]]></Node>
<StgValue><ssdm name="zext_ln42_1633"/></StgValue>
</operation>

<operation id="2385" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2381 %add_ln42_79 = add i16 %trunc_ln42_1642, i16 %zext_ln42_1633

]]></Node>
<StgValue><ssdm name="add_ln42_79"/></StgValue>
</operation>

<operation id="2386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2382 %tmp_6164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_79, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6164"/></StgValue>
</operation>

<operation id="2387" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2383 %xor_ln42_395 = xor i1 %tmp_6164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_395"/></StgValue>
</operation>

<operation id="2388" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2384 %and_ln42_1959 = and i1 %tmp_6163, i1 %xor_ln42_395

]]></Node>
<StgValue><ssdm name="and_ln42_1959"/></StgValue>
</operation>

<operation id="2389" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2385 %xor_ln42_396 = xor i1 %tmp_6160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_396"/></StgValue>
</operation>

<operation id="2390" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2386 %select_ln42_316 = select i1 %and_ln42_1959, i1 %tmp_6160, i1 %xor_ln42_396

]]></Node>
<StgValue><ssdm name="select_ln42_316"/></StgValue>
</operation>

<operation id="2391" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2387 %select_ln42_317 = select i1 %and_ln42_1959, i1 %xor_ln42_396, i1 %tmp_6160

]]></Node>
<StgValue><ssdm name="select_ln42_317"/></StgValue>
</operation>

<operation id="2392" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2388 %xor_ln42_397 = xor i1 %tmp_6163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_397"/></StgValue>
</operation>

<operation id="2393" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2389 %or_ln42_1885 = or i1 %tmp_6164, i1 %xor_ln42_397

]]></Node>
<StgValue><ssdm name="or_ln42_1885"/></StgValue>
</operation>

<operation id="2394" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2390 %xor_ln42_398 = xor i1 %select_ln42_316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_398"/></StgValue>
</operation>

<operation id="2395" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2391 %or_ln42_1886 = or i1 %tmp_6164, i1 %xor_ln42_398

]]></Node>
<StgValue><ssdm name="or_ln42_1886"/></StgValue>
</operation>

<operation id="2396" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2392 %and_ln42_1960 = and i1 %or_ln42_1886, i1 %xor_ln42_396

]]></Node>
<StgValue><ssdm name="and_ln42_1960"/></StgValue>
</operation>

<operation id="2397" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2393 %and_ln42_1961 = and i1 %tmp_6164, i1 %select_ln42_317

]]></Node>
<StgValue><ssdm name="and_ln42_1961"/></StgValue>
</operation>

<operation id="2398" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2394 %xor_ln42_399 = xor i1 %and_ln42_1961, i1 %or_ln42_1885

]]></Node>
<StgValue><ssdm name="xor_ln42_399"/></StgValue>
</operation>

<operation id="2399" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2395 %and_ln42_1962 = and i1 %xor_ln42_399, i1 %tmp_6160

]]></Node>
<StgValue><ssdm name="and_ln42_1962"/></StgValue>
</operation>

<operation id="2400" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2396 %select_ln42_318 = select i1 %and_ln42_1960, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_318"/></StgValue>
</operation>

<operation id="2401" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2397 %or_ln42_1887 = or i1 %and_ln42_1960, i1 %and_ln42_1962

]]></Node>
<StgValue><ssdm name="or_ln42_1887"/></StgValue>
</operation>

<operation id="2402" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2398 %mult_1516 = select i1 %or_ln42_1887, i16 %select_ln42_318, i16 %add_ln42_79

]]></Node>
<StgValue><ssdm name="mult_1516"/></StgValue>
</operation>

<operation id="2403" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2399 %sub_ln73_59 = sub i32 %sext_ln73_8, i32 %conv_i_i_6

]]></Node>
<StgValue><ssdm name="sub_ln73_59"/></StgValue>
</operation>

<operation id="2404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2400 %tmp_6165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_59, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6165"/></StgValue>
</operation>

<operation id="2405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2401 %trunc_ln42_1643 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_59, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1643"/></StgValue>
</operation>

<operation id="2406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2402 %tmp_6166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_59, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6166"/></StgValue>
</operation>

<operation id="2407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2403 %tmp_6167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_59, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6167"/></StgValue>
</operation>

<operation id="2408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2404 %trunc_ln42_2566 = trunc i32 %sub_ln73_59

]]></Node>
<StgValue><ssdm name="trunc_ln42_2566"/></StgValue>
</operation>

<operation id="2409" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2405 %icmp_ln42_1643 = icmp_ne  i14 %trunc_ln42_2566, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1643"/></StgValue>
</operation>

<operation id="2410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2406 %tmp_6168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_59, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6168"/></StgValue>
</operation>

<operation id="2411" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2407 %or_ln42_1888 = or i1 %tmp_6166, i1 %icmp_ln42_1643

]]></Node>
<StgValue><ssdm name="or_ln42_1888"/></StgValue>
</operation>

<operation id="2412" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2408 %and_ln42_1963 = and i1 %or_ln42_1888, i1 %tmp_6167

]]></Node>
<StgValue><ssdm name="and_ln42_1963"/></StgValue>
</operation>

<operation id="2413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2409 %zext_ln42_1634 = zext i1 %and_ln42_1963

]]></Node>
<StgValue><ssdm name="zext_ln42_1634"/></StgValue>
</operation>

<operation id="2414" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2410 %add_ln42_80 = add i16 %trunc_ln42_1643, i16 %zext_ln42_1634

]]></Node>
<StgValue><ssdm name="add_ln42_80"/></StgValue>
</operation>

<operation id="2415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2411 %tmp_6169 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_80, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6169"/></StgValue>
</operation>

<operation id="2416" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2412 %xor_ln42_400 = xor i1 %tmp_6169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_400"/></StgValue>
</operation>

<operation id="2417" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2413 %and_ln42_1964 = and i1 %tmp_6168, i1 %xor_ln42_400

]]></Node>
<StgValue><ssdm name="and_ln42_1964"/></StgValue>
</operation>

<operation id="2418" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2414 %xor_ln42_401 = xor i1 %tmp_6165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_401"/></StgValue>
</operation>

<operation id="2419" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2415 %select_ln42_320 = select i1 %and_ln42_1964, i1 %tmp_6165, i1 %xor_ln42_401

]]></Node>
<StgValue><ssdm name="select_ln42_320"/></StgValue>
</operation>

<operation id="2420" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2416 %select_ln42_321 = select i1 %and_ln42_1964, i1 %xor_ln42_401, i1 %tmp_6165

]]></Node>
<StgValue><ssdm name="select_ln42_321"/></StgValue>
</operation>

<operation id="2421" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2417 %xor_ln42_402 = xor i1 %tmp_6168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_402"/></StgValue>
</operation>

<operation id="2422" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2418 %or_ln42_1889 = or i1 %tmp_6169, i1 %xor_ln42_402

]]></Node>
<StgValue><ssdm name="or_ln42_1889"/></StgValue>
</operation>

<operation id="2423" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2419 %xor_ln42_403 = xor i1 %select_ln42_320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_403"/></StgValue>
</operation>

<operation id="2424" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2420 %or_ln42_1890 = or i1 %tmp_6169, i1 %xor_ln42_403

]]></Node>
<StgValue><ssdm name="or_ln42_1890"/></StgValue>
</operation>

<operation id="2425" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2421 %and_ln42_1965 = and i1 %or_ln42_1890, i1 %xor_ln42_401

]]></Node>
<StgValue><ssdm name="and_ln42_1965"/></StgValue>
</operation>

<operation id="2426" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2422 %and_ln42_1966 = and i1 %tmp_6169, i1 %select_ln42_321

]]></Node>
<StgValue><ssdm name="and_ln42_1966"/></StgValue>
</operation>

<operation id="2427" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2423 %xor_ln42_404 = xor i1 %and_ln42_1966, i1 %or_ln42_1889

]]></Node>
<StgValue><ssdm name="xor_ln42_404"/></StgValue>
</operation>

<operation id="2428" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2424 %and_ln42_1967 = and i1 %xor_ln42_404, i1 %tmp_6165

]]></Node>
<StgValue><ssdm name="and_ln42_1967"/></StgValue>
</operation>

<operation id="2429" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2425 %select_ln42_322 = select i1 %and_ln42_1965, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_322"/></StgValue>
</operation>

<operation id="2430" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2426 %or_ln42_1891 = or i1 %and_ln42_1965, i1 %and_ln42_1967

]]></Node>
<StgValue><ssdm name="or_ln42_1891"/></StgValue>
</operation>

<operation id="2431" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2427 %mult_1517 = select i1 %or_ln42_1891, i16 %select_ln42_322, i16 %add_ln42_80

]]></Node>
<StgValue><ssdm name="mult_1517"/></StgValue>
</operation>

<operation id="2432" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:2428 %mul_ln73_1516 = mul i29 %sext_ln70_11, i29 3634

]]></Node>
<StgValue><ssdm name="mul_ln73_1516"/></StgValue>
</operation>

<operation id="2433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2429 %tmp_6170 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1516, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6170"/></StgValue>
</operation>

<operation id="2434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2430 %trunc_ln42_2567 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1516, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_2567"/></StgValue>
</operation>

<operation id="2435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:2431 %sext_ln42_775 = sext i14 %trunc_ln42_2567

]]></Node>
<StgValue><ssdm name="sext_ln42_775"/></StgValue>
</operation>

<operation id="2436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2432 %tmp_6171 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1516, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6171"/></StgValue>
</operation>

<operation id="2437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2433 %tmp_6172 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1516, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6172"/></StgValue>
</operation>

<operation id="2438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="14" op_0_bw="29">
<![CDATA[
entry_ifconv:2434 %trunc_ln42_2568 = trunc i29 %mul_ln73_1516

]]></Node>
<StgValue><ssdm name="trunc_ln42_2568"/></StgValue>
</operation>

<operation id="2439" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2435 %icmp_ln42_1644 = icmp_ne  i14 %trunc_ln42_2568, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1644"/></StgValue>
</operation>

<operation id="2440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2436 %tmp_6173 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1516, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6173"/></StgValue>
</operation>

<operation id="2441" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2437 %or_ln42_1892 = or i1 %tmp_6171, i1 %icmp_ln42_1644

]]></Node>
<StgValue><ssdm name="or_ln42_1892"/></StgValue>
</operation>

<operation id="2442" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2438 %and_ln42_1968 = and i1 %or_ln42_1892, i1 %tmp_6172

]]></Node>
<StgValue><ssdm name="and_ln42_1968"/></StgValue>
</operation>

<operation id="2443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:2439 %zext_ln42_1635 = zext i1 %and_ln42_1968

]]></Node>
<StgValue><ssdm name="zext_ln42_1635"/></StgValue>
</operation>

<operation id="2444" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2440 %add_ln42_81 = add i15 %sext_ln42_775, i15 %zext_ln42_1635

]]></Node>
<StgValue><ssdm name="add_ln42_81"/></StgValue>
</operation>

<operation id="2445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:2441 %sext_ln42_776 = sext i15 %add_ln42_81

]]></Node>
<StgValue><ssdm name="sext_ln42_776"/></StgValue>
</operation>

<operation id="2446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:2442 %tmp_6174 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_81, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6174"/></StgValue>
</operation>

<operation id="2447" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2443 %xor_ln42_405 = xor i1 %tmp_6174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_405"/></StgValue>
</operation>

<operation id="2448" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2444 %and_ln42_1969 = and i1 %tmp_6173, i1 %xor_ln42_405

]]></Node>
<StgValue><ssdm name="and_ln42_1969"/></StgValue>
</operation>

<operation id="2449" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2445 %xor_ln42_406 = xor i1 %tmp_6170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_406"/></StgValue>
</operation>

<operation id="2450" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2446 %select_ln42_324 = select i1 %and_ln42_1969, i1 %tmp_6170, i1 %xor_ln42_406

]]></Node>
<StgValue><ssdm name="select_ln42_324"/></StgValue>
</operation>

<operation id="2451" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2447 %select_ln42_325 = select i1 %and_ln42_1969, i1 %xor_ln42_406, i1 %tmp_6170

]]></Node>
<StgValue><ssdm name="select_ln42_325"/></StgValue>
</operation>

<operation id="2452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2448 %xor_ln42_407 = xor i1 %tmp_6173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_407"/></StgValue>
</operation>

<operation id="2453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2449 %or_ln42_1893 = or i1 %tmp_6174, i1 %xor_ln42_407

]]></Node>
<StgValue><ssdm name="or_ln42_1893"/></StgValue>
</operation>

<operation id="2454" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2450 %xor_ln42_408 = xor i1 %select_ln42_324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_408"/></StgValue>
</operation>

<operation id="2455" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2451 %or_ln42_1894 = or i1 %tmp_6174, i1 %xor_ln42_408

]]></Node>
<StgValue><ssdm name="or_ln42_1894"/></StgValue>
</operation>

<operation id="2456" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2452 %and_ln42_1970 = and i1 %or_ln42_1894, i1 %xor_ln42_406

]]></Node>
<StgValue><ssdm name="and_ln42_1970"/></StgValue>
</operation>

<operation id="2457" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2453 %and_ln42_1971 = and i1 %tmp_6174, i1 %select_ln42_325

]]></Node>
<StgValue><ssdm name="and_ln42_1971"/></StgValue>
</operation>

<operation id="2458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2454 %xor_ln42_409 = xor i1 %and_ln42_1971, i1 %or_ln42_1893

]]></Node>
<StgValue><ssdm name="xor_ln42_409"/></StgValue>
</operation>

<operation id="2459" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2455 %and_ln42_1972 = and i1 %xor_ln42_409, i1 %tmp_6170

]]></Node>
<StgValue><ssdm name="and_ln42_1972"/></StgValue>
</operation>

<operation id="2460" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2456 %select_ln42_326 = select i1 %and_ln42_1970, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_326"/></StgValue>
</operation>

<operation id="2461" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2457 %or_ln42_1895 = or i1 %and_ln42_1970, i1 %and_ln42_1972

]]></Node>
<StgValue><ssdm name="or_ln42_1895"/></StgValue>
</operation>

<operation id="2462" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2458 %mult_1518 = select i1 %or_ln42_1895, i16 %select_ln42_326, i16 %sext_ln42_776

]]></Node>
<StgValue><ssdm name="mult_1518"/></StgValue>
</operation>

<operation id="2463" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2459 %mul_ln73_1517 = mul i32 %conv_i_i_6, i32 4294936998

]]></Node>
<StgValue><ssdm name="mul_ln73_1517"/></StgValue>
</operation>

<operation id="2464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2460 %tmp_6175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1517, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6175"/></StgValue>
</operation>

<operation id="2465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2461 %trunc_ln42_1645 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1517, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1645"/></StgValue>
</operation>

<operation id="2466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2462 %tmp_6176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1517, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6176"/></StgValue>
</operation>

<operation id="2467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2463 %tmp_6177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1517, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6177"/></StgValue>
</operation>

<operation id="2468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2464 %trunc_ln42_2569 = trunc i32 %mul_ln73_1517

]]></Node>
<StgValue><ssdm name="trunc_ln42_2569"/></StgValue>
</operation>

<operation id="2469" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2465 %icmp_ln42_1645 = icmp_ne  i14 %trunc_ln42_2569, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1645"/></StgValue>
</operation>

<operation id="2470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2466 %tmp_6178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1517, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6178"/></StgValue>
</operation>

<operation id="2471" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2467 %or_ln42_1896 = or i1 %tmp_6176, i1 %icmp_ln42_1645

]]></Node>
<StgValue><ssdm name="or_ln42_1896"/></StgValue>
</operation>

<operation id="2472" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2468 %and_ln42_1973 = and i1 %or_ln42_1896, i1 %tmp_6177

]]></Node>
<StgValue><ssdm name="and_ln42_1973"/></StgValue>
</operation>

<operation id="2473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2469 %zext_ln42_1636 = zext i1 %and_ln42_1973

]]></Node>
<StgValue><ssdm name="zext_ln42_1636"/></StgValue>
</operation>

<operation id="2474" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2470 %add_ln42_82 = add i16 %trunc_ln42_1645, i16 %zext_ln42_1636

]]></Node>
<StgValue><ssdm name="add_ln42_82"/></StgValue>
</operation>

<operation id="2475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2471 %tmp_6179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_82, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6179"/></StgValue>
</operation>

<operation id="2476" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2472 %xor_ln42_410 = xor i1 %tmp_6179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_410"/></StgValue>
</operation>

<operation id="2477" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2473 %and_ln42_1974 = and i1 %tmp_6178, i1 %xor_ln42_410

]]></Node>
<StgValue><ssdm name="and_ln42_1974"/></StgValue>
</operation>

<operation id="2478" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2474 %xor_ln42_411 = xor i1 %tmp_6175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_411"/></StgValue>
</operation>

<operation id="2479" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2475 %select_ln42_328 = select i1 %and_ln42_1974, i1 %tmp_6175, i1 %xor_ln42_411

]]></Node>
<StgValue><ssdm name="select_ln42_328"/></StgValue>
</operation>

<operation id="2480" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2476 %select_ln42_329 = select i1 %and_ln42_1974, i1 %xor_ln42_411, i1 %tmp_6175

]]></Node>
<StgValue><ssdm name="select_ln42_329"/></StgValue>
</operation>

<operation id="2481" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2477 %xor_ln42_412 = xor i1 %tmp_6178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_412"/></StgValue>
</operation>

<operation id="2482" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2478 %or_ln42_1897 = or i1 %tmp_6179, i1 %xor_ln42_412

]]></Node>
<StgValue><ssdm name="or_ln42_1897"/></StgValue>
</operation>

<operation id="2483" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2479 %xor_ln42_413 = xor i1 %select_ln42_328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_413"/></StgValue>
</operation>

<operation id="2484" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2480 %or_ln42_1898 = or i1 %tmp_6179, i1 %xor_ln42_413

]]></Node>
<StgValue><ssdm name="or_ln42_1898"/></StgValue>
</operation>

<operation id="2485" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2481 %and_ln42_1975 = and i1 %or_ln42_1898, i1 %xor_ln42_411

]]></Node>
<StgValue><ssdm name="and_ln42_1975"/></StgValue>
</operation>

<operation id="2486" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2482 %and_ln42_1976 = and i1 %tmp_6179, i1 %select_ln42_329

]]></Node>
<StgValue><ssdm name="and_ln42_1976"/></StgValue>
</operation>

<operation id="2487" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2483 %xor_ln42_414 = xor i1 %and_ln42_1976, i1 %or_ln42_1897

]]></Node>
<StgValue><ssdm name="xor_ln42_414"/></StgValue>
</operation>

<operation id="2488" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2484 %and_ln42_1977 = and i1 %xor_ln42_414, i1 %tmp_6175

]]></Node>
<StgValue><ssdm name="and_ln42_1977"/></StgValue>
</operation>

<operation id="2489" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2485 %select_ln42_330 = select i1 %and_ln42_1975, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_330"/></StgValue>
</operation>

<operation id="2490" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2486 %or_ln42_1899 = or i1 %and_ln42_1975, i1 %and_ln42_1977

]]></Node>
<StgValue><ssdm name="or_ln42_1899"/></StgValue>
</operation>

<operation id="2491" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2487 %mult_1519 = select i1 %or_ln42_1899, i16 %select_ln42_330, i16 %add_ln42_82

]]></Node>
<StgValue><ssdm name="mult_1519"/></StgValue>
</operation>

<operation id="2492" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2488 %mul_ln73_1518 = mul i32 %conv_i_i_6, i32 4294942880

]]></Node>
<StgValue><ssdm name="mul_ln73_1518"/></StgValue>
</operation>

<operation id="2493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2489 %tmp_6180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1518, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6180"/></StgValue>
</operation>

<operation id="2494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2490 %trunc_ln42_1646 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1518, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1646"/></StgValue>
</operation>

<operation id="2495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2491 %tmp_6181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1518, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6181"/></StgValue>
</operation>

<operation id="2496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2492 %tmp_6182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1518, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6182"/></StgValue>
</operation>

<operation id="2497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2493 %trunc_ln42_2570 = trunc i32 %mul_ln73_1518

]]></Node>
<StgValue><ssdm name="trunc_ln42_2570"/></StgValue>
</operation>

<operation id="2498" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2494 %icmp_ln42_1646 = icmp_ne  i14 %trunc_ln42_2570, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1646"/></StgValue>
</operation>

<operation id="2499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2495 %tmp_6183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1518, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6183"/></StgValue>
</operation>

<operation id="2500" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2496 %or_ln42_1900 = or i1 %tmp_6181, i1 %icmp_ln42_1646

]]></Node>
<StgValue><ssdm name="or_ln42_1900"/></StgValue>
</operation>

<operation id="2501" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2497 %and_ln42_1978 = and i1 %or_ln42_1900, i1 %tmp_6182

]]></Node>
<StgValue><ssdm name="and_ln42_1978"/></StgValue>
</operation>

<operation id="2502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2498 %zext_ln42_1637 = zext i1 %and_ln42_1978

]]></Node>
<StgValue><ssdm name="zext_ln42_1637"/></StgValue>
</operation>

<operation id="2503" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2499 %add_ln42_83 = add i16 %trunc_ln42_1646, i16 %zext_ln42_1637

]]></Node>
<StgValue><ssdm name="add_ln42_83"/></StgValue>
</operation>

<operation id="2504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2500 %tmp_6184 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_83, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6184"/></StgValue>
</operation>

<operation id="2505" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2501 %xor_ln42_415 = xor i1 %tmp_6184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_415"/></StgValue>
</operation>

<operation id="2506" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2502 %and_ln42_1979 = and i1 %tmp_6183, i1 %xor_ln42_415

]]></Node>
<StgValue><ssdm name="and_ln42_1979"/></StgValue>
</operation>

<operation id="2507" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2503 %xor_ln42_416 = xor i1 %tmp_6180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_416"/></StgValue>
</operation>

<operation id="2508" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2504 %select_ln42_332 = select i1 %and_ln42_1979, i1 %tmp_6180, i1 %xor_ln42_416

]]></Node>
<StgValue><ssdm name="select_ln42_332"/></StgValue>
</operation>

<operation id="2509" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2505 %select_ln42_333 = select i1 %and_ln42_1979, i1 %xor_ln42_416, i1 %tmp_6180

]]></Node>
<StgValue><ssdm name="select_ln42_333"/></StgValue>
</operation>

<operation id="2510" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2506 %xor_ln42_417 = xor i1 %tmp_6183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_417"/></StgValue>
</operation>

<operation id="2511" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2507 %or_ln42_1901 = or i1 %tmp_6184, i1 %xor_ln42_417

]]></Node>
<StgValue><ssdm name="or_ln42_1901"/></StgValue>
</operation>

<operation id="2512" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2508 %xor_ln42_418 = xor i1 %select_ln42_332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_418"/></StgValue>
</operation>

<operation id="2513" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2509 %or_ln42_1902 = or i1 %tmp_6184, i1 %xor_ln42_418

]]></Node>
<StgValue><ssdm name="or_ln42_1902"/></StgValue>
</operation>

<operation id="2514" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2510 %and_ln42_1980 = and i1 %or_ln42_1902, i1 %xor_ln42_416

]]></Node>
<StgValue><ssdm name="and_ln42_1980"/></StgValue>
</operation>

<operation id="2515" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2511 %and_ln42_1981 = and i1 %tmp_6184, i1 %select_ln42_333

]]></Node>
<StgValue><ssdm name="and_ln42_1981"/></StgValue>
</operation>

<operation id="2516" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2512 %xor_ln42_419 = xor i1 %and_ln42_1981, i1 %or_ln42_1901

]]></Node>
<StgValue><ssdm name="xor_ln42_419"/></StgValue>
</operation>

<operation id="2517" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2513 %and_ln42_1982 = and i1 %xor_ln42_419, i1 %tmp_6180

]]></Node>
<StgValue><ssdm name="and_ln42_1982"/></StgValue>
</operation>

<operation id="2518" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2514 %select_ln42_334 = select i1 %and_ln42_1980, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_334"/></StgValue>
</operation>

<operation id="2519" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2515 %or_ln42_1903 = or i1 %and_ln42_1980, i1 %and_ln42_1982

]]></Node>
<StgValue><ssdm name="or_ln42_1903"/></StgValue>
</operation>

<operation id="2520" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2516 %mult_1520 = select i1 %or_ln42_1903, i16 %select_ln42_334, i16 %add_ln42_83

]]></Node>
<StgValue><ssdm name="mult_1520"/></StgValue>
</operation>

<operation id="2521" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2517 %mul_ln73_1519 = mul i31 %sext_ln70_12, i31 13261

]]></Node>
<StgValue><ssdm name="mul_ln73_1519"/></StgValue>
</operation>

<operation id="2522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2518 %tmp_6185 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1519, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6185"/></StgValue>
</operation>

<operation id="2523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2519 %trunc_ln42_1647 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1519, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1647"/></StgValue>
</operation>

<operation id="2524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2520 %tmp_6186 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1519, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6186"/></StgValue>
</operation>

<operation id="2525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2521 %tmp_6187 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1519, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6187"/></StgValue>
</operation>

<operation id="2526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:2522 %trunc_ln42_2571 = trunc i31 %mul_ln73_1519

]]></Node>
<StgValue><ssdm name="trunc_ln42_2571"/></StgValue>
</operation>

<operation id="2527" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2523 %icmp_ln42_1647 = icmp_ne  i14 %trunc_ln42_2571, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1647"/></StgValue>
</operation>

<operation id="2528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2524 %tmp_6188 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1519, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6188"/></StgValue>
</operation>

<operation id="2529" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2525 %or_ln42_1904 = or i1 %tmp_6186, i1 %icmp_ln42_1647

]]></Node>
<StgValue><ssdm name="or_ln42_1904"/></StgValue>
</operation>

<operation id="2530" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2526 %and_ln42_1983 = and i1 %or_ln42_1904, i1 %tmp_6187

]]></Node>
<StgValue><ssdm name="and_ln42_1983"/></StgValue>
</operation>

<operation id="2531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2527 %zext_ln42_1638 = zext i1 %and_ln42_1983

]]></Node>
<StgValue><ssdm name="zext_ln42_1638"/></StgValue>
</operation>

<operation id="2532" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2528 %add_ln42_84 = add i16 %trunc_ln42_1647, i16 %zext_ln42_1638

]]></Node>
<StgValue><ssdm name="add_ln42_84"/></StgValue>
</operation>

<operation id="2533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2529 %tmp_6189 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_84, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6189"/></StgValue>
</operation>

<operation id="2534" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2530 %xor_ln42_420 = xor i1 %tmp_6189, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_420"/></StgValue>
</operation>

<operation id="2535" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2531 %and_ln42_1984 = and i1 %tmp_6188, i1 %xor_ln42_420

]]></Node>
<StgValue><ssdm name="and_ln42_1984"/></StgValue>
</operation>

<operation id="2536" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2532 %xor_ln42_421 = xor i1 %tmp_6185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_421"/></StgValue>
</operation>

<operation id="2537" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2533 %select_ln42_336 = select i1 %and_ln42_1984, i1 %tmp_6185, i1 %xor_ln42_421

]]></Node>
<StgValue><ssdm name="select_ln42_336"/></StgValue>
</operation>

<operation id="2538" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2534 %select_ln42_337 = select i1 %and_ln42_1984, i1 %xor_ln42_421, i1 %tmp_6185

]]></Node>
<StgValue><ssdm name="select_ln42_337"/></StgValue>
</operation>

<operation id="2539" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2535 %xor_ln42_422 = xor i1 %tmp_6188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_422"/></StgValue>
</operation>

<operation id="2540" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2536 %or_ln42_1905 = or i1 %tmp_6189, i1 %xor_ln42_422

]]></Node>
<StgValue><ssdm name="or_ln42_1905"/></StgValue>
</operation>

<operation id="2541" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2537 %xor_ln42_423 = xor i1 %select_ln42_336, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_423"/></StgValue>
</operation>

<operation id="2542" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2538 %or_ln42_1906 = or i1 %tmp_6189, i1 %xor_ln42_423

]]></Node>
<StgValue><ssdm name="or_ln42_1906"/></StgValue>
</operation>

<operation id="2543" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2539 %and_ln42_1985 = and i1 %or_ln42_1906, i1 %xor_ln42_421

]]></Node>
<StgValue><ssdm name="and_ln42_1985"/></StgValue>
</operation>

<operation id="2544" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2540 %and_ln42_1986 = and i1 %tmp_6189, i1 %select_ln42_337

]]></Node>
<StgValue><ssdm name="and_ln42_1986"/></StgValue>
</operation>

<operation id="2545" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2541 %xor_ln42_424 = xor i1 %and_ln42_1986, i1 %or_ln42_1905

]]></Node>
<StgValue><ssdm name="xor_ln42_424"/></StgValue>
</operation>

<operation id="2546" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2542 %and_ln42_1987 = and i1 %xor_ln42_424, i1 %tmp_6185

]]></Node>
<StgValue><ssdm name="and_ln42_1987"/></StgValue>
</operation>

<operation id="2547" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2543 %select_ln42_338 = select i1 %and_ln42_1985, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_338"/></StgValue>
</operation>

<operation id="2548" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2544 %or_ln42_1907 = or i1 %and_ln42_1985, i1 %and_ln42_1987

]]></Node>
<StgValue><ssdm name="or_ln42_1907"/></StgValue>
</operation>

<operation id="2549" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2545 %mult_1521 = select i1 %or_ln42_1907, i16 %select_ln42_338, i16 %add_ln42_84

]]></Node>
<StgValue><ssdm name="mult_1521"/></StgValue>
</operation>

<operation id="2550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2546 %a_7 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="2551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:2547 %conv_i_i_7 = sext i16 %a_7

]]></Node>
<StgValue><ssdm name="conv_i_i_7"/></StgValue>
</operation>

<operation id="2552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="30" op_0_bw="16">
<![CDATA[
entry_ifconv:2548 %sext_ln70_13 = sext i16 %a_7

]]></Node>
<StgValue><ssdm name="sext_ln70_13"/></StgValue>
</operation>

<operation id="2553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="29" op_0_bw="16">
<![CDATA[
entry_ifconv:2549 %sext_ln70_14 = sext i16 %a_7

]]></Node>
<StgValue><ssdm name="sext_ln70_14"/></StgValue>
</operation>

<operation id="2554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2550 %sext_ln70_15 = sext i16 %a_7

]]></Node>
<StgValue><ssdm name="sext_ln70_15"/></StgValue>
</operation>

<operation id="2555" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2551 %mul_ln73_1520 = mul i31 %sext_ln70_15, i31 15975

]]></Node>
<StgValue><ssdm name="mul_ln73_1520"/></StgValue>
</operation>

<operation id="2556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2552 %tmp_6190 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1520, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6190"/></StgValue>
</operation>

<operation id="2557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2553 %trunc_ln42_1648 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1520, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1648"/></StgValue>
</operation>

<operation id="2558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2554 %tmp_6191 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1520, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6191"/></StgValue>
</operation>

<operation id="2559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2555 %tmp_6192 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1520, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6192"/></StgValue>
</operation>

<operation id="2560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:2556 %trunc_ln42_2572 = trunc i31 %mul_ln73_1520

]]></Node>
<StgValue><ssdm name="trunc_ln42_2572"/></StgValue>
</operation>

<operation id="2561" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2557 %icmp_ln42_1648 = icmp_ne  i14 %trunc_ln42_2572, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1648"/></StgValue>
</operation>

<operation id="2562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2558 %tmp_6193 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1520, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6193"/></StgValue>
</operation>

<operation id="2563" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2559 %or_ln42_1908 = or i1 %tmp_6191, i1 %icmp_ln42_1648

]]></Node>
<StgValue><ssdm name="or_ln42_1908"/></StgValue>
</operation>

<operation id="2564" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2560 %and_ln42_1988 = and i1 %or_ln42_1908, i1 %tmp_6192

]]></Node>
<StgValue><ssdm name="and_ln42_1988"/></StgValue>
</operation>

<operation id="2565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2561 %zext_ln42_1639 = zext i1 %and_ln42_1988

]]></Node>
<StgValue><ssdm name="zext_ln42_1639"/></StgValue>
</operation>

<operation id="2566" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2562 %add_ln42_85 = add i16 %trunc_ln42_1648, i16 %zext_ln42_1639

]]></Node>
<StgValue><ssdm name="add_ln42_85"/></StgValue>
</operation>

<operation id="2567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2563 %tmp_6194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_85, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6194"/></StgValue>
</operation>

<operation id="2568" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2564 %xor_ln42_425 = xor i1 %tmp_6194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_425"/></StgValue>
</operation>

<operation id="2569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2565 %and_ln42_1989 = and i1 %tmp_6193, i1 %xor_ln42_425

]]></Node>
<StgValue><ssdm name="and_ln42_1989"/></StgValue>
</operation>

<operation id="2570" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2566 %xor_ln42_426 = xor i1 %tmp_6190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_426"/></StgValue>
</operation>

<operation id="2571" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2567 %select_ln42_340 = select i1 %and_ln42_1989, i1 %tmp_6190, i1 %xor_ln42_426

]]></Node>
<StgValue><ssdm name="select_ln42_340"/></StgValue>
</operation>

<operation id="2572" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2568 %select_ln42_341 = select i1 %and_ln42_1989, i1 %xor_ln42_426, i1 %tmp_6190

]]></Node>
<StgValue><ssdm name="select_ln42_341"/></StgValue>
</operation>

<operation id="2573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2569 %xor_ln42_427 = xor i1 %tmp_6193, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_427"/></StgValue>
</operation>

<operation id="2574" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2570 %or_ln42_1909 = or i1 %tmp_6194, i1 %xor_ln42_427

]]></Node>
<StgValue><ssdm name="or_ln42_1909"/></StgValue>
</operation>

<operation id="2575" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2571 %xor_ln42_428 = xor i1 %select_ln42_340, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_428"/></StgValue>
</operation>

<operation id="2576" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2572 %or_ln42_1910 = or i1 %tmp_6194, i1 %xor_ln42_428

]]></Node>
<StgValue><ssdm name="or_ln42_1910"/></StgValue>
</operation>

<operation id="2577" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2573 %and_ln42_1990 = and i1 %or_ln42_1910, i1 %xor_ln42_426

]]></Node>
<StgValue><ssdm name="and_ln42_1990"/></StgValue>
</operation>

<operation id="2578" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2574 %and_ln42_1991 = and i1 %tmp_6194, i1 %select_ln42_341

]]></Node>
<StgValue><ssdm name="and_ln42_1991"/></StgValue>
</operation>

<operation id="2579" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2575 %xor_ln42_429 = xor i1 %and_ln42_1991, i1 %or_ln42_1909

]]></Node>
<StgValue><ssdm name="xor_ln42_429"/></StgValue>
</operation>

<operation id="2580" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2576 %and_ln42_1992 = and i1 %xor_ln42_429, i1 %tmp_6190

]]></Node>
<StgValue><ssdm name="and_ln42_1992"/></StgValue>
</operation>

<operation id="2581" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2577 %select_ln42_342 = select i1 %and_ln42_1990, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_342"/></StgValue>
</operation>

<operation id="2582" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2578 %or_ln42_1911 = or i1 %and_ln42_1990, i1 %and_ln42_1992

]]></Node>
<StgValue><ssdm name="or_ln42_1911"/></StgValue>
</operation>

<operation id="2583" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2579 %mult_1522 = select i1 %or_ln42_1911, i16 %select_ln42_342, i16 %add_ln42_85

]]></Node>
<StgValue><ssdm name="mult_1522"/></StgValue>
</operation>

<operation id="2584" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2580 %mul_ln73_1521 = mul i32 %conv_i_i_7, i32 4294943846

]]></Node>
<StgValue><ssdm name="mul_ln73_1521"/></StgValue>
</operation>

<operation id="2585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2581 %tmp_6195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1521, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6195"/></StgValue>
</operation>

<operation id="2586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2582 %trunc_ln42_1649 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1521, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1649"/></StgValue>
</operation>

<operation id="2587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2583 %tmp_6196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1521, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6196"/></StgValue>
</operation>

<operation id="2588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2584 %tmp_6197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1521, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6197"/></StgValue>
</operation>

<operation id="2589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2585 %trunc_ln42_2573 = trunc i32 %mul_ln73_1521

]]></Node>
<StgValue><ssdm name="trunc_ln42_2573"/></StgValue>
</operation>

<operation id="2590" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2586 %icmp_ln42_1649 = icmp_ne  i14 %trunc_ln42_2573, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1649"/></StgValue>
</operation>

<operation id="2591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2587 %tmp_6198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1521, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6198"/></StgValue>
</operation>

<operation id="2592" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2588 %or_ln42_1912 = or i1 %tmp_6196, i1 %icmp_ln42_1649

]]></Node>
<StgValue><ssdm name="or_ln42_1912"/></StgValue>
</operation>

<operation id="2593" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2589 %and_ln42_1993 = and i1 %or_ln42_1912, i1 %tmp_6197

]]></Node>
<StgValue><ssdm name="and_ln42_1993"/></StgValue>
</operation>

<operation id="2594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2590 %zext_ln42_1640 = zext i1 %and_ln42_1993

]]></Node>
<StgValue><ssdm name="zext_ln42_1640"/></StgValue>
</operation>

<operation id="2595" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2591 %add_ln42_86 = add i16 %trunc_ln42_1649, i16 %zext_ln42_1640

]]></Node>
<StgValue><ssdm name="add_ln42_86"/></StgValue>
</operation>

<operation id="2596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2592 %tmp_6199 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_86, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6199"/></StgValue>
</operation>

<operation id="2597" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2593 %xor_ln42_430 = xor i1 %tmp_6199, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_430"/></StgValue>
</operation>

<operation id="2598" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2594 %and_ln42_1994 = and i1 %tmp_6198, i1 %xor_ln42_430

]]></Node>
<StgValue><ssdm name="and_ln42_1994"/></StgValue>
</operation>

<operation id="2599" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2595 %xor_ln42_431 = xor i1 %tmp_6195, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_431"/></StgValue>
</operation>

<operation id="2600" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2596 %select_ln42_344 = select i1 %and_ln42_1994, i1 %tmp_6195, i1 %xor_ln42_431

]]></Node>
<StgValue><ssdm name="select_ln42_344"/></StgValue>
</operation>

<operation id="2601" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2597 %select_ln42_345 = select i1 %and_ln42_1994, i1 %xor_ln42_431, i1 %tmp_6195

]]></Node>
<StgValue><ssdm name="select_ln42_345"/></StgValue>
</operation>

<operation id="2602" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2598 %xor_ln42_432 = xor i1 %tmp_6198, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_432"/></StgValue>
</operation>

<operation id="2603" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2599 %or_ln42_1913 = or i1 %tmp_6199, i1 %xor_ln42_432

]]></Node>
<StgValue><ssdm name="or_ln42_1913"/></StgValue>
</operation>

<operation id="2604" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2600 %xor_ln42_433 = xor i1 %select_ln42_344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_433"/></StgValue>
</operation>

<operation id="2605" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2601 %or_ln42_1914 = or i1 %tmp_6199, i1 %xor_ln42_433

]]></Node>
<StgValue><ssdm name="or_ln42_1914"/></StgValue>
</operation>

<operation id="2606" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2602 %and_ln42_1995 = and i1 %or_ln42_1914, i1 %xor_ln42_431

]]></Node>
<StgValue><ssdm name="and_ln42_1995"/></StgValue>
</operation>

<operation id="2607" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2603 %and_ln42_1996 = and i1 %tmp_6199, i1 %select_ln42_345

]]></Node>
<StgValue><ssdm name="and_ln42_1996"/></StgValue>
</operation>

<operation id="2608" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2604 %xor_ln42_434 = xor i1 %and_ln42_1996, i1 %or_ln42_1913

]]></Node>
<StgValue><ssdm name="xor_ln42_434"/></StgValue>
</operation>

<operation id="2609" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2605 %and_ln42_1997 = and i1 %xor_ln42_434, i1 %tmp_6195

]]></Node>
<StgValue><ssdm name="and_ln42_1997"/></StgValue>
</operation>

<operation id="2610" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2606 %select_ln42_346 = select i1 %and_ln42_1995, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_346"/></StgValue>
</operation>

<operation id="2611" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2607 %or_ln42_1915 = or i1 %and_ln42_1995, i1 %and_ln42_1997

]]></Node>
<StgValue><ssdm name="or_ln42_1915"/></StgValue>
</operation>

<operation id="2612" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2608 %mult_1523 = select i1 %or_ln42_1915, i16 %select_ln42_346, i16 %add_ln42_86

]]></Node>
<StgValue><ssdm name="mult_1523"/></StgValue>
</operation>

<operation id="2613" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2609 %mul_ln73_1522 = mul i32 %conv_i_i_7, i32 4294940315

]]></Node>
<StgValue><ssdm name="mul_ln73_1522"/></StgValue>
</operation>

<operation id="2614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2610 %tmp_6200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1522, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6200"/></StgValue>
</operation>

<operation id="2615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2611 %trunc_ln42_1650 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1522, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1650"/></StgValue>
</operation>

<operation id="2616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2612 %tmp_6201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1522, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6201"/></StgValue>
</operation>

<operation id="2617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2613 %tmp_6202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1522, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6202"/></StgValue>
</operation>

<operation id="2618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2614 %trunc_ln42_2574 = trunc i32 %mul_ln73_1522

]]></Node>
<StgValue><ssdm name="trunc_ln42_2574"/></StgValue>
</operation>

<operation id="2619" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2615 %icmp_ln42_1650 = icmp_ne  i14 %trunc_ln42_2574, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1650"/></StgValue>
</operation>

<operation id="2620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2616 %tmp_6203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1522, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6203"/></StgValue>
</operation>

<operation id="2621" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2617 %or_ln42_1916 = or i1 %tmp_6201, i1 %icmp_ln42_1650

]]></Node>
<StgValue><ssdm name="or_ln42_1916"/></StgValue>
</operation>

<operation id="2622" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2618 %and_ln42_1998 = and i1 %or_ln42_1916, i1 %tmp_6202

]]></Node>
<StgValue><ssdm name="and_ln42_1998"/></StgValue>
</operation>

<operation id="2623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2619 %zext_ln42_1641 = zext i1 %and_ln42_1998

]]></Node>
<StgValue><ssdm name="zext_ln42_1641"/></StgValue>
</operation>

<operation id="2624" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2620 %add_ln42_87 = add i16 %trunc_ln42_1650, i16 %zext_ln42_1641

]]></Node>
<StgValue><ssdm name="add_ln42_87"/></StgValue>
</operation>

<operation id="2625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2621 %tmp_6204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_87, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6204"/></StgValue>
</operation>

<operation id="2626" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2622 %xor_ln42_435 = xor i1 %tmp_6204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_435"/></StgValue>
</operation>

<operation id="2627" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2623 %and_ln42_1999 = and i1 %tmp_6203, i1 %xor_ln42_435

]]></Node>
<StgValue><ssdm name="and_ln42_1999"/></StgValue>
</operation>

<operation id="2628" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2624 %xor_ln42_436 = xor i1 %tmp_6200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_436"/></StgValue>
</operation>

<operation id="2629" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2625 %select_ln42_348 = select i1 %and_ln42_1999, i1 %tmp_6200, i1 %xor_ln42_436

]]></Node>
<StgValue><ssdm name="select_ln42_348"/></StgValue>
</operation>

<operation id="2630" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2626 %select_ln42_349 = select i1 %and_ln42_1999, i1 %xor_ln42_436, i1 %tmp_6200

]]></Node>
<StgValue><ssdm name="select_ln42_349"/></StgValue>
</operation>

<operation id="2631" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2627 %xor_ln42_437 = xor i1 %tmp_6203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_437"/></StgValue>
</operation>

<operation id="2632" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2628 %or_ln42_1917 = or i1 %tmp_6204, i1 %xor_ln42_437

]]></Node>
<StgValue><ssdm name="or_ln42_1917"/></StgValue>
</operation>

<operation id="2633" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2629 %xor_ln42_438 = xor i1 %select_ln42_348, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_438"/></StgValue>
</operation>

<operation id="2634" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2630 %or_ln42_1918 = or i1 %tmp_6204, i1 %xor_ln42_438

]]></Node>
<StgValue><ssdm name="or_ln42_1918"/></StgValue>
</operation>

<operation id="2635" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2631 %and_ln42_2000 = and i1 %or_ln42_1918, i1 %xor_ln42_436

]]></Node>
<StgValue><ssdm name="and_ln42_2000"/></StgValue>
</operation>

<operation id="2636" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2632 %and_ln42_2001 = and i1 %tmp_6204, i1 %select_ln42_349

]]></Node>
<StgValue><ssdm name="and_ln42_2001"/></StgValue>
</operation>

<operation id="2637" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2633 %xor_ln42_439 = xor i1 %and_ln42_2001, i1 %or_ln42_1917

]]></Node>
<StgValue><ssdm name="xor_ln42_439"/></StgValue>
</operation>

<operation id="2638" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2634 %and_ln42_2002 = and i1 %xor_ln42_439, i1 %tmp_6200

]]></Node>
<StgValue><ssdm name="and_ln42_2002"/></StgValue>
</operation>

<operation id="2639" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2635 %select_ln42_350 = select i1 %and_ln42_2000, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_350"/></StgValue>
</operation>

<operation id="2640" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2636 %or_ln42_1919 = or i1 %and_ln42_2000, i1 %and_ln42_2002

]]></Node>
<StgValue><ssdm name="or_ln42_1919"/></StgValue>
</operation>

<operation id="2641" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2637 %mult_1524 = select i1 %or_ln42_1919, i16 %select_ln42_350, i16 %add_ln42_87

]]></Node>
<StgValue><ssdm name="mult_1524"/></StgValue>
</operation>

<operation id="2642" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2638 %mul_ln73_1523 = mul i32 %conv_i_i_7, i32 4294945400

]]></Node>
<StgValue><ssdm name="mul_ln73_1523"/></StgValue>
</operation>

<operation id="2643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2639 %tmp_6205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1523, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6205"/></StgValue>
</operation>

<operation id="2644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2640 %trunc_ln42_1651 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1523, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1651"/></StgValue>
</operation>

<operation id="2645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2641 %tmp_6206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1523, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6206"/></StgValue>
</operation>

<operation id="2646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2642 %tmp_6207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1523, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6207"/></StgValue>
</operation>

<operation id="2647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2643 %trunc_ln42_2575 = trunc i32 %mul_ln73_1523

]]></Node>
<StgValue><ssdm name="trunc_ln42_2575"/></StgValue>
</operation>

<operation id="2648" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2644 %icmp_ln42_1651 = icmp_ne  i14 %trunc_ln42_2575, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1651"/></StgValue>
</operation>

<operation id="2649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2645 %tmp_6208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1523, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6208"/></StgValue>
</operation>

<operation id="2650" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2646 %or_ln42_1920 = or i1 %tmp_6206, i1 %icmp_ln42_1651

]]></Node>
<StgValue><ssdm name="or_ln42_1920"/></StgValue>
</operation>

<operation id="2651" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2647 %and_ln42_2003 = and i1 %or_ln42_1920, i1 %tmp_6207

]]></Node>
<StgValue><ssdm name="and_ln42_2003"/></StgValue>
</operation>

<operation id="2652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2648 %zext_ln42_1642 = zext i1 %and_ln42_2003

]]></Node>
<StgValue><ssdm name="zext_ln42_1642"/></StgValue>
</operation>

<operation id="2653" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2649 %add_ln42_88 = add i16 %trunc_ln42_1651, i16 %zext_ln42_1642

]]></Node>
<StgValue><ssdm name="add_ln42_88"/></StgValue>
</operation>

<operation id="2654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2650 %tmp_6209 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_88, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6209"/></StgValue>
</operation>

<operation id="2655" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2651 %xor_ln42_440 = xor i1 %tmp_6209, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_440"/></StgValue>
</operation>

<operation id="2656" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2652 %and_ln42_2004 = and i1 %tmp_6208, i1 %xor_ln42_440

]]></Node>
<StgValue><ssdm name="and_ln42_2004"/></StgValue>
</operation>

<operation id="2657" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2653 %xor_ln42_441 = xor i1 %tmp_6205, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_441"/></StgValue>
</operation>

<operation id="2658" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2654 %select_ln42_352 = select i1 %and_ln42_2004, i1 %tmp_6205, i1 %xor_ln42_441

]]></Node>
<StgValue><ssdm name="select_ln42_352"/></StgValue>
</operation>

<operation id="2659" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2655 %select_ln42_353 = select i1 %and_ln42_2004, i1 %xor_ln42_441, i1 %tmp_6205

]]></Node>
<StgValue><ssdm name="select_ln42_353"/></StgValue>
</operation>

<operation id="2660" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2656 %xor_ln42_442 = xor i1 %tmp_6208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_442"/></StgValue>
</operation>

<operation id="2661" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2657 %or_ln42_1921 = or i1 %tmp_6209, i1 %xor_ln42_442

]]></Node>
<StgValue><ssdm name="or_ln42_1921"/></StgValue>
</operation>

<operation id="2662" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2658 %xor_ln42_443 = xor i1 %select_ln42_352, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_443"/></StgValue>
</operation>

<operation id="2663" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2659 %or_ln42_1922 = or i1 %tmp_6209, i1 %xor_ln42_443

]]></Node>
<StgValue><ssdm name="or_ln42_1922"/></StgValue>
</operation>

<operation id="2664" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2660 %and_ln42_2005 = and i1 %or_ln42_1922, i1 %xor_ln42_441

]]></Node>
<StgValue><ssdm name="and_ln42_2005"/></StgValue>
</operation>

<operation id="2665" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2661 %and_ln42_2006 = and i1 %tmp_6209, i1 %select_ln42_353

]]></Node>
<StgValue><ssdm name="and_ln42_2006"/></StgValue>
</operation>

<operation id="2666" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2662 %xor_ln42_444 = xor i1 %and_ln42_2006, i1 %or_ln42_1921

]]></Node>
<StgValue><ssdm name="xor_ln42_444"/></StgValue>
</operation>

<operation id="2667" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2663 %and_ln42_2007 = and i1 %xor_ln42_444, i1 %tmp_6205

]]></Node>
<StgValue><ssdm name="and_ln42_2007"/></StgValue>
</operation>

<operation id="2668" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2664 %select_ln42_354 = select i1 %and_ln42_2005, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_354"/></StgValue>
</operation>

<operation id="2669" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2665 %or_ln42_1923 = or i1 %and_ln42_2005, i1 %and_ln42_2007

]]></Node>
<StgValue><ssdm name="or_ln42_1923"/></StgValue>
</operation>

<operation id="2670" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2666 %mult_1525 = select i1 %or_ln42_1923, i16 %select_ln42_354, i16 %add_ln42_88

]]></Node>
<StgValue><ssdm name="mult_1525"/></StgValue>
</operation>

<operation id="2671" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2667 %mul_ln73_1524 = mul i31 %sext_ln70_15, i31 2147475247

]]></Node>
<StgValue><ssdm name="mul_ln73_1524"/></StgValue>
</operation>

<operation id="2672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2668 %tmp_6210 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1524, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6210"/></StgValue>
</operation>

<operation id="2673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2669 %trunc_ln42_1652 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1524, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1652"/></StgValue>
</operation>

<operation id="2674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2670 %tmp_6211 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1524, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6211"/></StgValue>
</operation>

<operation id="2675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2671 %tmp_6212 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1524, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6212"/></StgValue>
</operation>

<operation id="2676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:2672 %trunc_ln42_2576 = trunc i31 %mul_ln73_1524

]]></Node>
<StgValue><ssdm name="trunc_ln42_2576"/></StgValue>
</operation>

<operation id="2677" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2673 %icmp_ln42_1652 = icmp_ne  i14 %trunc_ln42_2576, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1652"/></StgValue>
</operation>

<operation id="2678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2674 %tmp_6213 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1524, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6213"/></StgValue>
</operation>

<operation id="2679" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2675 %or_ln42_1924 = or i1 %tmp_6211, i1 %icmp_ln42_1652

]]></Node>
<StgValue><ssdm name="or_ln42_1924"/></StgValue>
</operation>

<operation id="2680" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2676 %and_ln42_2008 = and i1 %or_ln42_1924, i1 %tmp_6212

]]></Node>
<StgValue><ssdm name="and_ln42_2008"/></StgValue>
</operation>

<operation id="2681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2677 %zext_ln42_1643 = zext i1 %and_ln42_2008

]]></Node>
<StgValue><ssdm name="zext_ln42_1643"/></StgValue>
</operation>

<operation id="2682" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2678 %add_ln42_89 = add i16 %trunc_ln42_1652, i16 %zext_ln42_1643

]]></Node>
<StgValue><ssdm name="add_ln42_89"/></StgValue>
</operation>

<operation id="2683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2679 %tmp_6214 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_89, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6214"/></StgValue>
</operation>

<operation id="2684" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2680 %xor_ln42_445 = xor i1 %tmp_6214, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_445"/></StgValue>
</operation>

<operation id="2685" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2681 %and_ln42_2009 = and i1 %tmp_6213, i1 %xor_ln42_445

]]></Node>
<StgValue><ssdm name="and_ln42_2009"/></StgValue>
</operation>

<operation id="2686" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2682 %xor_ln42_446 = xor i1 %tmp_6210, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_446"/></StgValue>
</operation>

<operation id="2687" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2683 %select_ln42_356 = select i1 %and_ln42_2009, i1 %tmp_6210, i1 %xor_ln42_446

]]></Node>
<StgValue><ssdm name="select_ln42_356"/></StgValue>
</operation>

<operation id="2688" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2684 %select_ln42_357 = select i1 %and_ln42_2009, i1 %xor_ln42_446, i1 %tmp_6210

]]></Node>
<StgValue><ssdm name="select_ln42_357"/></StgValue>
</operation>

<operation id="2689" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2685 %xor_ln42_447 = xor i1 %tmp_6213, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_447"/></StgValue>
</operation>

<operation id="2690" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2686 %or_ln42_1925 = or i1 %tmp_6214, i1 %xor_ln42_447

]]></Node>
<StgValue><ssdm name="or_ln42_1925"/></StgValue>
</operation>

<operation id="2691" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2687 %xor_ln42_448 = xor i1 %select_ln42_356, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_448"/></StgValue>
</operation>

<operation id="2692" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2688 %or_ln42_1926 = or i1 %tmp_6214, i1 %xor_ln42_448

]]></Node>
<StgValue><ssdm name="or_ln42_1926"/></StgValue>
</operation>

<operation id="2693" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2689 %and_ln42_2010 = and i1 %or_ln42_1926, i1 %xor_ln42_446

]]></Node>
<StgValue><ssdm name="and_ln42_2010"/></StgValue>
</operation>

<operation id="2694" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2690 %and_ln42_2011 = and i1 %tmp_6214, i1 %select_ln42_357

]]></Node>
<StgValue><ssdm name="and_ln42_2011"/></StgValue>
</operation>

<operation id="2695" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2691 %xor_ln42_449 = xor i1 %and_ln42_2011, i1 %or_ln42_1925

]]></Node>
<StgValue><ssdm name="xor_ln42_449"/></StgValue>
</operation>

<operation id="2696" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2692 %and_ln42_2012 = and i1 %xor_ln42_449, i1 %tmp_6210

]]></Node>
<StgValue><ssdm name="and_ln42_2012"/></StgValue>
</operation>

<operation id="2697" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2693 %select_ln42_358 = select i1 %and_ln42_2010, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_358"/></StgValue>
</operation>

<operation id="2698" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2694 %or_ln42_1927 = or i1 %and_ln42_2010, i1 %and_ln42_2012

]]></Node>
<StgValue><ssdm name="or_ln42_1927"/></StgValue>
</operation>

<operation id="2699" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2695 %mult_1526 = select i1 %or_ln42_1927, i16 %select_ln42_358, i16 %add_ln42_89

]]></Node>
<StgValue><ssdm name="mult_1526"/></StgValue>
</operation>

<operation id="2700" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2696 %mul_ln73_1525 = mul i31 %sext_ln70_15, i31 2147469186

]]></Node>
<StgValue><ssdm name="mul_ln73_1525"/></StgValue>
</operation>

<operation id="2701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2697 %tmp_6215 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1525, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6215"/></StgValue>
</operation>

<operation id="2702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2698 %trunc_ln42_1653 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1525, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1653"/></StgValue>
</operation>

<operation id="2703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2699 %tmp_6216 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1525, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6216"/></StgValue>
</operation>

<operation id="2704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2700 %tmp_6217 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1525, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6217"/></StgValue>
</operation>

<operation id="2705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:2701 %trunc_ln42_2577 = trunc i31 %mul_ln73_1525

]]></Node>
<StgValue><ssdm name="trunc_ln42_2577"/></StgValue>
</operation>

<operation id="2706" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2702 %icmp_ln42_1653 = icmp_ne  i14 %trunc_ln42_2577, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1653"/></StgValue>
</operation>

<operation id="2707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2703 %tmp_6218 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1525, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6218"/></StgValue>
</operation>

<operation id="2708" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2704 %or_ln42_1928 = or i1 %tmp_6216, i1 %icmp_ln42_1653

]]></Node>
<StgValue><ssdm name="or_ln42_1928"/></StgValue>
</operation>

<operation id="2709" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2705 %and_ln42_2013 = and i1 %or_ln42_1928, i1 %tmp_6217

]]></Node>
<StgValue><ssdm name="and_ln42_2013"/></StgValue>
</operation>

<operation id="2710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2706 %zext_ln42_1644 = zext i1 %and_ln42_2013

]]></Node>
<StgValue><ssdm name="zext_ln42_1644"/></StgValue>
</operation>

<operation id="2711" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2707 %add_ln42_90 = add i16 %trunc_ln42_1653, i16 %zext_ln42_1644

]]></Node>
<StgValue><ssdm name="add_ln42_90"/></StgValue>
</operation>

<operation id="2712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2708 %tmp_6219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_90, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6219"/></StgValue>
</operation>

<operation id="2713" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2709 %xor_ln42_450 = xor i1 %tmp_6219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_450"/></StgValue>
</operation>

<operation id="2714" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2710 %and_ln42_2014 = and i1 %tmp_6218, i1 %xor_ln42_450

]]></Node>
<StgValue><ssdm name="and_ln42_2014"/></StgValue>
</operation>

<operation id="2715" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2711 %xor_ln42_451 = xor i1 %tmp_6215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_451"/></StgValue>
</operation>

<operation id="2716" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2712 %select_ln42_360 = select i1 %and_ln42_2014, i1 %tmp_6215, i1 %xor_ln42_451

]]></Node>
<StgValue><ssdm name="select_ln42_360"/></StgValue>
</operation>

<operation id="2717" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2713 %select_ln42_361 = select i1 %and_ln42_2014, i1 %xor_ln42_451, i1 %tmp_6215

]]></Node>
<StgValue><ssdm name="select_ln42_361"/></StgValue>
</operation>

<operation id="2718" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2714 %xor_ln42_452 = xor i1 %tmp_6218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_452"/></StgValue>
</operation>

<operation id="2719" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2715 %or_ln42_1929 = or i1 %tmp_6219, i1 %xor_ln42_452

]]></Node>
<StgValue><ssdm name="or_ln42_1929"/></StgValue>
</operation>

<operation id="2720" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2716 %xor_ln42_453 = xor i1 %select_ln42_360, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_453"/></StgValue>
</operation>

<operation id="2721" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2717 %or_ln42_1930 = or i1 %tmp_6219, i1 %xor_ln42_453

]]></Node>
<StgValue><ssdm name="or_ln42_1930"/></StgValue>
</operation>

<operation id="2722" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2718 %and_ln42_2015 = and i1 %or_ln42_1930, i1 %xor_ln42_451

]]></Node>
<StgValue><ssdm name="and_ln42_2015"/></StgValue>
</operation>

<operation id="2723" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2719 %and_ln42_2016 = and i1 %tmp_6219, i1 %select_ln42_361

]]></Node>
<StgValue><ssdm name="and_ln42_2016"/></StgValue>
</operation>

<operation id="2724" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2720 %xor_ln42_454 = xor i1 %and_ln42_2016, i1 %or_ln42_1929

]]></Node>
<StgValue><ssdm name="xor_ln42_454"/></StgValue>
</operation>

<operation id="2725" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2721 %and_ln42_2017 = and i1 %xor_ln42_454, i1 %tmp_6215

]]></Node>
<StgValue><ssdm name="and_ln42_2017"/></StgValue>
</operation>

<operation id="2726" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2722 %select_ln42_362 = select i1 %and_ln42_2015, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_362"/></StgValue>
</operation>

<operation id="2727" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2723 %or_ln42_1931 = or i1 %and_ln42_2015, i1 %and_ln42_2017

]]></Node>
<StgValue><ssdm name="or_ln42_1931"/></StgValue>
</operation>

<operation id="2728" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2724 %mult_1527 = select i1 %or_ln42_1931, i16 %select_ln42_362, i16 %add_ln42_90

]]></Node>
<StgValue><ssdm name="mult_1527"/></StgValue>
</operation>

<operation id="2729" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2725 %mul_ln73_1526 = mul i32 %conv_i_i_7, i32 4294939429

]]></Node>
<StgValue><ssdm name="mul_ln73_1526"/></StgValue>
</operation>

<operation id="2730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2726 %tmp_6220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1526, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6220"/></StgValue>
</operation>

<operation id="2731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2727 %trunc_ln42_1654 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1526, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1654"/></StgValue>
</operation>

<operation id="2732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2728 %tmp_6221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1526, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6221"/></StgValue>
</operation>

<operation id="2733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2729 %tmp_6222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1526, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6222"/></StgValue>
</operation>

<operation id="2734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2730 %trunc_ln42_2578 = trunc i32 %mul_ln73_1526

]]></Node>
<StgValue><ssdm name="trunc_ln42_2578"/></StgValue>
</operation>

<operation id="2735" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2731 %icmp_ln42_1654 = icmp_ne  i14 %trunc_ln42_2578, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1654"/></StgValue>
</operation>

<operation id="2736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2732 %tmp_6223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1526, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6223"/></StgValue>
</operation>

<operation id="2737" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2733 %or_ln42_1932 = or i1 %tmp_6221, i1 %icmp_ln42_1654

]]></Node>
<StgValue><ssdm name="or_ln42_1932"/></StgValue>
</operation>

<operation id="2738" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2734 %and_ln42_2018 = and i1 %or_ln42_1932, i1 %tmp_6222

]]></Node>
<StgValue><ssdm name="and_ln42_2018"/></StgValue>
</operation>

<operation id="2739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2735 %zext_ln42_1645 = zext i1 %and_ln42_2018

]]></Node>
<StgValue><ssdm name="zext_ln42_1645"/></StgValue>
</operation>

<operation id="2740" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2736 %add_ln42_91 = add i16 %trunc_ln42_1654, i16 %zext_ln42_1645

]]></Node>
<StgValue><ssdm name="add_ln42_91"/></StgValue>
</operation>

<operation id="2741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2737 %tmp_6224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_91, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6224"/></StgValue>
</operation>

<operation id="2742" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2738 %xor_ln42_455 = xor i1 %tmp_6224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_455"/></StgValue>
</operation>

<operation id="2743" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2739 %and_ln42_2019 = and i1 %tmp_6223, i1 %xor_ln42_455

]]></Node>
<StgValue><ssdm name="and_ln42_2019"/></StgValue>
</operation>

<operation id="2744" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2740 %xor_ln42_456 = xor i1 %tmp_6220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_456"/></StgValue>
</operation>

<operation id="2745" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2741 %select_ln42_364 = select i1 %and_ln42_2019, i1 %tmp_6220, i1 %xor_ln42_456

]]></Node>
<StgValue><ssdm name="select_ln42_364"/></StgValue>
</operation>

<operation id="2746" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2742 %select_ln42_365 = select i1 %and_ln42_2019, i1 %xor_ln42_456, i1 %tmp_6220

]]></Node>
<StgValue><ssdm name="select_ln42_365"/></StgValue>
</operation>

<operation id="2747" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2743 %xor_ln42_457 = xor i1 %tmp_6223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_457"/></StgValue>
</operation>

<operation id="2748" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2744 %or_ln42_1933 = or i1 %tmp_6224, i1 %xor_ln42_457

]]></Node>
<StgValue><ssdm name="or_ln42_1933"/></StgValue>
</operation>

<operation id="2749" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2745 %xor_ln42_458 = xor i1 %select_ln42_364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_458"/></StgValue>
</operation>

<operation id="2750" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2746 %or_ln42_1934 = or i1 %tmp_6224, i1 %xor_ln42_458

]]></Node>
<StgValue><ssdm name="or_ln42_1934"/></StgValue>
</operation>

<operation id="2751" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2747 %and_ln42_2020 = and i1 %or_ln42_1934, i1 %xor_ln42_456

]]></Node>
<StgValue><ssdm name="and_ln42_2020"/></StgValue>
</operation>

<operation id="2752" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2748 %and_ln42_2021 = and i1 %tmp_6224, i1 %select_ln42_365

]]></Node>
<StgValue><ssdm name="and_ln42_2021"/></StgValue>
</operation>

<operation id="2753" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2749 %xor_ln42_459 = xor i1 %and_ln42_2021, i1 %or_ln42_1933

]]></Node>
<StgValue><ssdm name="xor_ln42_459"/></StgValue>
</operation>

<operation id="2754" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2750 %and_ln42_2022 = and i1 %xor_ln42_459, i1 %tmp_6220

]]></Node>
<StgValue><ssdm name="and_ln42_2022"/></StgValue>
</operation>

<operation id="2755" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2751 %select_ln42_366 = select i1 %and_ln42_2020, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_366"/></StgValue>
</operation>

<operation id="2756" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2752 %or_ln42_1935 = or i1 %and_ln42_2020, i1 %and_ln42_2022

]]></Node>
<StgValue><ssdm name="or_ln42_1935"/></StgValue>
</operation>

<operation id="2757" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2753 %mult_1528 = select i1 %or_ln42_1935, i16 %select_ln42_366, i16 %add_ln42_91

]]></Node>
<StgValue><ssdm name="mult_1528"/></StgValue>
</operation>

<operation id="2758" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2754 %mul_ln73_1527 = mul i32 %conv_i_i_7, i32 4294944753

]]></Node>
<StgValue><ssdm name="mul_ln73_1527"/></StgValue>
</operation>

<operation id="2759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2755 %tmp_6225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1527, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6225"/></StgValue>
</operation>

<operation id="2760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2756 %trunc_ln42_1655 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1527, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1655"/></StgValue>
</operation>

<operation id="2761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2757 %tmp_6226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1527, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6226"/></StgValue>
</operation>

<operation id="2762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2758 %tmp_6227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1527, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6227"/></StgValue>
</operation>

<operation id="2763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2759 %trunc_ln42_2579 = trunc i32 %mul_ln73_1527

]]></Node>
<StgValue><ssdm name="trunc_ln42_2579"/></StgValue>
</operation>

<operation id="2764" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2760 %icmp_ln42_1655 = icmp_ne  i14 %trunc_ln42_2579, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1655"/></StgValue>
</operation>

<operation id="2765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2761 %tmp_6228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1527, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6228"/></StgValue>
</operation>

<operation id="2766" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2762 %or_ln42_1936 = or i1 %tmp_6226, i1 %icmp_ln42_1655

]]></Node>
<StgValue><ssdm name="or_ln42_1936"/></StgValue>
</operation>

<operation id="2767" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2763 %and_ln42_2023 = and i1 %or_ln42_1936, i1 %tmp_6227

]]></Node>
<StgValue><ssdm name="and_ln42_2023"/></StgValue>
</operation>

<operation id="2768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2764 %zext_ln42_1646 = zext i1 %and_ln42_2023

]]></Node>
<StgValue><ssdm name="zext_ln42_1646"/></StgValue>
</operation>

<operation id="2769" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2765 %add_ln42_92 = add i16 %trunc_ln42_1655, i16 %zext_ln42_1646

]]></Node>
<StgValue><ssdm name="add_ln42_92"/></StgValue>
</operation>

<operation id="2770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2766 %tmp_6229 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_92, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6229"/></StgValue>
</operation>

<operation id="2771" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2767 %xor_ln42_460 = xor i1 %tmp_6229, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_460"/></StgValue>
</operation>

<operation id="2772" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2768 %and_ln42_2024 = and i1 %tmp_6228, i1 %xor_ln42_460

]]></Node>
<StgValue><ssdm name="and_ln42_2024"/></StgValue>
</operation>

<operation id="2773" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2769 %xor_ln42_461 = xor i1 %tmp_6225, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_461"/></StgValue>
</operation>

<operation id="2774" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2770 %select_ln42_368 = select i1 %and_ln42_2024, i1 %tmp_6225, i1 %xor_ln42_461

]]></Node>
<StgValue><ssdm name="select_ln42_368"/></StgValue>
</operation>

<operation id="2775" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2771 %select_ln42_369 = select i1 %and_ln42_2024, i1 %xor_ln42_461, i1 %tmp_6225

]]></Node>
<StgValue><ssdm name="select_ln42_369"/></StgValue>
</operation>

<operation id="2776" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2772 %xor_ln42_462 = xor i1 %tmp_6228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_462"/></StgValue>
</operation>

<operation id="2777" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2773 %or_ln42_1937 = or i1 %tmp_6229, i1 %xor_ln42_462

]]></Node>
<StgValue><ssdm name="or_ln42_1937"/></StgValue>
</operation>

<operation id="2778" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2774 %xor_ln42_463 = xor i1 %select_ln42_368, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_463"/></StgValue>
</operation>

<operation id="2779" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2775 %or_ln42_1938 = or i1 %tmp_6229, i1 %xor_ln42_463

]]></Node>
<StgValue><ssdm name="or_ln42_1938"/></StgValue>
</operation>

<operation id="2780" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2776 %and_ln42_2025 = and i1 %or_ln42_1938, i1 %xor_ln42_461

]]></Node>
<StgValue><ssdm name="and_ln42_2025"/></StgValue>
</operation>

<operation id="2781" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2777 %and_ln42_2026 = and i1 %tmp_6229, i1 %select_ln42_369

]]></Node>
<StgValue><ssdm name="and_ln42_2026"/></StgValue>
</operation>

<operation id="2782" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2778 %xor_ln42_464 = xor i1 %and_ln42_2026, i1 %or_ln42_1937

]]></Node>
<StgValue><ssdm name="xor_ln42_464"/></StgValue>
</operation>

<operation id="2783" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2779 %and_ln42_2027 = and i1 %xor_ln42_464, i1 %tmp_6225

]]></Node>
<StgValue><ssdm name="and_ln42_2027"/></StgValue>
</operation>

<operation id="2784" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2780 %select_ln42_370 = select i1 %and_ln42_2025, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_370"/></StgValue>
</operation>

<operation id="2785" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2781 %or_ln42_1939 = or i1 %and_ln42_2025, i1 %and_ln42_2027

]]></Node>
<StgValue><ssdm name="or_ln42_1939"/></StgValue>
</operation>

<operation id="2786" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2782 %mult_1529 = select i1 %or_ln42_1939, i16 %select_ln42_370, i16 %add_ln42_92

]]></Node>
<StgValue><ssdm name="mult_1529"/></StgValue>
</operation>

<operation id="2787" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:2783 %mul_ln73_1528 = mul i29 %sext_ln70_14, i29 2267

]]></Node>
<StgValue><ssdm name="mul_ln73_1528"/></StgValue>
</operation>

<operation id="2788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2784 %tmp_6230 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1528, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6230"/></StgValue>
</operation>

<operation id="2789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2785 %trunc_ln42_2580 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1528, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_2580"/></StgValue>
</operation>

<operation id="2790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:2786 %sext_ln42_778 = sext i14 %trunc_ln42_2580

]]></Node>
<StgValue><ssdm name="sext_ln42_778"/></StgValue>
</operation>

<operation id="2791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2787 %tmp_6231 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1528, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6231"/></StgValue>
</operation>

<operation id="2792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2788 %tmp_6232 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1528, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6232"/></StgValue>
</operation>

<operation id="2793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="14" op_0_bw="29">
<![CDATA[
entry_ifconv:2789 %trunc_ln42_2581 = trunc i29 %mul_ln73_1528

]]></Node>
<StgValue><ssdm name="trunc_ln42_2581"/></StgValue>
</operation>

<operation id="2794" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2790 %icmp_ln42_1656 = icmp_ne  i14 %trunc_ln42_2581, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1656"/></StgValue>
</operation>

<operation id="2795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2791 %tmp_6233 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1528, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6233"/></StgValue>
</operation>

<operation id="2796" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2792 %or_ln42_1940 = or i1 %tmp_6231, i1 %icmp_ln42_1656

]]></Node>
<StgValue><ssdm name="or_ln42_1940"/></StgValue>
</operation>

<operation id="2797" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2793 %and_ln42_2028 = and i1 %or_ln42_1940, i1 %tmp_6232

]]></Node>
<StgValue><ssdm name="and_ln42_2028"/></StgValue>
</operation>

<operation id="2798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:2794 %zext_ln42_1647 = zext i1 %and_ln42_2028

]]></Node>
<StgValue><ssdm name="zext_ln42_1647"/></StgValue>
</operation>

<operation id="2799" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2795 %add_ln42_93 = add i15 %sext_ln42_778, i15 %zext_ln42_1647

]]></Node>
<StgValue><ssdm name="add_ln42_93"/></StgValue>
</operation>

<operation id="2800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:2796 %sext_ln42_779 = sext i15 %add_ln42_93

]]></Node>
<StgValue><ssdm name="sext_ln42_779"/></StgValue>
</operation>

<operation id="2801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:2797 %tmp_6234 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_93, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6234"/></StgValue>
</operation>

<operation id="2802" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2798 %xor_ln42_465 = xor i1 %tmp_6234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_465"/></StgValue>
</operation>

<operation id="2803" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2799 %and_ln42_2029 = and i1 %tmp_6233, i1 %xor_ln42_465

]]></Node>
<StgValue><ssdm name="and_ln42_2029"/></StgValue>
</operation>

<operation id="2804" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2800 %xor_ln42_466 = xor i1 %tmp_6230, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_466"/></StgValue>
</operation>

<operation id="2805" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2801 %select_ln42_372 = select i1 %and_ln42_2029, i1 %tmp_6230, i1 %xor_ln42_466

]]></Node>
<StgValue><ssdm name="select_ln42_372"/></StgValue>
</operation>

<operation id="2806" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2802 %select_ln42_373 = select i1 %and_ln42_2029, i1 %xor_ln42_466, i1 %tmp_6230

]]></Node>
<StgValue><ssdm name="select_ln42_373"/></StgValue>
</operation>

<operation id="2807" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2803 %xor_ln42_467 = xor i1 %tmp_6233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_467"/></StgValue>
</operation>

<operation id="2808" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2804 %or_ln42_1941 = or i1 %tmp_6234, i1 %xor_ln42_467

]]></Node>
<StgValue><ssdm name="or_ln42_1941"/></StgValue>
</operation>

<operation id="2809" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2805 %xor_ln42_468 = xor i1 %select_ln42_372, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_468"/></StgValue>
</operation>

<operation id="2810" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2806 %or_ln42_1942 = or i1 %tmp_6234, i1 %xor_ln42_468

]]></Node>
<StgValue><ssdm name="or_ln42_1942"/></StgValue>
</operation>

<operation id="2811" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2807 %and_ln42_2030 = and i1 %or_ln42_1942, i1 %xor_ln42_466

]]></Node>
<StgValue><ssdm name="and_ln42_2030"/></StgValue>
</operation>

<operation id="2812" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2808 %and_ln42_2031 = and i1 %tmp_6234, i1 %select_ln42_373

]]></Node>
<StgValue><ssdm name="and_ln42_2031"/></StgValue>
</operation>

<operation id="2813" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2809 %xor_ln42_469 = xor i1 %and_ln42_2031, i1 %or_ln42_1941

]]></Node>
<StgValue><ssdm name="xor_ln42_469"/></StgValue>
</operation>

<operation id="2814" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2810 %and_ln42_2032 = and i1 %xor_ln42_469, i1 %tmp_6230

]]></Node>
<StgValue><ssdm name="and_ln42_2032"/></StgValue>
</operation>

<operation id="2815" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2811 %select_ln42_374 = select i1 %and_ln42_2030, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_374"/></StgValue>
</operation>

<operation id="2816" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2812 %or_ln42_1943 = or i1 %and_ln42_2030, i1 %and_ln42_2032

]]></Node>
<StgValue><ssdm name="or_ln42_1943"/></StgValue>
</operation>

<operation id="2817" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2813 %mult_1530 = select i1 %or_ln42_1943, i16 %select_ln42_374, i16 %sext_ln42_779

]]></Node>
<StgValue><ssdm name="mult_1530"/></StgValue>
</operation>

<operation id="2818" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2814 %mul_ln73_1529 = mul i32 %conv_i_i_7, i32 18598

]]></Node>
<StgValue><ssdm name="mul_ln73_1529"/></StgValue>
</operation>

<operation id="2819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2815 %tmp_6235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1529, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6235"/></StgValue>
</operation>

<operation id="2820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2816 %trunc_ln42_1657 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1529, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1657"/></StgValue>
</operation>

<operation id="2821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2817 %tmp_6236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1529, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6236"/></StgValue>
</operation>

<operation id="2822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2818 %tmp_6237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1529, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6237"/></StgValue>
</operation>

<operation id="2823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2819 %trunc_ln42_2582 = trunc i32 %mul_ln73_1529

]]></Node>
<StgValue><ssdm name="trunc_ln42_2582"/></StgValue>
</operation>

<operation id="2824" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2820 %icmp_ln42_1657 = icmp_ne  i14 %trunc_ln42_2582, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1657"/></StgValue>
</operation>

<operation id="2825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2821 %tmp_6238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1529, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6238"/></StgValue>
</operation>

<operation id="2826" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2822 %or_ln42_1944 = or i1 %tmp_6236, i1 %icmp_ln42_1657

]]></Node>
<StgValue><ssdm name="or_ln42_1944"/></StgValue>
</operation>

<operation id="2827" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2823 %and_ln42_2033 = and i1 %or_ln42_1944, i1 %tmp_6237

]]></Node>
<StgValue><ssdm name="and_ln42_2033"/></StgValue>
</operation>

<operation id="2828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2824 %zext_ln42_1648 = zext i1 %and_ln42_2033

]]></Node>
<StgValue><ssdm name="zext_ln42_1648"/></StgValue>
</operation>

<operation id="2829" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2825 %add_ln42_94 = add i16 %trunc_ln42_1657, i16 %zext_ln42_1648

]]></Node>
<StgValue><ssdm name="add_ln42_94"/></StgValue>
</operation>

<operation id="2830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2826 %tmp_6239 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_94, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6239"/></StgValue>
</operation>

<operation id="2831" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2827 %xor_ln42_470 = xor i1 %tmp_6239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_470"/></StgValue>
</operation>

<operation id="2832" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2828 %and_ln42_2034 = and i1 %tmp_6238, i1 %xor_ln42_470

]]></Node>
<StgValue><ssdm name="and_ln42_2034"/></StgValue>
</operation>

<operation id="2833" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2829 %xor_ln42_471 = xor i1 %tmp_6235, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_471"/></StgValue>
</operation>

<operation id="2834" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2830 %select_ln42_376 = select i1 %and_ln42_2034, i1 %tmp_6235, i1 %xor_ln42_471

]]></Node>
<StgValue><ssdm name="select_ln42_376"/></StgValue>
</operation>

<operation id="2835" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2831 %select_ln42_377 = select i1 %and_ln42_2034, i1 %xor_ln42_471, i1 %tmp_6235

]]></Node>
<StgValue><ssdm name="select_ln42_377"/></StgValue>
</operation>

<operation id="2836" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2832 %xor_ln42_472 = xor i1 %tmp_6238, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_472"/></StgValue>
</operation>

<operation id="2837" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2833 %or_ln42_1945 = or i1 %tmp_6239, i1 %xor_ln42_472

]]></Node>
<StgValue><ssdm name="or_ln42_1945"/></StgValue>
</operation>

<operation id="2838" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2834 %xor_ln42_473 = xor i1 %select_ln42_376, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_473"/></StgValue>
</operation>

<operation id="2839" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2835 %or_ln42_1946 = or i1 %tmp_6239, i1 %xor_ln42_473

]]></Node>
<StgValue><ssdm name="or_ln42_1946"/></StgValue>
</operation>

<operation id="2840" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2836 %and_ln42_2035 = and i1 %or_ln42_1946, i1 %xor_ln42_471

]]></Node>
<StgValue><ssdm name="and_ln42_2035"/></StgValue>
</operation>

<operation id="2841" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2837 %and_ln42_2036 = and i1 %tmp_6239, i1 %select_ln42_377

]]></Node>
<StgValue><ssdm name="and_ln42_2036"/></StgValue>
</operation>

<operation id="2842" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2838 %xor_ln42_474 = xor i1 %and_ln42_2036, i1 %or_ln42_1945

]]></Node>
<StgValue><ssdm name="xor_ln42_474"/></StgValue>
</operation>

<operation id="2843" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2839 %and_ln42_2037 = and i1 %xor_ln42_474, i1 %tmp_6235

]]></Node>
<StgValue><ssdm name="and_ln42_2037"/></StgValue>
</operation>

<operation id="2844" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2840 %select_ln42_378 = select i1 %and_ln42_2035, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_378"/></StgValue>
</operation>

<operation id="2845" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2841 %or_ln42_1947 = or i1 %and_ln42_2035, i1 %and_ln42_2037

]]></Node>
<StgValue><ssdm name="or_ln42_1947"/></StgValue>
</operation>

<operation id="2846" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2842 %mult_1531 = select i1 %or_ln42_1947, i16 %select_ln42_378, i16 %add_ln42_94

]]></Node>
<StgValue><ssdm name="mult_1531"/></StgValue>
</operation>

<operation id="2847" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:2843 %mul_ln73_1530 = mul i29 %sext_ln70_14, i29 536868717

]]></Node>
<StgValue><ssdm name="mul_ln73_1530"/></StgValue>
</operation>

<operation id="2848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2844 %tmp_6240 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1530, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6240"/></StgValue>
</operation>

<operation id="2849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2845 %trunc_ln42_2583 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1530, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_2583"/></StgValue>
</operation>

<operation id="2850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:2846 %sext_ln42_780 = sext i14 %trunc_ln42_2583

]]></Node>
<StgValue><ssdm name="sext_ln42_780"/></StgValue>
</operation>

<operation id="2851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2847 %tmp_6241 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1530, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6241"/></StgValue>
</operation>

<operation id="2852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2848 %tmp_6242 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1530, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6242"/></StgValue>
</operation>

<operation id="2853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="14" op_0_bw="29">
<![CDATA[
entry_ifconv:2849 %trunc_ln42_2584 = trunc i29 %mul_ln73_1530

]]></Node>
<StgValue><ssdm name="trunc_ln42_2584"/></StgValue>
</operation>

<operation id="2854" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2850 %icmp_ln42_1658 = icmp_ne  i14 %trunc_ln42_2584, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1658"/></StgValue>
</operation>

<operation id="2855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:2851 %tmp_6243 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1530, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6243"/></StgValue>
</operation>

<operation id="2856" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2852 %or_ln42_1948 = or i1 %tmp_6241, i1 %icmp_ln42_1658

]]></Node>
<StgValue><ssdm name="or_ln42_1948"/></StgValue>
</operation>

<operation id="2857" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2853 %and_ln42_2038 = and i1 %or_ln42_1948, i1 %tmp_6242

]]></Node>
<StgValue><ssdm name="and_ln42_2038"/></StgValue>
</operation>

<operation id="2858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:2854 %zext_ln42_1649 = zext i1 %and_ln42_2038

]]></Node>
<StgValue><ssdm name="zext_ln42_1649"/></StgValue>
</operation>

<operation id="2859" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2855 %add_ln42_95 = add i15 %sext_ln42_780, i15 %zext_ln42_1649

]]></Node>
<StgValue><ssdm name="add_ln42_95"/></StgValue>
</operation>

<operation id="2860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:2856 %sext_ln42_781 = sext i15 %add_ln42_95

]]></Node>
<StgValue><ssdm name="sext_ln42_781"/></StgValue>
</operation>

<operation id="2861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:2857 %tmp_6244 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_95, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6244"/></StgValue>
</operation>

<operation id="2862" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2858 %xor_ln42_475 = xor i1 %tmp_6244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_475"/></StgValue>
</operation>

<operation id="2863" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2859 %and_ln42_2039 = and i1 %tmp_6243, i1 %xor_ln42_475

]]></Node>
<StgValue><ssdm name="and_ln42_2039"/></StgValue>
</operation>

<operation id="2864" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2860 %xor_ln42_476 = xor i1 %tmp_6240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_476"/></StgValue>
</operation>

<operation id="2865" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2861 %select_ln42_380 = select i1 %and_ln42_2039, i1 %tmp_6240, i1 %xor_ln42_476

]]></Node>
<StgValue><ssdm name="select_ln42_380"/></StgValue>
</operation>

<operation id="2866" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2862 %select_ln42_381 = select i1 %and_ln42_2039, i1 %xor_ln42_476, i1 %tmp_6240

]]></Node>
<StgValue><ssdm name="select_ln42_381"/></StgValue>
</operation>

<operation id="2867" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2863 %xor_ln42_477 = xor i1 %tmp_6243, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_477"/></StgValue>
</operation>

<operation id="2868" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2864 %or_ln42_1949 = or i1 %tmp_6244, i1 %xor_ln42_477

]]></Node>
<StgValue><ssdm name="or_ln42_1949"/></StgValue>
</operation>

<operation id="2869" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2865 %xor_ln42_478 = xor i1 %select_ln42_380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_478"/></StgValue>
</operation>

<operation id="2870" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2866 %or_ln42_1950 = or i1 %tmp_6244, i1 %xor_ln42_478

]]></Node>
<StgValue><ssdm name="or_ln42_1950"/></StgValue>
</operation>

<operation id="2871" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2867 %and_ln42_2040 = and i1 %or_ln42_1950, i1 %xor_ln42_476

]]></Node>
<StgValue><ssdm name="and_ln42_2040"/></StgValue>
</operation>

<operation id="2872" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2868 %and_ln42_2041 = and i1 %tmp_6244, i1 %select_ln42_381

]]></Node>
<StgValue><ssdm name="and_ln42_2041"/></StgValue>
</operation>

<operation id="2873" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2869 %xor_ln42_479 = xor i1 %and_ln42_2041, i1 %or_ln42_1949

]]></Node>
<StgValue><ssdm name="xor_ln42_479"/></StgValue>
</operation>

<operation id="2874" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2870 %and_ln42_2042 = and i1 %xor_ln42_479, i1 %tmp_6240

]]></Node>
<StgValue><ssdm name="and_ln42_2042"/></StgValue>
</operation>

<operation id="2875" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2871 %select_ln42_382 = select i1 %and_ln42_2040, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_382"/></StgValue>
</operation>

<operation id="2876" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2872 %or_ln42_1951 = or i1 %and_ln42_2040, i1 %and_ln42_2042

]]></Node>
<StgValue><ssdm name="or_ln42_1951"/></StgValue>
</operation>

<operation id="2877" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2873 %mult_1532 = select i1 %or_ln42_1951, i16 %select_ln42_382, i16 %sext_ln42_781

]]></Node>
<StgValue><ssdm name="mult_1532"/></StgValue>
</operation>

<operation id="2878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2874 %tmp_957 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="2879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:2875 %tmp_958 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_957, i15 0

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="2880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2876 %sext_ln73_9 = sext i31 %tmp_958

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="2881" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2877 %sub_ln73_92 = sub i32 %conv_i_i_7, i32 %sext_ln73_9

]]></Node>
<StgValue><ssdm name="sub_ln73_92"/></StgValue>
</operation>

<operation id="2882" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2878 %sub_ln42_62 = sub i31 %sext_ln70_15, i31 %tmp_958

]]></Node>
<StgValue><ssdm name="sub_ln42_62"/></StgValue>
</operation>

<operation id="2883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2879 %tmp_6245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_92, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6245"/></StgValue>
</operation>

<operation id="2884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2880 %trunc_ln42_1659 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_62, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1659"/></StgValue>
</operation>

<operation id="2885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2881 %tmp_6246 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_62, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6246"/></StgValue>
</operation>

<operation id="2886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="240" op_2_bw="32">
<![CDATA[
entry_ifconv:2882 %tmp_6247 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 126

]]></Node>
<StgValue><ssdm name="tmp_6247"/></StgValue>
</operation>

<operation id="2887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2883 %trunc_ln42_2585 = trunc i32 %sub_ln73_92

]]></Node>
<StgValue><ssdm name="trunc_ln42_2585"/></StgValue>
</operation>

<operation id="2888" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2884 %icmp_ln42_1659 = icmp_ne  i14 %trunc_ln42_2585, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1659"/></StgValue>
</operation>

<operation id="2889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2885 %tmp_6248 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_62, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6248"/></StgValue>
</operation>

<operation id="2890" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2886 %or_ln42_1952 = or i1 %tmp_6246, i1 %icmp_ln42_1659

]]></Node>
<StgValue><ssdm name="or_ln42_1952"/></StgValue>
</operation>

<operation id="2891" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2887 %and_ln42_2043 = and i1 %or_ln42_1952, i1 %tmp_6247

]]></Node>
<StgValue><ssdm name="and_ln42_2043"/></StgValue>
</operation>

<operation id="2892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2888 %zext_ln42_1650 = zext i1 %and_ln42_2043

]]></Node>
<StgValue><ssdm name="zext_ln42_1650"/></StgValue>
</operation>

<operation id="2893" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2889 %add_ln42_96 = add i16 %trunc_ln42_1659, i16 %zext_ln42_1650

]]></Node>
<StgValue><ssdm name="add_ln42_96"/></StgValue>
</operation>

<operation id="2894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2890 %tmp_6249 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_96, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6249"/></StgValue>
</operation>

<operation id="2895" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2891 %xor_ln42_480 = xor i1 %tmp_6249, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_480"/></StgValue>
</operation>

<operation id="2896" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2892 %and_ln42_2044 = and i1 %tmp_6248, i1 %xor_ln42_480

]]></Node>
<StgValue><ssdm name="and_ln42_2044"/></StgValue>
</operation>

<operation id="2897" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2893 %xor_ln42_481 = xor i1 %tmp_6245, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_481"/></StgValue>
</operation>

<operation id="2898" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2894 %select_ln42_384 = select i1 %and_ln42_2044, i1 %tmp_6245, i1 %xor_ln42_481

]]></Node>
<StgValue><ssdm name="select_ln42_384"/></StgValue>
</operation>

<operation id="2899" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2895 %select_ln42_385 = select i1 %and_ln42_2044, i1 %xor_ln42_481, i1 %tmp_6245

]]></Node>
<StgValue><ssdm name="select_ln42_385"/></StgValue>
</operation>

<operation id="2900" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2896 %xor_ln42_482 = xor i1 %tmp_6248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_482"/></StgValue>
</operation>

<operation id="2901" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2897 %or_ln42_1953 = or i1 %tmp_6249, i1 %xor_ln42_482

]]></Node>
<StgValue><ssdm name="or_ln42_1953"/></StgValue>
</operation>

<operation id="2902" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2898 %xor_ln42_483 = xor i1 %select_ln42_384, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_483"/></StgValue>
</operation>

<operation id="2903" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2899 %or_ln42_1954 = or i1 %tmp_6249, i1 %xor_ln42_483

]]></Node>
<StgValue><ssdm name="or_ln42_1954"/></StgValue>
</operation>

<operation id="2904" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2900 %and_ln42_2045 = and i1 %or_ln42_1954, i1 %xor_ln42_481

]]></Node>
<StgValue><ssdm name="and_ln42_2045"/></StgValue>
</operation>

<operation id="2905" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2901 %and_ln42_2046 = and i1 %tmp_6249, i1 %select_ln42_385

]]></Node>
<StgValue><ssdm name="and_ln42_2046"/></StgValue>
</operation>

<operation id="2906" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2902 %xor_ln42_484 = xor i1 %and_ln42_2046, i1 %or_ln42_1953

]]></Node>
<StgValue><ssdm name="xor_ln42_484"/></StgValue>
</operation>

<operation id="2907" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2903 %and_ln42_2047 = and i1 %xor_ln42_484, i1 %tmp_6245

]]></Node>
<StgValue><ssdm name="and_ln42_2047"/></StgValue>
</operation>

<operation id="2908" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2904 %select_ln42_386 = select i1 %and_ln42_2045, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_386"/></StgValue>
</operation>

<operation id="2909" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2905 %or_ln42_1955 = or i1 %and_ln42_2045, i1 %and_ln42_2047

]]></Node>
<StgValue><ssdm name="or_ln42_1955"/></StgValue>
</operation>

<operation id="2910" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2906 %mult_1533 = select i1 %or_ln42_1955, i16 %select_ln42_386, i16 %add_ln42_96

]]></Node>
<StgValue><ssdm name="mult_1533"/></StgValue>
</operation>

<operation id="2911" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:2907 %mul_ln73_1531 = mul i30 %sext_ln70_13, i30 1073735678

]]></Node>
<StgValue><ssdm name="mul_ln73_1531"/></StgValue>
</operation>

<operation id="2912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2908 %tmp_6250 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1531, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6250"/></StgValue>
</operation>

<operation id="2913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2909 %trunc_ln42_2586 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1531, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2586"/></StgValue>
</operation>

<operation id="2914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:2910 %sext_ln42_772 = sext i15 %trunc_ln42_2586

]]></Node>
<StgValue><ssdm name="sext_ln42_772"/></StgValue>
</operation>

<operation id="2915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2911 %tmp_6251 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1531, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6251"/></StgValue>
</operation>

<operation id="2916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2912 %tmp_6252 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1531, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6252"/></StgValue>
</operation>

<operation id="2917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:2913 %trunc_ln42_2587 = trunc i30 %mul_ln73_1531

]]></Node>
<StgValue><ssdm name="trunc_ln42_2587"/></StgValue>
</operation>

<operation id="2918" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2914 %icmp_ln42_1660 = icmp_ne  i14 %trunc_ln42_2587, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1660"/></StgValue>
</operation>

<operation id="2919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:2915 %tmp_6253 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1531, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6253"/></StgValue>
</operation>

<operation id="2920" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2916 %or_ln42_1956 = or i1 %tmp_6251, i1 %icmp_ln42_1660

]]></Node>
<StgValue><ssdm name="or_ln42_1956"/></StgValue>
</operation>

<operation id="2921" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2917 %and_ln42_2048 = and i1 %or_ln42_1956, i1 %tmp_6252

]]></Node>
<StgValue><ssdm name="and_ln42_2048"/></StgValue>
</operation>

<operation id="2922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2918 %zext_ln42_1651 = zext i1 %and_ln42_2048

]]></Node>
<StgValue><ssdm name="zext_ln42_1651"/></StgValue>
</operation>

<operation id="2923" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2919 %add_ln42_97 = add i16 %sext_ln42_772, i16 %zext_ln42_1651

]]></Node>
<StgValue><ssdm name="add_ln42_97"/></StgValue>
</operation>

<operation id="2924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2920 %tmp_6254 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_97, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6254"/></StgValue>
</operation>

<operation id="2925" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2921 %xor_ln42_485 = xor i1 %tmp_6254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_485"/></StgValue>
</operation>

<operation id="2926" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2922 %and_ln42_2049 = and i1 %tmp_6253, i1 %xor_ln42_485

]]></Node>
<StgValue><ssdm name="and_ln42_2049"/></StgValue>
</operation>

<operation id="2927" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2923 %xor_ln42_486 = xor i1 %tmp_6250, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_486"/></StgValue>
</operation>

<operation id="2928" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2924 %select_ln42_388 = select i1 %and_ln42_2049, i1 %tmp_6250, i1 %xor_ln42_486

]]></Node>
<StgValue><ssdm name="select_ln42_388"/></StgValue>
</operation>

<operation id="2929" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2925 %select_ln42_389 = select i1 %and_ln42_2049, i1 %xor_ln42_486, i1 %tmp_6250

]]></Node>
<StgValue><ssdm name="select_ln42_389"/></StgValue>
</operation>

<operation id="2930" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2926 %xor_ln42_487 = xor i1 %tmp_6253, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_487"/></StgValue>
</operation>

<operation id="2931" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2927 %or_ln42_1957 = or i1 %tmp_6254, i1 %xor_ln42_487

]]></Node>
<StgValue><ssdm name="or_ln42_1957"/></StgValue>
</operation>

<operation id="2932" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2928 %xor_ln42_488 = xor i1 %select_ln42_388, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_488"/></StgValue>
</operation>

<operation id="2933" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2929 %or_ln42_1958 = or i1 %tmp_6254, i1 %xor_ln42_488

]]></Node>
<StgValue><ssdm name="or_ln42_1958"/></StgValue>
</operation>

<operation id="2934" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2930 %and_ln42_2050 = and i1 %or_ln42_1958, i1 %xor_ln42_486

]]></Node>
<StgValue><ssdm name="and_ln42_2050"/></StgValue>
</operation>

<operation id="2935" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2931 %and_ln42_2051 = and i1 %tmp_6254, i1 %select_ln42_389

]]></Node>
<StgValue><ssdm name="and_ln42_2051"/></StgValue>
</operation>

<operation id="2936" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2932 %xor_ln42_489 = xor i1 %and_ln42_2051, i1 %or_ln42_1957

]]></Node>
<StgValue><ssdm name="xor_ln42_489"/></StgValue>
</operation>

<operation id="2937" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2933 %and_ln42_2052 = and i1 %xor_ln42_489, i1 %tmp_6250

]]></Node>
<StgValue><ssdm name="and_ln42_2052"/></StgValue>
</operation>

<operation id="2938" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2934 %select_ln42_390 = select i1 %and_ln42_2050, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_390"/></StgValue>
</operation>

<operation id="2939" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2935 %or_ln42_1959 = or i1 %and_ln42_2050, i1 %and_ln42_2052

]]></Node>
<StgValue><ssdm name="or_ln42_1959"/></StgValue>
</operation>

<operation id="2940" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2936 %mult_1534 = select i1 %or_ln42_1959, i16 %select_ln42_390, i16 %add_ln42_97

]]></Node>
<StgValue><ssdm name="mult_1534"/></StgValue>
</operation>

<operation id="2941" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2937 %mul_ln73_1532 = mul i32 %conv_i_i_7, i32 30144

]]></Node>
<StgValue><ssdm name="mul_ln73_1532"/></StgValue>
</operation>

<operation id="2942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2938 %tmp_6255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1532, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6255"/></StgValue>
</operation>

<operation id="2943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2939 %trunc_ln42_1661 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1532, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1661"/></StgValue>
</operation>

<operation id="2944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2940 %tmp_6256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1532, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6256"/></StgValue>
</operation>

<operation id="2945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2941 %tmp_6257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1532, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6257"/></StgValue>
</operation>

<operation id="2946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:2942 %trunc_ln42_2588 = trunc i32 %mul_ln73_1532

]]></Node>
<StgValue><ssdm name="trunc_ln42_2588"/></StgValue>
</operation>

<operation id="2947" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2943 %icmp_ln42_1661 = icmp_ne  i14 %trunc_ln42_2588, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1661"/></StgValue>
</operation>

<operation id="2948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2944 %tmp_6258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1532, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6258"/></StgValue>
</operation>

<operation id="2949" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2945 %or_ln42_1960 = or i1 %tmp_6256, i1 %icmp_ln42_1661

]]></Node>
<StgValue><ssdm name="or_ln42_1960"/></StgValue>
</operation>

<operation id="2950" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2946 %and_ln42_2053 = and i1 %or_ln42_1960, i1 %tmp_6257

]]></Node>
<StgValue><ssdm name="and_ln42_2053"/></StgValue>
</operation>

<operation id="2951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2947 %zext_ln42_1652 = zext i1 %and_ln42_2053

]]></Node>
<StgValue><ssdm name="zext_ln42_1652"/></StgValue>
</operation>

<operation id="2952" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2948 %add_ln42_98 = add i16 %trunc_ln42_1661, i16 %zext_ln42_1652

]]></Node>
<StgValue><ssdm name="add_ln42_98"/></StgValue>
</operation>

<operation id="2953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2949 %tmp_6259 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_98, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6259"/></StgValue>
</operation>

<operation id="2954" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2950 %xor_ln42_490 = xor i1 %tmp_6259, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_490"/></StgValue>
</operation>

<operation id="2955" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2951 %and_ln42_2054 = and i1 %tmp_6258, i1 %xor_ln42_490

]]></Node>
<StgValue><ssdm name="and_ln42_2054"/></StgValue>
</operation>

<operation id="2956" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2952 %xor_ln42_491 = xor i1 %tmp_6255, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_491"/></StgValue>
</operation>

<operation id="2957" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2953 %select_ln42_392 = select i1 %and_ln42_2054, i1 %tmp_6255, i1 %xor_ln42_491

]]></Node>
<StgValue><ssdm name="select_ln42_392"/></StgValue>
</operation>

<operation id="2958" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2954 %select_ln42_393 = select i1 %and_ln42_2054, i1 %xor_ln42_491, i1 %tmp_6255

]]></Node>
<StgValue><ssdm name="select_ln42_393"/></StgValue>
</operation>

<operation id="2959" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2955 %xor_ln42_492 = xor i1 %tmp_6258, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_492"/></StgValue>
</operation>

<operation id="2960" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2956 %or_ln42_1961 = or i1 %tmp_6259, i1 %xor_ln42_492

]]></Node>
<StgValue><ssdm name="or_ln42_1961"/></StgValue>
</operation>

<operation id="2961" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2957 %xor_ln42_493 = xor i1 %select_ln42_392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_493"/></StgValue>
</operation>

<operation id="2962" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2958 %or_ln42_1962 = or i1 %tmp_6259, i1 %xor_ln42_493

]]></Node>
<StgValue><ssdm name="or_ln42_1962"/></StgValue>
</operation>

<operation id="2963" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2959 %and_ln42_2055 = and i1 %or_ln42_1962, i1 %xor_ln42_491

]]></Node>
<StgValue><ssdm name="and_ln42_2055"/></StgValue>
</operation>

<operation id="2964" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2960 %and_ln42_2056 = and i1 %tmp_6259, i1 %select_ln42_393

]]></Node>
<StgValue><ssdm name="and_ln42_2056"/></StgValue>
</operation>

<operation id="2965" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2961 %xor_ln42_494 = xor i1 %and_ln42_2056, i1 %or_ln42_1961

]]></Node>
<StgValue><ssdm name="xor_ln42_494"/></StgValue>
</operation>

<operation id="2966" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2962 %and_ln42_2057 = and i1 %xor_ln42_494, i1 %tmp_6255

]]></Node>
<StgValue><ssdm name="and_ln42_2057"/></StgValue>
</operation>

<operation id="2967" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2963 %select_ln42_394 = select i1 %and_ln42_2055, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_394"/></StgValue>
</operation>

<operation id="2968" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2964 %or_ln42_1963 = or i1 %and_ln42_2055, i1 %and_ln42_2057

]]></Node>
<StgValue><ssdm name="or_ln42_1963"/></StgValue>
</operation>

<operation id="2969" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2965 %mult_1535 = select i1 %or_ln42_1963, i16 %select_ln42_394, i16 %add_ln42_98

]]></Node>
<StgValue><ssdm name="mult_1535"/></StgValue>
</operation>

<operation id="2970" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2966 %mul_ln73_1533 = mul i31 %sext_ln70_15, i31 9957

]]></Node>
<StgValue><ssdm name="mul_ln73_1533"/></StgValue>
</operation>

<operation id="2971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2967 %tmp_6260 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1533, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6260"/></StgValue>
</operation>

<operation id="2972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2968 %trunc_ln42_1662 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1533, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1662"/></StgValue>
</operation>

<operation id="2973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2969 %tmp_6261 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1533, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6261"/></StgValue>
</operation>

<operation id="2974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2970 %tmp_6262 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1533, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6262"/></StgValue>
</operation>

<operation id="2975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:2971 %trunc_ln42_2589 = trunc i31 %mul_ln73_1533

]]></Node>
<StgValue><ssdm name="trunc_ln42_2589"/></StgValue>
</operation>

<operation id="2976" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:2972 %icmp_ln42_1662 = icmp_ne  i14 %trunc_ln42_2589, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1662"/></StgValue>
</operation>

<operation id="2977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2973 %tmp_6263 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1533, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6263"/></StgValue>
</operation>

<operation id="2978" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2974 %or_ln42_1964 = or i1 %tmp_6261, i1 %icmp_ln42_1662

]]></Node>
<StgValue><ssdm name="or_ln42_1964"/></StgValue>
</operation>

<operation id="2979" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2975 %and_ln42_2058 = and i1 %or_ln42_1964, i1 %tmp_6262

]]></Node>
<StgValue><ssdm name="and_ln42_2058"/></StgValue>
</operation>

<operation id="2980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2976 %zext_ln42_1653 = zext i1 %and_ln42_2058

]]></Node>
<StgValue><ssdm name="zext_ln42_1653"/></StgValue>
</operation>

<operation id="2981" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2977 %add_ln42_99 = add i16 %trunc_ln42_1662, i16 %zext_ln42_1653

]]></Node>
<StgValue><ssdm name="add_ln42_99"/></StgValue>
</operation>

<operation id="2982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2978 %tmp_6264 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_99, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6264"/></StgValue>
</operation>

<operation id="2983" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2979 %xor_ln42_495 = xor i1 %tmp_6264, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_495"/></StgValue>
</operation>

<operation id="2984" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2980 %and_ln42_2059 = and i1 %tmp_6263, i1 %xor_ln42_495

]]></Node>
<StgValue><ssdm name="and_ln42_2059"/></StgValue>
</operation>

<operation id="2985" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2981 %xor_ln42_496 = xor i1 %tmp_6260, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_496"/></StgValue>
</operation>

<operation id="2986" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2982 %select_ln42_396 = select i1 %and_ln42_2059, i1 %tmp_6260, i1 %xor_ln42_496

]]></Node>
<StgValue><ssdm name="select_ln42_396"/></StgValue>
</operation>

<operation id="2987" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2983 %select_ln42_397 = select i1 %and_ln42_2059, i1 %xor_ln42_496, i1 %tmp_6260

]]></Node>
<StgValue><ssdm name="select_ln42_397"/></StgValue>
</operation>

<operation id="2988" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2984 %xor_ln42_497 = xor i1 %tmp_6263, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_497"/></StgValue>
</operation>

<operation id="2989" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2985 %or_ln42_1965 = or i1 %tmp_6264, i1 %xor_ln42_497

]]></Node>
<StgValue><ssdm name="or_ln42_1965"/></StgValue>
</operation>

<operation id="2990" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2986 %xor_ln42_498 = xor i1 %select_ln42_396, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_498"/></StgValue>
</operation>

<operation id="2991" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2987 %or_ln42_1966 = or i1 %tmp_6264, i1 %xor_ln42_498

]]></Node>
<StgValue><ssdm name="or_ln42_1966"/></StgValue>
</operation>

<operation id="2992" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2988 %and_ln42_2060 = and i1 %or_ln42_1966, i1 %xor_ln42_496

]]></Node>
<StgValue><ssdm name="and_ln42_2060"/></StgValue>
</operation>

<operation id="2993" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2989 %and_ln42_2061 = and i1 %tmp_6264, i1 %select_ln42_397

]]></Node>
<StgValue><ssdm name="and_ln42_2061"/></StgValue>
</operation>

<operation id="2994" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2990 %xor_ln42_499 = xor i1 %and_ln42_2061, i1 %or_ln42_1965

]]></Node>
<StgValue><ssdm name="xor_ln42_499"/></StgValue>
</operation>

<operation id="2995" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2991 %and_ln42_2062 = and i1 %xor_ln42_499, i1 %tmp_6260

]]></Node>
<StgValue><ssdm name="and_ln42_2062"/></StgValue>
</operation>

<operation id="2996" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2992 %select_ln42_398 = select i1 %and_ln42_2060, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_398"/></StgValue>
</operation>

<operation id="2997" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2993 %or_ln42_1967 = or i1 %and_ln42_2060, i1 %and_ln42_2062

]]></Node>
<StgValue><ssdm name="or_ln42_1967"/></StgValue>
</operation>

<operation id="2998" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2994 %mult_1536 = select i1 %or_ln42_1967, i16 %select_ln42_398, i16 %add_ln42_99

]]></Node>
<StgValue><ssdm name="mult_1536"/></StgValue>
</operation>

<operation id="2999" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2995 %mul_ln73_1534 = mul i31 %sext_ln70_15, i31 2147472176

]]></Node>
<StgValue><ssdm name="mul_ln73_1534"/></StgValue>
</operation>

<operation id="3000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2996 %tmp_6265 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1534, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6265"/></StgValue>
</operation>

<operation id="3001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2997 %trunc_ln42_1663 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1534, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1663"/></StgValue>
</operation>

<operation id="3002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2998 %tmp_6266 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1534, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6266"/></StgValue>
</operation>

<operation id="3003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2999 %tmp_6267 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1534, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6267"/></StgValue>
</operation>

<operation id="3004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3000 %trunc_ln42_2590 = trunc i31 %mul_ln73_1534

]]></Node>
<StgValue><ssdm name="trunc_ln42_2590"/></StgValue>
</operation>

<operation id="3005" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3001 %icmp_ln42_1663 = icmp_ne  i14 %trunc_ln42_2590, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1663"/></StgValue>
</operation>

<operation id="3006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3002 %tmp_6268 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1534, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6268"/></StgValue>
</operation>

<operation id="3007" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3003 %or_ln42_1968 = or i1 %tmp_6266, i1 %icmp_ln42_1663

]]></Node>
<StgValue><ssdm name="or_ln42_1968"/></StgValue>
</operation>

<operation id="3008" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3004 %and_ln42_2063 = and i1 %or_ln42_1968, i1 %tmp_6267

]]></Node>
<StgValue><ssdm name="and_ln42_2063"/></StgValue>
</operation>

<operation id="3009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3005 %zext_ln42_1654 = zext i1 %and_ln42_2063

]]></Node>
<StgValue><ssdm name="zext_ln42_1654"/></StgValue>
</operation>

<operation id="3010" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3006 %add_ln42_100 = add i16 %trunc_ln42_1663, i16 %zext_ln42_1654

]]></Node>
<StgValue><ssdm name="add_ln42_100"/></StgValue>
</operation>

<operation id="3011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3007 %tmp_6269 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_100, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6269"/></StgValue>
</operation>

<operation id="3012" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3008 %xor_ln42_500 = xor i1 %tmp_6269, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_500"/></StgValue>
</operation>

<operation id="3013" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3009 %and_ln42_2064 = and i1 %tmp_6268, i1 %xor_ln42_500

]]></Node>
<StgValue><ssdm name="and_ln42_2064"/></StgValue>
</operation>

<operation id="3014" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3010 %xor_ln42_501 = xor i1 %tmp_6265, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_501"/></StgValue>
</operation>

<operation id="3015" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3011 %select_ln42_400 = select i1 %and_ln42_2064, i1 %tmp_6265, i1 %xor_ln42_501

]]></Node>
<StgValue><ssdm name="select_ln42_400"/></StgValue>
</operation>

<operation id="3016" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3012 %select_ln42_401 = select i1 %and_ln42_2064, i1 %xor_ln42_501, i1 %tmp_6265

]]></Node>
<StgValue><ssdm name="select_ln42_401"/></StgValue>
</operation>

<operation id="3017" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3013 %xor_ln42_502 = xor i1 %tmp_6268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_502"/></StgValue>
</operation>

<operation id="3018" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3014 %or_ln42_1969 = or i1 %tmp_6269, i1 %xor_ln42_502

]]></Node>
<StgValue><ssdm name="or_ln42_1969"/></StgValue>
</operation>

<operation id="3019" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3015 %xor_ln42_503 = xor i1 %select_ln42_400, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_503"/></StgValue>
</operation>

<operation id="3020" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3016 %or_ln42_1970 = or i1 %tmp_6269, i1 %xor_ln42_503

]]></Node>
<StgValue><ssdm name="or_ln42_1970"/></StgValue>
</operation>

<operation id="3021" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3017 %and_ln42_2065 = and i1 %or_ln42_1970, i1 %xor_ln42_501

]]></Node>
<StgValue><ssdm name="and_ln42_2065"/></StgValue>
</operation>

<operation id="3022" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3018 %and_ln42_2066 = and i1 %tmp_6269, i1 %select_ln42_401

]]></Node>
<StgValue><ssdm name="and_ln42_2066"/></StgValue>
</operation>

<operation id="3023" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3019 %xor_ln42_504 = xor i1 %and_ln42_2066, i1 %or_ln42_1969

]]></Node>
<StgValue><ssdm name="xor_ln42_504"/></StgValue>
</operation>

<operation id="3024" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3020 %and_ln42_2067 = and i1 %xor_ln42_504, i1 %tmp_6265

]]></Node>
<StgValue><ssdm name="and_ln42_2067"/></StgValue>
</operation>

<operation id="3025" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3021 %select_ln42_402 = select i1 %and_ln42_2065, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_402"/></StgValue>
</operation>

<operation id="3026" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3022 %or_ln42_1971 = or i1 %and_ln42_2065, i1 %and_ln42_2067

]]></Node>
<StgValue><ssdm name="or_ln42_1971"/></StgValue>
</operation>

<operation id="3027" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3023 %mult_1537 = select i1 %or_ln42_1971, i16 %select_ln42_402, i16 %add_ln42_100

]]></Node>
<StgValue><ssdm name="mult_1537"/></StgValue>
</operation>

<operation id="3028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3024 %a_8 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="3029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3407 %a_9 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="3030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3729 %a_10 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="3031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3854 %tmp_959 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="3032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3973 %a_11 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="3033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:3974 %conv_i_i_11 = sext i16 %a_11

]]></Node>
<StgValue><ssdm name="conv_i_i_11"/></StgValue>
</operation>

<operation id="3034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4091 %tmp_960 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="3035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:4092 %tmp_961 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_960, i15 0

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="3036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4093 %sext_ln73_11 = sext i31 %tmp_961

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="3037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4094 %sext_ln73_12 = sext i16 %a_11

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="3038" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4095 %sub_ln73_93 = sub i32 %conv_i_i_11, i32 %sext_ln73_11

]]></Node>
<StgValue><ssdm name="sub_ln73_93"/></StgValue>
</operation>

<operation id="3039" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4096 %sub_ln42_63 = sub i31 %sext_ln73_12, i31 %tmp_961

]]></Node>
<StgValue><ssdm name="sub_ln42_63"/></StgValue>
</operation>

<operation id="3040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4097 %tmp_6450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_93, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6450"/></StgValue>
</operation>

<operation id="3041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4098 %trunc_ln42_1700 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_63, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1700"/></StgValue>
</operation>

<operation id="3042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4099 %tmp_6451 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_63, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6451"/></StgValue>
</operation>

<operation id="3043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="1" op_0_bw="1" op_1_bw="240" op_2_bw="32">
<![CDATA[
entry_ifconv:4100 %tmp_6452 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 190

]]></Node>
<StgValue><ssdm name="tmp_6452"/></StgValue>
</operation>

<operation id="3044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4101 %trunc_ln42_2631 = trunc i32 %sub_ln73_93

]]></Node>
<StgValue><ssdm name="trunc_ln42_2631"/></StgValue>
</operation>

<operation id="3045" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4102 %icmp_ln42_1700 = icmp_ne  i14 %trunc_ln42_2631, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1700"/></StgValue>
</operation>

<operation id="3046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4103 %tmp_6453 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_63, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6453"/></StgValue>
</operation>

<operation id="3047" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4104 %or_ln42_2116 = or i1 %tmp_6451, i1 %icmp_ln42_1700

]]></Node>
<StgValue><ssdm name="or_ln42_2116"/></StgValue>
</operation>

<operation id="3048" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4105 %and_ln42_2248 = and i1 %or_ln42_2116, i1 %tmp_6452

]]></Node>
<StgValue><ssdm name="and_ln42_2248"/></StgValue>
</operation>

<operation id="3049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4106 %zext_ln42_1691 = zext i1 %and_ln42_2248

]]></Node>
<StgValue><ssdm name="zext_ln42_1691"/></StgValue>
</operation>

<operation id="3050" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4107 %add_ln42_137 = add i16 %trunc_ln42_1700, i16 %zext_ln42_1691

]]></Node>
<StgValue><ssdm name="add_ln42_137"/></StgValue>
</operation>

<operation id="3051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4108 %tmp_6454 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_137, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6454"/></StgValue>
</operation>

<operation id="3052" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4109 %xor_ln42_685 = xor i1 %tmp_6454, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_685"/></StgValue>
</operation>

<operation id="3053" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4110 %and_ln42_2249 = and i1 %tmp_6453, i1 %xor_ln42_685

]]></Node>
<StgValue><ssdm name="and_ln42_2249"/></StgValue>
</operation>

<operation id="3054" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4111 %xor_ln42_686 = xor i1 %tmp_6450, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_686"/></StgValue>
</operation>

<operation id="3055" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4112 %select_ln42_548 = select i1 %and_ln42_2249, i1 %tmp_6450, i1 %xor_ln42_686

]]></Node>
<StgValue><ssdm name="select_ln42_548"/></StgValue>
</operation>

<operation id="3056" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4113 %select_ln42_549 = select i1 %and_ln42_2249, i1 %xor_ln42_686, i1 %tmp_6450

]]></Node>
<StgValue><ssdm name="select_ln42_549"/></StgValue>
</operation>

<operation id="3057" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4114 %xor_ln42_687 = xor i1 %tmp_6453, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_687"/></StgValue>
</operation>

<operation id="3058" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4115 %or_ln42_2117 = or i1 %tmp_6454, i1 %xor_ln42_687

]]></Node>
<StgValue><ssdm name="or_ln42_2117"/></StgValue>
</operation>

<operation id="3059" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4116 %xor_ln42_688 = xor i1 %select_ln42_548, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_688"/></StgValue>
</operation>

<operation id="3060" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4117 %or_ln42_2118 = or i1 %tmp_6454, i1 %xor_ln42_688

]]></Node>
<StgValue><ssdm name="or_ln42_2118"/></StgValue>
</operation>

<operation id="3061" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4118 %and_ln42_2250 = and i1 %or_ln42_2118, i1 %xor_ln42_686

]]></Node>
<StgValue><ssdm name="and_ln42_2250"/></StgValue>
</operation>

<operation id="3062" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4119 %and_ln42_2251 = and i1 %tmp_6454, i1 %select_ln42_549

]]></Node>
<StgValue><ssdm name="and_ln42_2251"/></StgValue>
</operation>

<operation id="3063" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4120 %xor_ln42_689 = xor i1 %and_ln42_2251, i1 %or_ln42_2117

]]></Node>
<StgValue><ssdm name="xor_ln42_689"/></StgValue>
</operation>

<operation id="3064" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4121 %and_ln42_2252 = and i1 %xor_ln42_689, i1 %tmp_6450

]]></Node>
<StgValue><ssdm name="and_ln42_2252"/></StgValue>
</operation>

<operation id="3065" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4122 %select_ln42_550 = select i1 %and_ln42_2250, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_550"/></StgValue>
</operation>

<operation id="3066" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4123 %or_ln42_2119 = or i1 %and_ln42_2250, i1 %and_ln42_2252

]]></Node>
<StgValue><ssdm name="or_ln42_2119"/></StgValue>
</operation>

<operation id="3067" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4124 %mult_1574 = select i1 %or_ln42_2119, i16 %select_ln42_550, i16 %add_ln42_137

]]></Node>
<StgValue><ssdm name="mult_1574"/></StgValue>
</operation>

<operation id="3068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4125 %a_12 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="3069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:4126 %conv_i_i_12 = sext i16 %a_12

]]></Node>
<StgValue><ssdm name="conv_i_i_12"/></StgValue>
</operation>

<operation id="3070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4127 %sext_ln70_22 = sext i16 %a_12

]]></Node>
<StgValue><ssdm name="sext_ln70_22"/></StgValue>
</operation>

<operation id="3071" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4128 %mul_ln73_1570 = mul i32 %conv_i_i_12, i32 4294941235

]]></Node>
<StgValue><ssdm name="mul_ln73_1570"/></StgValue>
</operation>

<operation id="3072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4129 %tmp_6455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1570, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6455"/></StgValue>
</operation>

<operation id="3073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4130 %trunc_ln42_1701 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1570, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1701"/></StgValue>
</operation>

<operation id="3074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4131 %tmp_6456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1570, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6456"/></StgValue>
</operation>

<operation id="3075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4132 %tmp_6457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1570, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6457"/></StgValue>
</operation>

<operation id="3076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4133 %trunc_ln42_2632 = trunc i32 %mul_ln73_1570

]]></Node>
<StgValue><ssdm name="trunc_ln42_2632"/></StgValue>
</operation>

<operation id="3077" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4134 %icmp_ln42_1701 = icmp_ne  i14 %trunc_ln42_2632, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1701"/></StgValue>
</operation>

<operation id="3078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4135 %tmp_6458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1570, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6458"/></StgValue>
</operation>

<operation id="3079" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4136 %or_ln42_2120 = or i1 %tmp_6456, i1 %icmp_ln42_1701

]]></Node>
<StgValue><ssdm name="or_ln42_2120"/></StgValue>
</operation>

<operation id="3080" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4137 %and_ln42_2253 = and i1 %or_ln42_2120, i1 %tmp_6457

]]></Node>
<StgValue><ssdm name="and_ln42_2253"/></StgValue>
</operation>

<operation id="3081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4138 %zext_ln42_1692 = zext i1 %and_ln42_2253

]]></Node>
<StgValue><ssdm name="zext_ln42_1692"/></StgValue>
</operation>

<operation id="3082" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4139 %add_ln42_138 = add i16 %trunc_ln42_1701, i16 %zext_ln42_1692

]]></Node>
<StgValue><ssdm name="add_ln42_138"/></StgValue>
</operation>

<operation id="3083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4140 %tmp_6459 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_138, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6459"/></StgValue>
</operation>

<operation id="3084" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4141 %xor_ln42_690 = xor i1 %tmp_6459, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_690"/></StgValue>
</operation>

<operation id="3085" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4142 %and_ln42_2254 = and i1 %tmp_6458, i1 %xor_ln42_690

]]></Node>
<StgValue><ssdm name="and_ln42_2254"/></StgValue>
</operation>

<operation id="3086" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4143 %xor_ln42_691 = xor i1 %tmp_6455, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_691"/></StgValue>
</operation>

<operation id="3087" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4144 %select_ln42_552 = select i1 %and_ln42_2254, i1 %tmp_6455, i1 %xor_ln42_691

]]></Node>
<StgValue><ssdm name="select_ln42_552"/></StgValue>
</operation>

<operation id="3088" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4145 %select_ln42_553 = select i1 %and_ln42_2254, i1 %xor_ln42_691, i1 %tmp_6455

]]></Node>
<StgValue><ssdm name="select_ln42_553"/></StgValue>
</operation>

<operation id="3089" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4146 %xor_ln42_692 = xor i1 %tmp_6458, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_692"/></StgValue>
</operation>

<operation id="3090" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4147 %or_ln42_2121 = or i1 %tmp_6459, i1 %xor_ln42_692

]]></Node>
<StgValue><ssdm name="or_ln42_2121"/></StgValue>
</operation>

<operation id="3091" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4148 %xor_ln42_693 = xor i1 %select_ln42_552, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_693"/></StgValue>
</operation>

<operation id="3092" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4149 %or_ln42_2122 = or i1 %tmp_6459, i1 %xor_ln42_693

]]></Node>
<StgValue><ssdm name="or_ln42_2122"/></StgValue>
</operation>

<operation id="3093" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4150 %and_ln42_2255 = and i1 %or_ln42_2122, i1 %xor_ln42_691

]]></Node>
<StgValue><ssdm name="and_ln42_2255"/></StgValue>
</operation>

<operation id="3094" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4151 %and_ln42_2256 = and i1 %tmp_6459, i1 %select_ln42_553

]]></Node>
<StgValue><ssdm name="and_ln42_2256"/></StgValue>
</operation>

<operation id="3095" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4152 %xor_ln42_694 = xor i1 %and_ln42_2256, i1 %or_ln42_2121

]]></Node>
<StgValue><ssdm name="xor_ln42_694"/></StgValue>
</operation>

<operation id="3096" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4153 %and_ln42_2257 = and i1 %xor_ln42_694, i1 %tmp_6455

]]></Node>
<StgValue><ssdm name="and_ln42_2257"/></StgValue>
</operation>

<operation id="3097" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4154 %select_ln42_554 = select i1 %and_ln42_2255, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_554"/></StgValue>
</operation>

<operation id="3098" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4155 %or_ln42_2123 = or i1 %and_ln42_2255, i1 %and_ln42_2257

]]></Node>
<StgValue><ssdm name="or_ln42_2123"/></StgValue>
</operation>

<operation id="3099" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4156 %mult_1575 = select i1 %or_ln42_2123, i16 %select_ln42_554, i16 %add_ln42_138

]]></Node>
<StgValue><ssdm name="mult_1575"/></StgValue>
</operation>

<operation id="3100" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4244 %mul_ln73_1574 = mul i32 %conv_i_i_12, i32 16811

]]></Node>
<StgValue><ssdm name="mul_ln73_1574"/></StgValue>
</operation>

<operation id="3101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4245 %tmp_6475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1574, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6475"/></StgValue>
</operation>

<operation id="3102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4246 %trunc_ln42_1705 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1574, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1705"/></StgValue>
</operation>

<operation id="3103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4247 %tmp_6476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1574, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6476"/></StgValue>
</operation>

<operation id="3104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4248 %tmp_6477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1574, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6477"/></StgValue>
</operation>

<operation id="3105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4249 %trunc_ln42_2636 = trunc i32 %mul_ln73_1574

]]></Node>
<StgValue><ssdm name="trunc_ln42_2636"/></StgValue>
</operation>

<operation id="3106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4250 %icmp_ln42_1705 = icmp_ne  i14 %trunc_ln42_2636, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1705"/></StgValue>
</operation>

<operation id="3107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4251 %tmp_6478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1574, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6478"/></StgValue>
</operation>

<operation id="3108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4252 %or_ln42_2136 = or i1 %tmp_6476, i1 %icmp_ln42_1705

]]></Node>
<StgValue><ssdm name="or_ln42_2136"/></StgValue>
</operation>

<operation id="3109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4253 %and_ln42_2273 = and i1 %or_ln42_2136, i1 %tmp_6477

]]></Node>
<StgValue><ssdm name="and_ln42_2273"/></StgValue>
</operation>

<operation id="3110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4254 %zext_ln42_1696 = zext i1 %and_ln42_2273

]]></Node>
<StgValue><ssdm name="zext_ln42_1696"/></StgValue>
</operation>

<operation id="3111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4255 %add_ln42_142 = add i16 %trunc_ln42_1705, i16 %zext_ln42_1696

]]></Node>
<StgValue><ssdm name="add_ln42_142"/></StgValue>
</operation>

<operation id="3112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4256 %tmp_6479 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_142, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6479"/></StgValue>
</operation>

<operation id="3113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4257 %xor_ln42_710 = xor i1 %tmp_6479, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_710"/></StgValue>
</operation>

<operation id="3114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4258 %and_ln42_2274 = and i1 %tmp_6478, i1 %xor_ln42_710

]]></Node>
<StgValue><ssdm name="and_ln42_2274"/></StgValue>
</operation>

<operation id="3115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4259 %xor_ln42_711 = xor i1 %tmp_6475, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_711"/></StgValue>
</operation>

<operation id="3116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4260 %select_ln42_568 = select i1 %and_ln42_2274, i1 %tmp_6475, i1 %xor_ln42_711

]]></Node>
<StgValue><ssdm name="select_ln42_568"/></StgValue>
</operation>

<operation id="3117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4261 %select_ln42_569 = select i1 %and_ln42_2274, i1 %xor_ln42_711, i1 %tmp_6475

]]></Node>
<StgValue><ssdm name="select_ln42_569"/></StgValue>
</operation>

<operation id="3118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4262 %xor_ln42_712 = xor i1 %tmp_6478, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_712"/></StgValue>
</operation>

<operation id="3119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4263 %or_ln42_2137 = or i1 %tmp_6479, i1 %xor_ln42_712

]]></Node>
<StgValue><ssdm name="or_ln42_2137"/></StgValue>
</operation>

<operation id="3120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4264 %xor_ln42_713 = xor i1 %select_ln42_568, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_713"/></StgValue>
</operation>

<operation id="3121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4265 %or_ln42_2138 = or i1 %tmp_6479, i1 %xor_ln42_713

]]></Node>
<StgValue><ssdm name="or_ln42_2138"/></StgValue>
</operation>

<operation id="3122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4266 %and_ln42_2275 = and i1 %or_ln42_2138, i1 %xor_ln42_711

]]></Node>
<StgValue><ssdm name="and_ln42_2275"/></StgValue>
</operation>

<operation id="3123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4267 %and_ln42_2276 = and i1 %tmp_6479, i1 %select_ln42_569

]]></Node>
<StgValue><ssdm name="and_ln42_2276"/></StgValue>
</operation>

<operation id="3124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4268 %xor_ln42_714 = xor i1 %and_ln42_2276, i1 %or_ln42_2137

]]></Node>
<StgValue><ssdm name="xor_ln42_714"/></StgValue>
</operation>

<operation id="3125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4269 %and_ln42_2277 = and i1 %xor_ln42_714, i1 %tmp_6475

]]></Node>
<StgValue><ssdm name="and_ln42_2277"/></StgValue>
</operation>

<operation id="3126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4270 %select_ln42_570 = select i1 %and_ln42_2275, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_570"/></StgValue>
</operation>

<operation id="3127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4271 %or_ln42_2139 = or i1 %and_ln42_2275, i1 %and_ln42_2277

]]></Node>
<StgValue><ssdm name="or_ln42_2139"/></StgValue>
</operation>

<operation id="3128" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4272 %mult_1579 = select i1 %or_ln42_2139, i16 %select_ln42_570, i16 %add_ln42_142

]]></Node>
<StgValue><ssdm name="mult_1579"/></StgValue>
</operation>

<operation id="3129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4273 %tmp_962 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="3130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:4274 %tmp_963 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_962, i15 0

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="3131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4275 %sext_ln73_13 = sext i31 %tmp_963

]]></Node>
<StgValue><ssdm name="sext_ln73_13"/></StgValue>
</operation>

<operation id="3132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4276 %sub_ln73_94 = sub i32 %conv_i_i_12, i32 %sext_ln73_13

]]></Node>
<StgValue><ssdm name="sub_ln73_94"/></StgValue>
</operation>

<operation id="3133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4277 %sub_ln42_64 = sub i31 %sext_ln70_22, i31 %tmp_963

]]></Node>
<StgValue><ssdm name="sub_ln42_64"/></StgValue>
</operation>

<operation id="3134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4278 %tmp_6480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_94, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6480"/></StgValue>
</operation>

<operation id="3135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4279 %trunc_ln42_1706 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_64, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1706"/></StgValue>
</operation>

<operation id="3136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4280 %tmp_6481 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_64, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6481"/></StgValue>
</operation>

<operation id="3137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="1" op_0_bw="1" op_1_bw="240" op_2_bw="32">
<![CDATA[
entry_ifconv:4281 %tmp_6482 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 206

]]></Node>
<StgValue><ssdm name="tmp_6482"/></StgValue>
</operation>

<operation id="3138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4282 %trunc_ln42_2637 = trunc i32 %sub_ln73_94

]]></Node>
<StgValue><ssdm name="trunc_ln42_2637"/></StgValue>
</operation>

<operation id="3139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4283 %icmp_ln42_1706 = icmp_ne  i14 %trunc_ln42_2637, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1706"/></StgValue>
</operation>

<operation id="3140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4284 %tmp_6483 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_64, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6483"/></StgValue>
</operation>

<operation id="3141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4285 %or_ln42_2140 = or i1 %tmp_6481, i1 %icmp_ln42_1706

]]></Node>
<StgValue><ssdm name="or_ln42_2140"/></StgValue>
</operation>

<operation id="3142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4286 %and_ln42_2278 = and i1 %or_ln42_2140, i1 %tmp_6482

]]></Node>
<StgValue><ssdm name="and_ln42_2278"/></StgValue>
</operation>

<operation id="3143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4287 %zext_ln42_1697 = zext i1 %and_ln42_2278

]]></Node>
<StgValue><ssdm name="zext_ln42_1697"/></StgValue>
</operation>

<operation id="3144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4288 %add_ln42_143 = add i16 %trunc_ln42_1706, i16 %zext_ln42_1697

]]></Node>
<StgValue><ssdm name="add_ln42_143"/></StgValue>
</operation>

<operation id="3145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4289 %tmp_6484 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_143, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6484"/></StgValue>
</operation>

<operation id="3146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4290 %xor_ln42_715 = xor i1 %tmp_6484, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_715"/></StgValue>
</operation>

<operation id="3147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4291 %and_ln42_2279 = and i1 %tmp_6483, i1 %xor_ln42_715

]]></Node>
<StgValue><ssdm name="and_ln42_2279"/></StgValue>
</operation>

<operation id="3148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4292 %xor_ln42_716 = xor i1 %tmp_6480, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_716"/></StgValue>
</operation>

<operation id="3149" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4293 %select_ln42_572 = select i1 %and_ln42_2279, i1 %tmp_6480, i1 %xor_ln42_716

]]></Node>
<StgValue><ssdm name="select_ln42_572"/></StgValue>
</operation>

<operation id="3150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4294 %select_ln42_573 = select i1 %and_ln42_2279, i1 %xor_ln42_716, i1 %tmp_6480

]]></Node>
<StgValue><ssdm name="select_ln42_573"/></StgValue>
</operation>

<operation id="3151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4295 %xor_ln42_717 = xor i1 %tmp_6483, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_717"/></StgValue>
</operation>

<operation id="3152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4296 %or_ln42_2141 = or i1 %tmp_6484, i1 %xor_ln42_717

]]></Node>
<StgValue><ssdm name="or_ln42_2141"/></StgValue>
</operation>

<operation id="3153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4297 %xor_ln42_718 = xor i1 %select_ln42_572, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_718"/></StgValue>
</operation>

<operation id="3154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4298 %or_ln42_2142 = or i1 %tmp_6484, i1 %xor_ln42_718

]]></Node>
<StgValue><ssdm name="or_ln42_2142"/></StgValue>
</operation>

<operation id="3155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4299 %and_ln42_2280 = and i1 %or_ln42_2142, i1 %xor_ln42_716

]]></Node>
<StgValue><ssdm name="and_ln42_2280"/></StgValue>
</operation>

<operation id="3156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4300 %xor_ln42_719 = xor i1 %select_ln42_573, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_719"/></StgValue>
</operation>

<operation id="3157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4301 %or_ln42_2143 = or i1 %xor_ln42_715, i1 %xor_ln42_719

]]></Node>
<StgValue><ssdm name="or_ln42_2143"/></StgValue>
</operation>

<operation id="3158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4302 %and_ln42_2281 = and i1 %or_ln42_2141, i1 %or_ln42_2143

]]></Node>
<StgValue><ssdm name="and_ln42_2281"/></StgValue>
</operation>

<operation id="3159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4303 %and_ln42_2282 = and i1 %and_ln42_2281, i1 %tmp_6480

]]></Node>
<StgValue><ssdm name="and_ln42_2282"/></StgValue>
</operation>

<operation id="3160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4304 %select_ln42_574 = select i1 %and_ln42_2280, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_574"/></StgValue>
</operation>

<operation id="3161" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4305 %or_ln42_2144 = or i1 %and_ln42_2280, i1 %and_ln42_2282

]]></Node>
<StgValue><ssdm name="or_ln42_2144"/></StgValue>
</operation>

<operation id="3162" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4306 %mult_1580 = select i1 %or_ln42_2144, i16 %select_ln42_574, i16 %add_ln42_143

]]></Node>
<StgValue><ssdm name="mult_1580"/></StgValue>
</operation>

<operation id="3163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4481 %a_13 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="3164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4687 %tmp_964 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="3165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="16" op_0_bw="16" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4864 %a_14 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="3166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6173" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6171 %sext_ln58_2179 = sext i16 %mult_1478

]]></Node>
<StgValue><ssdm name="sext_ln58_2179"/></StgValue>
</operation>

<operation id="3167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6174" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6172 %sext_ln58_2180 = sext i16 %mult_1517

]]></Node>
<StgValue><ssdm name="sext_ln58_2180"/></StgValue>
</operation>

<operation id="3168" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6173 %add_ln58_1665 = add i17 %sext_ln58_2180, i17 %sext_ln58_2179

]]></Node>
<StgValue><ssdm name="add_ln58_1665"/></StgValue>
</operation>

<operation id="3169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6176" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6174 %tmp_6757 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1665, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6757"/></StgValue>
</operation>

<operation id="3170" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6175 %add_ln58_2372 = add i16 %mult_1517, i16 %mult_1478

]]></Node>
<StgValue><ssdm name="add_ln58_2372"/></StgValue>
</operation>

<operation id="3171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6178" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6176 %tmp_6758 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2372, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6758"/></StgValue>
</operation>

<operation id="3172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6177 %xor_ln58_5429 = xor i1 %tmp_6757, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5429"/></StgValue>
</operation>

<operation id="3173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6178 %and_ln58_2713 = and i1 %tmp_6758, i1 %xor_ln58_5429

]]></Node>
<StgValue><ssdm name="and_ln58_2713"/></StgValue>
</operation>

<operation id="3174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6179 %xor_ln58_5430 = xor i1 %tmp_6758, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5430"/></StgValue>
</operation>

<operation id="3175" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6180 %and_ln58_2714 = and i1 %tmp_6757, i1 %xor_ln58_5430

]]></Node>
<StgValue><ssdm name="and_ln58_2714"/></StgValue>
</operation>

<operation id="3176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6181 %xor_ln58_5431 = xor i1 %tmp_6757, i1 %tmp_6758

]]></Node>
<StgValue><ssdm name="xor_ln58_5431"/></StgValue>
</operation>

<operation id="3177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6182 %xor_ln58_5432 = xor i1 %xor_ln58_5431, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5432"/></StgValue>
</operation>

<operation id="3178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6183 %or_ln58_1355 = or i1 %and_ln58_2713, i1 %xor_ln58_5432

]]></Node>
<StgValue><ssdm name="or_ln58_1355"/></StgValue>
</operation>

<operation id="3179" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6184 %select_ln58_4071 = select i1 %xor_ln58_5431, i16 32767, i16 %add_ln58_2372

]]></Node>
<StgValue><ssdm name="select_ln58_4071"/></StgValue>
</operation>

<operation id="3180" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6185 %select_ln58_4072 = select i1 %and_ln58_2714, i16 32768, i16 %add_ln58_2372

]]></Node>
<StgValue><ssdm name="select_ln58_4072"/></StgValue>
</operation>

<operation id="3181" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6186 %select_ln58_4073 = select i1 %or_ln58_1355, i16 %select_ln58_4071, i16 %select_ln58_4072

]]></Node>
<StgValue><ssdm name="select_ln58_4073"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="3182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:3025 %conv_i_i_8 = sext i16 %a_8

]]></Node>
<StgValue><ssdm name="conv_i_i_8"/></StgValue>
</operation>

<operation id="3183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3026 %sext_ln70_16 = sext i16 %a_8

]]></Node>
<StgValue><ssdm name="sext_ln70_16"/></StgValue>
</operation>

<operation id="3184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="30" op_0_bw="16">
<![CDATA[
entry_ifconv:3027 %sext_ln70_17 = sext i16 %a_8

]]></Node>
<StgValue><ssdm name="sext_ln70_17"/></StgValue>
</operation>

<operation id="3185" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:3028 %mul_ln73_1535 = mul i30 %sext_ln70_17, i30 1073736168

]]></Node>
<StgValue><ssdm name="mul_ln73_1535"/></StgValue>
</operation>

<operation id="3186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:3029 %tmp_6270 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1535, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6270"/></StgValue>
</operation>

<operation id="3187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3030 %trunc_ln42_2591 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1535, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2591"/></StgValue>
</operation>

<operation id="3188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:3031 %sext_ln42_773 = sext i15 %trunc_ln42_2591

]]></Node>
<StgValue><ssdm name="sext_ln42_773"/></StgValue>
</operation>

<operation id="3189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:3032 %tmp_6271 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1535, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6271"/></StgValue>
</operation>

<operation id="3190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:3033 %tmp_6272 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1535, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6272"/></StgValue>
</operation>

<operation id="3191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:3034 %trunc_ln42_2592 = trunc i30 %mul_ln73_1535

]]></Node>
<StgValue><ssdm name="trunc_ln42_2592"/></StgValue>
</operation>

<operation id="3192" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3035 %icmp_ln42_1664 = icmp_ne  i14 %trunc_ln42_2592, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1664"/></StgValue>
</operation>

<operation id="3193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:3036 %tmp_6273 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1535, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6273"/></StgValue>
</operation>

<operation id="3194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3037 %or_ln42_1972 = or i1 %tmp_6271, i1 %icmp_ln42_1664

]]></Node>
<StgValue><ssdm name="or_ln42_1972"/></StgValue>
</operation>

<operation id="3195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3038 %and_ln42_2068 = and i1 %or_ln42_1972, i1 %tmp_6272

]]></Node>
<StgValue><ssdm name="and_ln42_2068"/></StgValue>
</operation>

<operation id="3196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3039 %zext_ln42_1655 = zext i1 %and_ln42_2068

]]></Node>
<StgValue><ssdm name="zext_ln42_1655"/></StgValue>
</operation>

<operation id="3197" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3040 %add_ln42_101 = add i16 %sext_ln42_773, i16 %zext_ln42_1655

]]></Node>
<StgValue><ssdm name="add_ln42_101"/></StgValue>
</operation>

<operation id="3198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3041 %tmp_6274 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_101, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6274"/></StgValue>
</operation>

<operation id="3199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3042 %xor_ln42_505 = xor i1 %tmp_6274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_505"/></StgValue>
</operation>

<operation id="3200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3043 %and_ln42_2069 = and i1 %tmp_6273, i1 %xor_ln42_505

]]></Node>
<StgValue><ssdm name="and_ln42_2069"/></StgValue>
</operation>

<operation id="3201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3044 %xor_ln42_506 = xor i1 %tmp_6270, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_506"/></StgValue>
</operation>

<operation id="3202" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3045 %select_ln42_404 = select i1 %and_ln42_2069, i1 %tmp_6270, i1 %xor_ln42_506

]]></Node>
<StgValue><ssdm name="select_ln42_404"/></StgValue>
</operation>

<operation id="3203" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3046 %select_ln42_405 = select i1 %and_ln42_2069, i1 %xor_ln42_506, i1 %tmp_6270

]]></Node>
<StgValue><ssdm name="select_ln42_405"/></StgValue>
</operation>

<operation id="3204" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3047 %xor_ln42_507 = xor i1 %tmp_6273, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_507"/></StgValue>
</operation>

<operation id="3205" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3048 %or_ln42_1973 = or i1 %tmp_6274, i1 %xor_ln42_507

]]></Node>
<StgValue><ssdm name="or_ln42_1973"/></StgValue>
</operation>

<operation id="3206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3049 %xor_ln42_508 = xor i1 %select_ln42_404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_508"/></StgValue>
</operation>

<operation id="3207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3050 %or_ln42_1974 = or i1 %tmp_6274, i1 %xor_ln42_508

]]></Node>
<StgValue><ssdm name="or_ln42_1974"/></StgValue>
</operation>

<operation id="3208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3051 %and_ln42_2070 = and i1 %or_ln42_1974, i1 %xor_ln42_506

]]></Node>
<StgValue><ssdm name="and_ln42_2070"/></StgValue>
</operation>

<operation id="3209" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3052 %and_ln42_2071 = and i1 %tmp_6274, i1 %select_ln42_405

]]></Node>
<StgValue><ssdm name="and_ln42_2071"/></StgValue>
</operation>

<operation id="3210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3053 %xor_ln42_509 = xor i1 %and_ln42_2071, i1 %or_ln42_1973

]]></Node>
<StgValue><ssdm name="xor_ln42_509"/></StgValue>
</operation>

<operation id="3211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3054 %and_ln42_2072 = and i1 %xor_ln42_509, i1 %tmp_6270

]]></Node>
<StgValue><ssdm name="and_ln42_2072"/></StgValue>
</operation>

<operation id="3212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3055 %select_ln42_406 = select i1 %and_ln42_2070, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_406"/></StgValue>
</operation>

<operation id="3213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3056 %or_ln42_1975 = or i1 %and_ln42_2070, i1 %and_ln42_2072

]]></Node>
<StgValue><ssdm name="or_ln42_1975"/></StgValue>
</operation>

<operation id="3214" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3057 %mult_1538 = select i1 %or_ln42_1975, i16 %select_ln42_406, i16 %add_ln42_101

]]></Node>
<StgValue><ssdm name="mult_1538"/></StgValue>
</operation>

<operation id="3215" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3058 %mul_ln73_1536 = mul i32 %conv_i_i_8, i32 4294949640

]]></Node>
<StgValue><ssdm name="mul_ln73_1536"/></StgValue>
</operation>

<operation id="3216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3059 %tmp_6275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1536, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6275"/></StgValue>
</operation>

<operation id="3217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3060 %trunc_ln42_1665 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1536, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1665"/></StgValue>
</operation>

<operation id="3218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3061 %tmp_6276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1536, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6276"/></StgValue>
</operation>

<operation id="3219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3062 %tmp_6277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1536, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6277"/></StgValue>
</operation>

<operation id="3220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3063 %trunc_ln42_2593 = trunc i32 %mul_ln73_1536

]]></Node>
<StgValue><ssdm name="trunc_ln42_2593"/></StgValue>
</operation>

<operation id="3221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3064 %icmp_ln42_1665 = icmp_ne  i14 %trunc_ln42_2593, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1665"/></StgValue>
</operation>

<operation id="3222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3065 %tmp_6278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1536, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6278"/></StgValue>
</operation>

<operation id="3223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3066 %or_ln42_1976 = or i1 %tmp_6276, i1 %icmp_ln42_1665

]]></Node>
<StgValue><ssdm name="or_ln42_1976"/></StgValue>
</operation>

<operation id="3224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3067 %and_ln42_2073 = and i1 %or_ln42_1976, i1 %tmp_6277

]]></Node>
<StgValue><ssdm name="and_ln42_2073"/></StgValue>
</operation>

<operation id="3225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3068 %zext_ln42_1656 = zext i1 %and_ln42_2073

]]></Node>
<StgValue><ssdm name="zext_ln42_1656"/></StgValue>
</operation>

<operation id="3226" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3069 %add_ln42_102 = add i16 %trunc_ln42_1665, i16 %zext_ln42_1656

]]></Node>
<StgValue><ssdm name="add_ln42_102"/></StgValue>
</operation>

<operation id="3227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3070 %tmp_6279 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_102, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6279"/></StgValue>
</operation>

<operation id="3228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3071 %xor_ln42_510 = xor i1 %tmp_6279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_510"/></StgValue>
</operation>

<operation id="3229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3072 %and_ln42_2074 = and i1 %tmp_6278, i1 %xor_ln42_510

]]></Node>
<StgValue><ssdm name="and_ln42_2074"/></StgValue>
</operation>

<operation id="3230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3073 %xor_ln42_511 = xor i1 %tmp_6275, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_511"/></StgValue>
</operation>

<operation id="3231" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3074 %select_ln42_408 = select i1 %and_ln42_2074, i1 %tmp_6275, i1 %xor_ln42_511

]]></Node>
<StgValue><ssdm name="select_ln42_408"/></StgValue>
</operation>

<operation id="3232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3075 %select_ln42_409 = select i1 %and_ln42_2074, i1 %xor_ln42_511, i1 %tmp_6275

]]></Node>
<StgValue><ssdm name="select_ln42_409"/></StgValue>
</operation>

<operation id="3233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3076 %xor_ln42_512 = xor i1 %tmp_6278, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_512"/></StgValue>
</operation>

<operation id="3234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3077 %or_ln42_1977 = or i1 %tmp_6279, i1 %xor_ln42_512

]]></Node>
<StgValue><ssdm name="or_ln42_1977"/></StgValue>
</operation>

<operation id="3235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3078 %xor_ln42_513 = xor i1 %select_ln42_408, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_513"/></StgValue>
</operation>

<operation id="3236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3079 %or_ln42_1978 = or i1 %tmp_6279, i1 %xor_ln42_513

]]></Node>
<StgValue><ssdm name="or_ln42_1978"/></StgValue>
</operation>

<operation id="3237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3080 %and_ln42_2075 = and i1 %or_ln42_1978, i1 %xor_ln42_511

]]></Node>
<StgValue><ssdm name="and_ln42_2075"/></StgValue>
</operation>

<operation id="3238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3081 %and_ln42_2076 = and i1 %tmp_6279, i1 %select_ln42_409

]]></Node>
<StgValue><ssdm name="and_ln42_2076"/></StgValue>
</operation>

<operation id="3239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3082 %xor_ln42_514 = xor i1 %and_ln42_2076, i1 %or_ln42_1977

]]></Node>
<StgValue><ssdm name="xor_ln42_514"/></StgValue>
</operation>

<operation id="3240" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3083 %and_ln42_2077 = and i1 %xor_ln42_514, i1 %tmp_6275

]]></Node>
<StgValue><ssdm name="and_ln42_2077"/></StgValue>
</operation>

<operation id="3241" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3084 %select_ln42_410 = select i1 %and_ln42_2075, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_410"/></StgValue>
</operation>

<operation id="3242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3085 %or_ln42_1979 = or i1 %and_ln42_2075, i1 %and_ln42_2077

]]></Node>
<StgValue><ssdm name="or_ln42_1979"/></StgValue>
</operation>

<operation id="3243" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3086 %mult_1539 = select i1 %or_ln42_1979, i16 %select_ln42_410, i16 %add_ln42_102

]]></Node>
<StgValue><ssdm name="mult_1539"/></StgValue>
</operation>

<operation id="3244" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3087 %mul_ln73_1537 = mul i31 %sext_ln70_16, i31 2147470900

]]></Node>
<StgValue><ssdm name="mul_ln73_1537"/></StgValue>
</operation>

<operation id="3245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3088 %tmp_6280 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1537, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6280"/></StgValue>
</operation>

<operation id="3246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3089 %trunc_ln42_1666 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1537, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1666"/></StgValue>
</operation>

<operation id="3247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3090 %tmp_6281 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1537, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6281"/></StgValue>
</operation>

<operation id="3248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3091 %tmp_6282 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1537, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6282"/></StgValue>
</operation>

<operation id="3249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3092 %trunc_ln42_2594 = trunc i31 %mul_ln73_1537

]]></Node>
<StgValue><ssdm name="trunc_ln42_2594"/></StgValue>
</operation>

<operation id="3250" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3093 %icmp_ln42_1666 = icmp_ne  i14 %trunc_ln42_2594, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1666"/></StgValue>
</operation>

<operation id="3251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3094 %tmp_6283 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1537, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6283"/></StgValue>
</operation>

<operation id="3252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3095 %or_ln42_1980 = or i1 %tmp_6281, i1 %icmp_ln42_1666

]]></Node>
<StgValue><ssdm name="or_ln42_1980"/></StgValue>
</operation>

<operation id="3253" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3096 %and_ln42_2078 = and i1 %or_ln42_1980, i1 %tmp_6282

]]></Node>
<StgValue><ssdm name="and_ln42_2078"/></StgValue>
</operation>

<operation id="3254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3097 %zext_ln42_1657 = zext i1 %and_ln42_2078

]]></Node>
<StgValue><ssdm name="zext_ln42_1657"/></StgValue>
</operation>

<operation id="3255" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3098 %add_ln42_103 = add i16 %trunc_ln42_1666, i16 %zext_ln42_1657

]]></Node>
<StgValue><ssdm name="add_ln42_103"/></StgValue>
</operation>

<operation id="3256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3099 %tmp_6284 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_103, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6284"/></StgValue>
</operation>

<operation id="3257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3100 %xor_ln42_515 = xor i1 %tmp_6284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_515"/></StgValue>
</operation>

<operation id="3258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3101 %and_ln42_2079 = and i1 %tmp_6283, i1 %xor_ln42_515

]]></Node>
<StgValue><ssdm name="and_ln42_2079"/></StgValue>
</operation>

<operation id="3259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3102 %xor_ln42_516 = xor i1 %tmp_6280, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_516"/></StgValue>
</operation>

<operation id="3260" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3103 %select_ln42_412 = select i1 %and_ln42_2079, i1 %tmp_6280, i1 %xor_ln42_516

]]></Node>
<StgValue><ssdm name="select_ln42_412"/></StgValue>
</operation>

<operation id="3261" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3104 %select_ln42_413 = select i1 %and_ln42_2079, i1 %xor_ln42_516, i1 %tmp_6280

]]></Node>
<StgValue><ssdm name="select_ln42_413"/></StgValue>
</operation>

<operation id="3262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3105 %xor_ln42_517 = xor i1 %tmp_6283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_517"/></StgValue>
</operation>

<operation id="3263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3106 %or_ln42_1981 = or i1 %tmp_6284, i1 %xor_ln42_517

]]></Node>
<StgValue><ssdm name="or_ln42_1981"/></StgValue>
</operation>

<operation id="3264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3107 %xor_ln42_518 = xor i1 %select_ln42_412, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_518"/></StgValue>
</operation>

<operation id="3265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3108 %or_ln42_1982 = or i1 %tmp_6284, i1 %xor_ln42_518

]]></Node>
<StgValue><ssdm name="or_ln42_1982"/></StgValue>
</operation>

<operation id="3266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3109 %and_ln42_2080 = and i1 %or_ln42_1982, i1 %xor_ln42_516

]]></Node>
<StgValue><ssdm name="and_ln42_2080"/></StgValue>
</operation>

<operation id="3267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3110 %and_ln42_2081 = and i1 %tmp_6284, i1 %select_ln42_413

]]></Node>
<StgValue><ssdm name="and_ln42_2081"/></StgValue>
</operation>

<operation id="3268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3111 %xor_ln42_519 = xor i1 %and_ln42_2081, i1 %or_ln42_1981

]]></Node>
<StgValue><ssdm name="xor_ln42_519"/></StgValue>
</operation>

<operation id="3269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3112 %and_ln42_2082 = and i1 %xor_ln42_519, i1 %tmp_6280

]]></Node>
<StgValue><ssdm name="and_ln42_2082"/></StgValue>
</operation>

<operation id="3270" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3113 %select_ln42_414 = select i1 %and_ln42_2080, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_414"/></StgValue>
</operation>

<operation id="3271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3114 %or_ln42_1983 = or i1 %and_ln42_2080, i1 %and_ln42_2082

]]></Node>
<StgValue><ssdm name="or_ln42_1983"/></StgValue>
</operation>

<operation id="3272" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3115 %mult_1540 = select i1 %or_ln42_1983, i16 %select_ln42_414, i16 %add_ln42_103

]]></Node>
<StgValue><ssdm name="mult_1540"/></StgValue>
</operation>

<operation id="3273" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3116 %mul_ln73_1538 = mul i32 %conv_i_i_8, i32 17564

]]></Node>
<StgValue><ssdm name="mul_ln73_1538"/></StgValue>
</operation>

<operation id="3274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3117 %tmp_6285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1538, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6285"/></StgValue>
</operation>

<operation id="3275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3118 %trunc_ln42_1667 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1538, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1667"/></StgValue>
</operation>

<operation id="3276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3119 %tmp_6286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1538, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6286"/></StgValue>
</operation>

<operation id="3277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3120 %tmp_6287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1538, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6287"/></StgValue>
</operation>

<operation id="3278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3121 %trunc_ln42_2595 = trunc i32 %mul_ln73_1538

]]></Node>
<StgValue><ssdm name="trunc_ln42_2595"/></StgValue>
</operation>

<operation id="3279" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3122 %icmp_ln42_1667 = icmp_ne  i14 %trunc_ln42_2595, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1667"/></StgValue>
</operation>

<operation id="3280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3123 %tmp_6288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1538, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6288"/></StgValue>
</operation>

<operation id="3281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3124 %or_ln42_1984 = or i1 %tmp_6286, i1 %icmp_ln42_1667

]]></Node>
<StgValue><ssdm name="or_ln42_1984"/></StgValue>
</operation>

<operation id="3282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3125 %and_ln42_2083 = and i1 %or_ln42_1984, i1 %tmp_6287

]]></Node>
<StgValue><ssdm name="and_ln42_2083"/></StgValue>
</operation>

<operation id="3283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3126 %zext_ln42_1658 = zext i1 %and_ln42_2083

]]></Node>
<StgValue><ssdm name="zext_ln42_1658"/></StgValue>
</operation>

<operation id="3284" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3127 %add_ln42_104 = add i16 %trunc_ln42_1667, i16 %zext_ln42_1658

]]></Node>
<StgValue><ssdm name="add_ln42_104"/></StgValue>
</operation>

<operation id="3285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3128 %tmp_6289 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_104, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6289"/></StgValue>
</operation>

<operation id="3286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3129 %xor_ln42_520 = xor i1 %tmp_6289, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_520"/></StgValue>
</operation>

<operation id="3287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3130 %and_ln42_2084 = and i1 %tmp_6288, i1 %xor_ln42_520

]]></Node>
<StgValue><ssdm name="and_ln42_2084"/></StgValue>
</operation>

<operation id="3288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3131 %xor_ln42_521 = xor i1 %tmp_6285, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_521"/></StgValue>
</operation>

<operation id="3289" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3132 %select_ln42_416 = select i1 %and_ln42_2084, i1 %tmp_6285, i1 %xor_ln42_521

]]></Node>
<StgValue><ssdm name="select_ln42_416"/></StgValue>
</operation>

<operation id="3290" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3133 %select_ln42_417 = select i1 %and_ln42_2084, i1 %xor_ln42_521, i1 %tmp_6285

]]></Node>
<StgValue><ssdm name="select_ln42_417"/></StgValue>
</operation>

<operation id="3291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3134 %xor_ln42_522 = xor i1 %tmp_6288, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_522"/></StgValue>
</operation>

<operation id="3292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3135 %or_ln42_1985 = or i1 %tmp_6289, i1 %xor_ln42_522

]]></Node>
<StgValue><ssdm name="or_ln42_1985"/></StgValue>
</operation>

<operation id="3293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3136 %xor_ln42_523 = xor i1 %select_ln42_416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_523"/></StgValue>
</operation>

<operation id="3294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3137 %or_ln42_1986 = or i1 %tmp_6289, i1 %xor_ln42_523

]]></Node>
<StgValue><ssdm name="or_ln42_1986"/></StgValue>
</operation>

<operation id="3295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3138 %and_ln42_2085 = and i1 %or_ln42_1986, i1 %xor_ln42_521

]]></Node>
<StgValue><ssdm name="and_ln42_2085"/></StgValue>
</operation>

<operation id="3296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3139 %and_ln42_2086 = and i1 %tmp_6289, i1 %select_ln42_417

]]></Node>
<StgValue><ssdm name="and_ln42_2086"/></StgValue>
</operation>

<operation id="3297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3140 %xor_ln42_524 = xor i1 %and_ln42_2086, i1 %or_ln42_1985

]]></Node>
<StgValue><ssdm name="xor_ln42_524"/></StgValue>
</operation>

<operation id="3298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3141 %and_ln42_2087 = and i1 %xor_ln42_524, i1 %tmp_6285

]]></Node>
<StgValue><ssdm name="and_ln42_2087"/></StgValue>
</operation>

<operation id="3299" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3142 %select_ln42_418 = select i1 %and_ln42_2085, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_418"/></StgValue>
</operation>

<operation id="3300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3143 %or_ln42_1987 = or i1 %and_ln42_2085, i1 %and_ln42_2087

]]></Node>
<StgValue><ssdm name="or_ln42_1987"/></StgValue>
</operation>

<operation id="3301" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3144 %mult_1541 = select i1 %or_ln42_1987, i16 %select_ln42_418, i16 %add_ln42_104

]]></Node>
<StgValue><ssdm name="mult_1541"/></StgValue>
</operation>

<operation id="3302" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3145 %mul_ln73_1539 = mul i32 %conv_i_i_8, i32 23809

]]></Node>
<StgValue><ssdm name="mul_ln73_1539"/></StgValue>
</operation>

<operation id="3303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3146 %tmp_6290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1539, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6290"/></StgValue>
</operation>

<operation id="3304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3147 %trunc_ln42_1668 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1539, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1668"/></StgValue>
</operation>

<operation id="3305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3148 %tmp_6291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1539, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6291"/></StgValue>
</operation>

<operation id="3306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3149 %tmp_6292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1539, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6292"/></StgValue>
</operation>

<operation id="3307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3150 %trunc_ln42_2596 = trunc i32 %mul_ln73_1539

]]></Node>
<StgValue><ssdm name="trunc_ln42_2596"/></StgValue>
</operation>

<operation id="3308" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3151 %icmp_ln42_1668 = icmp_ne  i14 %trunc_ln42_2596, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1668"/></StgValue>
</operation>

<operation id="3309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3152 %tmp_6293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1539, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6293"/></StgValue>
</operation>

<operation id="3310" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3153 %or_ln42_1988 = or i1 %tmp_6291, i1 %icmp_ln42_1668

]]></Node>
<StgValue><ssdm name="or_ln42_1988"/></StgValue>
</operation>

<operation id="3311" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3154 %and_ln42_2088 = and i1 %or_ln42_1988, i1 %tmp_6292

]]></Node>
<StgValue><ssdm name="and_ln42_2088"/></StgValue>
</operation>

<operation id="3312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3155 %zext_ln42_1659 = zext i1 %and_ln42_2088

]]></Node>
<StgValue><ssdm name="zext_ln42_1659"/></StgValue>
</operation>

<operation id="3313" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3156 %add_ln42_105 = add i16 %trunc_ln42_1668, i16 %zext_ln42_1659

]]></Node>
<StgValue><ssdm name="add_ln42_105"/></StgValue>
</operation>

<operation id="3314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3157 %tmp_6294 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_105, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6294"/></StgValue>
</operation>

<operation id="3315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3158 %xor_ln42_525 = xor i1 %tmp_6294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_525"/></StgValue>
</operation>

<operation id="3316" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3159 %and_ln42_2089 = and i1 %tmp_6293, i1 %xor_ln42_525

]]></Node>
<StgValue><ssdm name="and_ln42_2089"/></StgValue>
</operation>

<operation id="3317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3160 %xor_ln42_526 = xor i1 %tmp_6290, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_526"/></StgValue>
</operation>

<operation id="3318" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3161 %select_ln42_420 = select i1 %and_ln42_2089, i1 %tmp_6290, i1 %xor_ln42_526

]]></Node>
<StgValue><ssdm name="select_ln42_420"/></StgValue>
</operation>

<operation id="3319" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3162 %select_ln42_421 = select i1 %and_ln42_2089, i1 %xor_ln42_526, i1 %tmp_6290

]]></Node>
<StgValue><ssdm name="select_ln42_421"/></StgValue>
</operation>

<operation id="3320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3163 %xor_ln42_527 = xor i1 %tmp_6293, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_527"/></StgValue>
</operation>

<operation id="3321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3164 %or_ln42_1989 = or i1 %tmp_6294, i1 %xor_ln42_527

]]></Node>
<StgValue><ssdm name="or_ln42_1989"/></StgValue>
</operation>

<operation id="3322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3165 %xor_ln42_528 = xor i1 %select_ln42_420, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_528"/></StgValue>
</operation>

<operation id="3323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3166 %or_ln42_1990 = or i1 %tmp_6294, i1 %xor_ln42_528

]]></Node>
<StgValue><ssdm name="or_ln42_1990"/></StgValue>
</operation>

<operation id="3324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3167 %and_ln42_2090 = and i1 %or_ln42_1990, i1 %xor_ln42_526

]]></Node>
<StgValue><ssdm name="and_ln42_2090"/></StgValue>
</operation>

<operation id="3325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3168 %and_ln42_2091 = and i1 %tmp_6294, i1 %select_ln42_421

]]></Node>
<StgValue><ssdm name="and_ln42_2091"/></StgValue>
</operation>

<operation id="3326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3169 %xor_ln42_529 = xor i1 %and_ln42_2091, i1 %or_ln42_1989

]]></Node>
<StgValue><ssdm name="xor_ln42_529"/></StgValue>
</operation>

<operation id="3327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3170 %and_ln42_2092 = and i1 %xor_ln42_529, i1 %tmp_6290

]]></Node>
<StgValue><ssdm name="and_ln42_2092"/></StgValue>
</operation>

<operation id="3328" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3171 %select_ln42_422 = select i1 %and_ln42_2090, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_422"/></StgValue>
</operation>

<operation id="3329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3172 %or_ln42_1991 = or i1 %and_ln42_2090, i1 %and_ln42_2092

]]></Node>
<StgValue><ssdm name="or_ln42_1991"/></StgValue>
</operation>

<operation id="3330" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3173 %mult_1542 = select i1 %or_ln42_1991, i16 %select_ln42_422, i16 %add_ln42_105

]]></Node>
<StgValue><ssdm name="mult_1542"/></StgValue>
</operation>

<operation id="3331" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3174 %mul_ln73_1540 = mul i32 %conv_i_i_8, i32 4294941213

]]></Node>
<StgValue><ssdm name="mul_ln73_1540"/></StgValue>
</operation>

<operation id="3332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3175 %tmp_6295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1540, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6295"/></StgValue>
</operation>

<operation id="3333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3176 %trunc_ln42_1669 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1540, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1669"/></StgValue>
</operation>

<operation id="3334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3177 %tmp_6296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1540, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6296"/></StgValue>
</operation>

<operation id="3335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3178 %tmp_6297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1540, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6297"/></StgValue>
</operation>

<operation id="3336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3179 %trunc_ln42_2597 = trunc i32 %mul_ln73_1540

]]></Node>
<StgValue><ssdm name="trunc_ln42_2597"/></StgValue>
</operation>

<operation id="3337" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3180 %icmp_ln42_1669 = icmp_ne  i14 %trunc_ln42_2597, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1669"/></StgValue>
</operation>

<operation id="3338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3181 %tmp_6298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1540, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6298"/></StgValue>
</operation>

<operation id="3339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3182 %or_ln42_1992 = or i1 %tmp_6296, i1 %icmp_ln42_1669

]]></Node>
<StgValue><ssdm name="or_ln42_1992"/></StgValue>
</operation>

<operation id="3340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3183 %and_ln42_2093 = and i1 %or_ln42_1992, i1 %tmp_6297

]]></Node>
<StgValue><ssdm name="and_ln42_2093"/></StgValue>
</operation>

<operation id="3341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3184 %zext_ln42_1660 = zext i1 %and_ln42_2093

]]></Node>
<StgValue><ssdm name="zext_ln42_1660"/></StgValue>
</operation>

<operation id="3342" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3185 %add_ln42_106 = add i16 %trunc_ln42_1669, i16 %zext_ln42_1660

]]></Node>
<StgValue><ssdm name="add_ln42_106"/></StgValue>
</operation>

<operation id="3343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3186 %tmp_6299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_106, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6299"/></StgValue>
</operation>

<operation id="3344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3187 %xor_ln42_530 = xor i1 %tmp_6299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_530"/></StgValue>
</operation>

<operation id="3345" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3188 %and_ln42_2094 = and i1 %tmp_6298, i1 %xor_ln42_530

]]></Node>
<StgValue><ssdm name="and_ln42_2094"/></StgValue>
</operation>

<operation id="3346" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3189 %xor_ln42_531 = xor i1 %tmp_6295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_531"/></StgValue>
</operation>

<operation id="3347" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3190 %select_ln42_424 = select i1 %and_ln42_2094, i1 %tmp_6295, i1 %xor_ln42_531

]]></Node>
<StgValue><ssdm name="select_ln42_424"/></StgValue>
</operation>

<operation id="3348" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3191 %select_ln42_425 = select i1 %and_ln42_2094, i1 %xor_ln42_531, i1 %tmp_6295

]]></Node>
<StgValue><ssdm name="select_ln42_425"/></StgValue>
</operation>

<operation id="3349" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3192 %xor_ln42_532 = xor i1 %tmp_6298, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_532"/></StgValue>
</operation>

<operation id="3350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3193 %or_ln42_1993 = or i1 %tmp_6299, i1 %xor_ln42_532

]]></Node>
<StgValue><ssdm name="or_ln42_1993"/></StgValue>
</operation>

<operation id="3351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3194 %xor_ln42_533 = xor i1 %select_ln42_424, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_533"/></StgValue>
</operation>

<operation id="3352" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3195 %or_ln42_1994 = or i1 %tmp_6299, i1 %xor_ln42_533

]]></Node>
<StgValue><ssdm name="or_ln42_1994"/></StgValue>
</operation>

<operation id="3353" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3196 %and_ln42_2095 = and i1 %or_ln42_1994, i1 %xor_ln42_531

]]></Node>
<StgValue><ssdm name="and_ln42_2095"/></StgValue>
</operation>

<operation id="3354" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3197 %and_ln42_2096 = and i1 %tmp_6299, i1 %select_ln42_425

]]></Node>
<StgValue><ssdm name="and_ln42_2096"/></StgValue>
</operation>

<operation id="3355" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3198 %xor_ln42_534 = xor i1 %and_ln42_2096, i1 %or_ln42_1993

]]></Node>
<StgValue><ssdm name="xor_ln42_534"/></StgValue>
</operation>

<operation id="3356" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3199 %and_ln42_2097 = and i1 %xor_ln42_534, i1 %tmp_6295

]]></Node>
<StgValue><ssdm name="and_ln42_2097"/></StgValue>
</operation>

<operation id="3357" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3200 %select_ln42_426 = select i1 %and_ln42_2095, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_426"/></StgValue>
</operation>

<operation id="3358" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3201 %or_ln42_1995 = or i1 %and_ln42_2095, i1 %and_ln42_2097

]]></Node>
<StgValue><ssdm name="or_ln42_1995"/></StgValue>
</operation>

<operation id="3359" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3202 %mult_1543 = select i1 %or_ln42_1995, i16 %select_ln42_426, i16 %add_ln42_106

]]></Node>
<StgValue><ssdm name="mult_1543"/></StgValue>
</operation>

<operation id="3360" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3203 %mul_ln73_1541 = mul i32 %conv_i_i_8, i32 32296

]]></Node>
<StgValue><ssdm name="mul_ln73_1541"/></StgValue>
</operation>

<operation id="3361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3204 %tmp_6300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1541, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6300"/></StgValue>
</operation>

<operation id="3362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3205 %trunc_ln42_1670 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1541, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1670"/></StgValue>
</operation>

<operation id="3363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3206 %tmp_6301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1541, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6301"/></StgValue>
</operation>

<operation id="3364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3207 %tmp_6302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1541, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6302"/></StgValue>
</operation>

<operation id="3365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3208 %trunc_ln42_2598 = trunc i32 %mul_ln73_1541

]]></Node>
<StgValue><ssdm name="trunc_ln42_2598"/></StgValue>
</operation>

<operation id="3366" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3209 %icmp_ln42_1670 = icmp_ne  i14 %trunc_ln42_2598, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1670"/></StgValue>
</operation>

<operation id="3367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3210 %tmp_6303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1541, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6303"/></StgValue>
</operation>

<operation id="3368" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3211 %or_ln42_1996 = or i1 %tmp_6301, i1 %icmp_ln42_1670

]]></Node>
<StgValue><ssdm name="or_ln42_1996"/></StgValue>
</operation>

<operation id="3369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3212 %and_ln42_2098 = and i1 %or_ln42_1996, i1 %tmp_6302

]]></Node>
<StgValue><ssdm name="and_ln42_2098"/></StgValue>
</operation>

<operation id="3370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3213 %zext_ln42_1661 = zext i1 %and_ln42_2098

]]></Node>
<StgValue><ssdm name="zext_ln42_1661"/></StgValue>
</operation>

<operation id="3371" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3214 %add_ln42_107 = add i16 %trunc_ln42_1670, i16 %zext_ln42_1661

]]></Node>
<StgValue><ssdm name="add_ln42_107"/></StgValue>
</operation>

<operation id="3372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3215 %tmp_6304 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_107, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6304"/></StgValue>
</operation>

<operation id="3373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3216 %xor_ln42_535 = xor i1 %tmp_6304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_535"/></StgValue>
</operation>

<operation id="3374" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3217 %and_ln42_2099 = and i1 %tmp_6303, i1 %xor_ln42_535

]]></Node>
<StgValue><ssdm name="and_ln42_2099"/></StgValue>
</operation>

<operation id="3375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3218 %xor_ln42_536 = xor i1 %tmp_6300, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_536"/></StgValue>
</operation>

<operation id="3376" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3219 %select_ln42_428 = select i1 %and_ln42_2099, i1 %tmp_6300, i1 %xor_ln42_536

]]></Node>
<StgValue><ssdm name="select_ln42_428"/></StgValue>
</operation>

<operation id="3377" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3220 %select_ln42_429 = select i1 %and_ln42_2099, i1 %xor_ln42_536, i1 %tmp_6300

]]></Node>
<StgValue><ssdm name="select_ln42_429"/></StgValue>
</operation>

<operation id="3378" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3221 %xor_ln42_537 = xor i1 %tmp_6303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_537"/></StgValue>
</operation>

<operation id="3379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3222 %or_ln42_1997 = or i1 %tmp_6304, i1 %xor_ln42_537

]]></Node>
<StgValue><ssdm name="or_ln42_1997"/></StgValue>
</operation>

<operation id="3380" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3223 %xor_ln42_538 = xor i1 %select_ln42_428, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_538"/></StgValue>
</operation>

<operation id="3381" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3224 %or_ln42_1998 = or i1 %tmp_6304, i1 %xor_ln42_538

]]></Node>
<StgValue><ssdm name="or_ln42_1998"/></StgValue>
</operation>

<operation id="3382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3225 %and_ln42_2100 = and i1 %or_ln42_1998, i1 %xor_ln42_536

]]></Node>
<StgValue><ssdm name="and_ln42_2100"/></StgValue>
</operation>

<operation id="3383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3226 %and_ln42_2101 = and i1 %tmp_6304, i1 %select_ln42_429

]]></Node>
<StgValue><ssdm name="and_ln42_2101"/></StgValue>
</operation>

<operation id="3384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3227 %xor_ln42_539 = xor i1 %and_ln42_2101, i1 %or_ln42_1997

]]></Node>
<StgValue><ssdm name="xor_ln42_539"/></StgValue>
</operation>

<operation id="3385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3228 %and_ln42_2102 = and i1 %xor_ln42_539, i1 %tmp_6300

]]></Node>
<StgValue><ssdm name="and_ln42_2102"/></StgValue>
</operation>

<operation id="3386" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3229 %select_ln42_430 = select i1 %and_ln42_2100, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_430"/></StgValue>
</operation>

<operation id="3387" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3230 %or_ln42_1999 = or i1 %and_ln42_2100, i1 %and_ln42_2102

]]></Node>
<StgValue><ssdm name="or_ln42_1999"/></StgValue>
</operation>

<operation id="3388" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3231 %mult_1544 = select i1 %or_ln42_1999, i16 %select_ln42_430, i16 %add_ln42_107

]]></Node>
<StgValue><ssdm name="mult_1544"/></StgValue>
</operation>

<operation id="3389" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3232 %mul_ln73_1542 = mul i32 %conv_i_i_8, i32 32436

]]></Node>
<StgValue><ssdm name="mul_ln73_1542"/></StgValue>
</operation>

<operation id="3390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3233 %tmp_6305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1542, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6305"/></StgValue>
</operation>

<operation id="3391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3234 %trunc_ln42_1671 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1542, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1671"/></StgValue>
</operation>

<operation id="3392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3235 %tmp_6306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1542, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6306"/></StgValue>
</operation>

<operation id="3393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3236 %tmp_6307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1542, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6307"/></StgValue>
</operation>

<operation id="3394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3237 %trunc_ln42_2599 = trunc i32 %mul_ln73_1542

]]></Node>
<StgValue><ssdm name="trunc_ln42_2599"/></StgValue>
</operation>

<operation id="3395" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3238 %icmp_ln42_1671 = icmp_ne  i14 %trunc_ln42_2599, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1671"/></StgValue>
</operation>

<operation id="3396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3239 %tmp_6308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1542, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6308"/></StgValue>
</operation>

<operation id="3397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3240 %or_ln42_2000 = or i1 %tmp_6306, i1 %icmp_ln42_1671

]]></Node>
<StgValue><ssdm name="or_ln42_2000"/></StgValue>
</operation>

<operation id="3398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3241 %and_ln42_2103 = and i1 %or_ln42_2000, i1 %tmp_6307

]]></Node>
<StgValue><ssdm name="and_ln42_2103"/></StgValue>
</operation>

<operation id="3399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3242 %zext_ln42_1662 = zext i1 %and_ln42_2103

]]></Node>
<StgValue><ssdm name="zext_ln42_1662"/></StgValue>
</operation>

<operation id="3400" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3243 %add_ln42_108 = add i16 %trunc_ln42_1671, i16 %zext_ln42_1662

]]></Node>
<StgValue><ssdm name="add_ln42_108"/></StgValue>
</operation>

<operation id="3401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3244 %tmp_6309 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_108, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6309"/></StgValue>
</operation>

<operation id="3402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3245 %xor_ln42_540 = xor i1 %tmp_6309, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_540"/></StgValue>
</operation>

<operation id="3403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3246 %and_ln42_2104 = and i1 %tmp_6308, i1 %xor_ln42_540

]]></Node>
<StgValue><ssdm name="and_ln42_2104"/></StgValue>
</operation>

<operation id="3404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3247 %xor_ln42_541 = xor i1 %tmp_6305, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_541"/></StgValue>
</operation>

<operation id="3405" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3248 %select_ln42_432 = select i1 %and_ln42_2104, i1 %tmp_6305, i1 %xor_ln42_541

]]></Node>
<StgValue><ssdm name="select_ln42_432"/></StgValue>
</operation>

<operation id="3406" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3249 %select_ln42_433 = select i1 %and_ln42_2104, i1 %xor_ln42_541, i1 %tmp_6305

]]></Node>
<StgValue><ssdm name="select_ln42_433"/></StgValue>
</operation>

<operation id="3407" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3250 %xor_ln42_542 = xor i1 %tmp_6308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_542"/></StgValue>
</operation>

<operation id="3408" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3251 %or_ln42_2001 = or i1 %tmp_6309, i1 %xor_ln42_542

]]></Node>
<StgValue><ssdm name="or_ln42_2001"/></StgValue>
</operation>

<operation id="3409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3252 %xor_ln42_543 = xor i1 %select_ln42_432, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_543"/></StgValue>
</operation>

<operation id="3410" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3253 %or_ln42_2002 = or i1 %tmp_6309, i1 %xor_ln42_543

]]></Node>
<StgValue><ssdm name="or_ln42_2002"/></StgValue>
</operation>

<operation id="3411" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3254 %and_ln42_2105 = and i1 %or_ln42_2002, i1 %xor_ln42_541

]]></Node>
<StgValue><ssdm name="and_ln42_2105"/></StgValue>
</operation>

<operation id="3412" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3255 %and_ln42_2106 = and i1 %tmp_6309, i1 %select_ln42_433

]]></Node>
<StgValue><ssdm name="and_ln42_2106"/></StgValue>
</operation>

<operation id="3413" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3256 %xor_ln42_544 = xor i1 %and_ln42_2106, i1 %or_ln42_2001

]]></Node>
<StgValue><ssdm name="xor_ln42_544"/></StgValue>
</operation>

<operation id="3414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3257 %and_ln42_2107 = and i1 %xor_ln42_544, i1 %tmp_6305

]]></Node>
<StgValue><ssdm name="and_ln42_2107"/></StgValue>
</operation>

<operation id="3415" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3258 %select_ln42_434 = select i1 %and_ln42_2105, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_434"/></StgValue>
</operation>

<operation id="3416" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3259 %or_ln42_2003 = or i1 %and_ln42_2105, i1 %and_ln42_2107

]]></Node>
<StgValue><ssdm name="or_ln42_2003"/></StgValue>
</operation>

<operation id="3417" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3260 %mult_1545 = select i1 %or_ln42_2003, i16 %select_ln42_434, i16 %add_ln42_108

]]></Node>
<StgValue><ssdm name="mult_1545"/></StgValue>
</operation>

<operation id="3418" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3261 %mul_ln73_1543 = mul i31 %sext_ln70_16, i31 2147473109

]]></Node>
<StgValue><ssdm name="mul_ln73_1543"/></StgValue>
</operation>

<operation id="3419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3262 %tmp_6310 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1543, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6310"/></StgValue>
</operation>

<operation id="3420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3263 %trunc_ln42_1672 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1543, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1672"/></StgValue>
</operation>

<operation id="3421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3264 %tmp_6311 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1543, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6311"/></StgValue>
</operation>

<operation id="3422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3265 %tmp_6312 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1543, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6312"/></StgValue>
</operation>

<operation id="3423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3266 %trunc_ln42_2600 = trunc i31 %mul_ln73_1543

]]></Node>
<StgValue><ssdm name="trunc_ln42_2600"/></StgValue>
</operation>

<operation id="3424" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3267 %icmp_ln42_1672 = icmp_ne  i14 %trunc_ln42_2600, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1672"/></StgValue>
</operation>

<operation id="3425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3268 %tmp_6313 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1543, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6313"/></StgValue>
</operation>

<operation id="3426" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3269 %or_ln42_2004 = or i1 %tmp_6311, i1 %icmp_ln42_1672

]]></Node>
<StgValue><ssdm name="or_ln42_2004"/></StgValue>
</operation>

<operation id="3427" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3270 %and_ln42_2108 = and i1 %or_ln42_2004, i1 %tmp_6312

]]></Node>
<StgValue><ssdm name="and_ln42_2108"/></StgValue>
</operation>

<operation id="3428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3271 %zext_ln42_1663 = zext i1 %and_ln42_2108

]]></Node>
<StgValue><ssdm name="zext_ln42_1663"/></StgValue>
</operation>

<operation id="3429" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3272 %add_ln42_109 = add i16 %trunc_ln42_1672, i16 %zext_ln42_1663

]]></Node>
<StgValue><ssdm name="add_ln42_109"/></StgValue>
</operation>

<operation id="3430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3273 %tmp_6314 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_109, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6314"/></StgValue>
</operation>

<operation id="3431" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3274 %xor_ln42_545 = xor i1 %tmp_6314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_545"/></StgValue>
</operation>

<operation id="3432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3275 %and_ln42_2109 = and i1 %tmp_6313, i1 %xor_ln42_545

]]></Node>
<StgValue><ssdm name="and_ln42_2109"/></StgValue>
</operation>

<operation id="3433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3276 %xor_ln42_546 = xor i1 %tmp_6310, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_546"/></StgValue>
</operation>

<operation id="3434" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3277 %select_ln42_436 = select i1 %and_ln42_2109, i1 %tmp_6310, i1 %xor_ln42_546

]]></Node>
<StgValue><ssdm name="select_ln42_436"/></StgValue>
</operation>

<operation id="3435" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3278 %select_ln42_437 = select i1 %and_ln42_2109, i1 %xor_ln42_546, i1 %tmp_6310

]]></Node>
<StgValue><ssdm name="select_ln42_437"/></StgValue>
</operation>

<operation id="3436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3279 %xor_ln42_547 = xor i1 %tmp_6313, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_547"/></StgValue>
</operation>

<operation id="3437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3280 %or_ln42_2005 = or i1 %tmp_6314, i1 %xor_ln42_547

]]></Node>
<StgValue><ssdm name="or_ln42_2005"/></StgValue>
</operation>

<operation id="3438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3281 %xor_ln42_548 = xor i1 %select_ln42_436, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_548"/></StgValue>
</operation>

<operation id="3439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3282 %or_ln42_2006 = or i1 %tmp_6314, i1 %xor_ln42_548

]]></Node>
<StgValue><ssdm name="or_ln42_2006"/></StgValue>
</operation>

<operation id="3440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3283 %and_ln42_2110 = and i1 %or_ln42_2006, i1 %xor_ln42_546

]]></Node>
<StgValue><ssdm name="and_ln42_2110"/></StgValue>
</operation>

<operation id="3441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3284 %and_ln42_2111 = and i1 %tmp_6314, i1 %select_ln42_437

]]></Node>
<StgValue><ssdm name="and_ln42_2111"/></StgValue>
</operation>

<operation id="3442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3285 %xor_ln42_549 = xor i1 %and_ln42_2111, i1 %or_ln42_2005

]]></Node>
<StgValue><ssdm name="xor_ln42_549"/></StgValue>
</operation>

<operation id="3443" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3286 %and_ln42_2112 = and i1 %xor_ln42_549, i1 %tmp_6310

]]></Node>
<StgValue><ssdm name="and_ln42_2112"/></StgValue>
</operation>

<operation id="3444" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3287 %select_ln42_438 = select i1 %and_ln42_2110, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_438"/></StgValue>
</operation>

<operation id="3445" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3288 %or_ln42_2007 = or i1 %and_ln42_2110, i1 %and_ln42_2112

]]></Node>
<StgValue><ssdm name="or_ln42_2007"/></StgValue>
</operation>

<operation id="3446" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3289 %mult_1546 = select i1 %or_ln42_2007, i16 %select_ln42_438, i16 %add_ln42_109

]]></Node>
<StgValue><ssdm name="mult_1546"/></StgValue>
</operation>

<operation id="3447" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3290 %mul_ln73_1544 = mul i32 %conv_i_i_8, i32 4294944924

]]></Node>
<StgValue><ssdm name="mul_ln73_1544"/></StgValue>
</operation>

<operation id="3448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3291 %tmp_6315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1544, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6315"/></StgValue>
</operation>

<operation id="3449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3292 %trunc_ln42_1673 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1544, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1673"/></StgValue>
</operation>

<operation id="3450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3293 %tmp_6316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1544, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6316"/></StgValue>
</operation>

<operation id="3451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3294 %tmp_6317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1544, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6317"/></StgValue>
</operation>

<operation id="3452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3295 %trunc_ln42_2601 = trunc i32 %mul_ln73_1544

]]></Node>
<StgValue><ssdm name="trunc_ln42_2601"/></StgValue>
</operation>

<operation id="3453" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3296 %icmp_ln42_1673 = icmp_ne  i14 %trunc_ln42_2601, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1673"/></StgValue>
</operation>

<operation id="3454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3297 %tmp_6318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1544, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6318"/></StgValue>
</operation>

<operation id="3455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3298 %or_ln42_2008 = or i1 %tmp_6316, i1 %icmp_ln42_1673

]]></Node>
<StgValue><ssdm name="or_ln42_2008"/></StgValue>
</operation>

<operation id="3456" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3299 %and_ln42_2113 = and i1 %or_ln42_2008, i1 %tmp_6317

]]></Node>
<StgValue><ssdm name="and_ln42_2113"/></StgValue>
</operation>

<operation id="3457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3300 %zext_ln42_1664 = zext i1 %and_ln42_2113

]]></Node>
<StgValue><ssdm name="zext_ln42_1664"/></StgValue>
</operation>

<operation id="3458" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3301 %add_ln42_110 = add i16 %trunc_ln42_1673, i16 %zext_ln42_1664

]]></Node>
<StgValue><ssdm name="add_ln42_110"/></StgValue>
</operation>

<operation id="3459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3302 %tmp_6319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_110, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6319"/></StgValue>
</operation>

<operation id="3460" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3303 %xor_ln42_550 = xor i1 %tmp_6319, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_550"/></StgValue>
</operation>

<operation id="3461" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3304 %and_ln42_2114 = and i1 %tmp_6318, i1 %xor_ln42_550

]]></Node>
<StgValue><ssdm name="and_ln42_2114"/></StgValue>
</operation>

<operation id="3462" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3305 %xor_ln42_551 = xor i1 %tmp_6315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_551"/></StgValue>
</operation>

<operation id="3463" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3306 %select_ln42_440 = select i1 %and_ln42_2114, i1 %tmp_6315, i1 %xor_ln42_551

]]></Node>
<StgValue><ssdm name="select_ln42_440"/></StgValue>
</operation>

<operation id="3464" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3307 %select_ln42_441 = select i1 %and_ln42_2114, i1 %xor_ln42_551, i1 %tmp_6315

]]></Node>
<StgValue><ssdm name="select_ln42_441"/></StgValue>
</operation>

<operation id="3465" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3308 %xor_ln42_552 = xor i1 %tmp_6318, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_552"/></StgValue>
</operation>

<operation id="3466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3309 %or_ln42_2009 = or i1 %tmp_6319, i1 %xor_ln42_552

]]></Node>
<StgValue><ssdm name="or_ln42_2009"/></StgValue>
</operation>

<operation id="3467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3310 %xor_ln42_553 = xor i1 %select_ln42_440, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_553"/></StgValue>
</operation>

<operation id="3468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3311 %or_ln42_2010 = or i1 %tmp_6319, i1 %xor_ln42_553

]]></Node>
<StgValue><ssdm name="or_ln42_2010"/></StgValue>
</operation>

<operation id="3469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3312 %and_ln42_2115 = and i1 %or_ln42_2010, i1 %xor_ln42_551

]]></Node>
<StgValue><ssdm name="and_ln42_2115"/></StgValue>
</operation>

<operation id="3470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3313 %and_ln42_2116 = and i1 %tmp_6319, i1 %select_ln42_441

]]></Node>
<StgValue><ssdm name="and_ln42_2116"/></StgValue>
</operation>

<operation id="3471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3314 %xor_ln42_554 = xor i1 %and_ln42_2116, i1 %or_ln42_2009

]]></Node>
<StgValue><ssdm name="xor_ln42_554"/></StgValue>
</operation>

<operation id="3472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3315 %and_ln42_2117 = and i1 %xor_ln42_554, i1 %tmp_6315

]]></Node>
<StgValue><ssdm name="and_ln42_2117"/></StgValue>
</operation>

<operation id="3473" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3316 %select_ln42_442 = select i1 %and_ln42_2115, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_442"/></StgValue>
</operation>

<operation id="3474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3317 %or_ln42_2011 = or i1 %and_ln42_2115, i1 %and_ln42_2117

]]></Node>
<StgValue><ssdm name="or_ln42_2011"/></StgValue>
</operation>

<operation id="3475" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3318 %mult_1547 = select i1 %or_ln42_2011, i16 %select_ln42_442, i16 %add_ln42_110

]]></Node>
<StgValue><ssdm name="mult_1547"/></StgValue>
</operation>

<operation id="3476" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3319 %mul_ln73_1545 = mul i31 %sext_ln70_16, i31 11836

]]></Node>
<StgValue><ssdm name="mul_ln73_1545"/></StgValue>
</operation>

<operation id="3477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3320 %tmp_6320 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1545, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6320"/></StgValue>
</operation>

<operation id="3478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3321 %trunc_ln42_1674 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1545, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1674"/></StgValue>
</operation>

<operation id="3479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3322 %tmp_6321 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1545, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6321"/></StgValue>
</operation>

<operation id="3480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3323 %tmp_6322 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1545, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6322"/></StgValue>
</operation>

<operation id="3481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3324 %trunc_ln42_2602 = trunc i31 %mul_ln73_1545

]]></Node>
<StgValue><ssdm name="trunc_ln42_2602"/></StgValue>
</operation>

<operation id="3482" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3325 %icmp_ln42_1674 = icmp_ne  i14 %trunc_ln42_2602, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1674"/></StgValue>
</operation>

<operation id="3483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3326 %tmp_6323 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1545, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6323"/></StgValue>
</operation>

<operation id="3484" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3327 %or_ln42_2012 = or i1 %tmp_6321, i1 %icmp_ln42_1674

]]></Node>
<StgValue><ssdm name="or_ln42_2012"/></StgValue>
</operation>

<operation id="3485" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3328 %and_ln42_2118 = and i1 %or_ln42_2012, i1 %tmp_6322

]]></Node>
<StgValue><ssdm name="and_ln42_2118"/></StgValue>
</operation>

<operation id="3486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3329 %zext_ln42_1665 = zext i1 %and_ln42_2118

]]></Node>
<StgValue><ssdm name="zext_ln42_1665"/></StgValue>
</operation>

<operation id="3487" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3330 %add_ln42_111 = add i16 %trunc_ln42_1674, i16 %zext_ln42_1665

]]></Node>
<StgValue><ssdm name="add_ln42_111"/></StgValue>
</operation>

<operation id="3488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3331 %tmp_6324 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_111, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6324"/></StgValue>
</operation>

<operation id="3489" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3332 %xor_ln42_555 = xor i1 %tmp_6324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_555"/></StgValue>
</operation>

<operation id="3490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3333 %and_ln42_2119 = and i1 %tmp_6323, i1 %xor_ln42_555

]]></Node>
<StgValue><ssdm name="and_ln42_2119"/></StgValue>
</operation>

<operation id="3491" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3334 %xor_ln42_556 = xor i1 %tmp_6320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_556"/></StgValue>
</operation>

<operation id="3492" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3335 %select_ln42_444 = select i1 %and_ln42_2119, i1 %tmp_6320, i1 %xor_ln42_556

]]></Node>
<StgValue><ssdm name="select_ln42_444"/></StgValue>
</operation>

<operation id="3493" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3336 %select_ln42_445 = select i1 %and_ln42_2119, i1 %xor_ln42_556, i1 %tmp_6320

]]></Node>
<StgValue><ssdm name="select_ln42_445"/></StgValue>
</operation>

<operation id="3494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3337 %xor_ln42_557 = xor i1 %tmp_6323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_557"/></StgValue>
</operation>

<operation id="3495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3338 %or_ln42_2013 = or i1 %tmp_6324, i1 %xor_ln42_557

]]></Node>
<StgValue><ssdm name="or_ln42_2013"/></StgValue>
</operation>

<operation id="3496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3339 %xor_ln42_558 = xor i1 %select_ln42_444, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_558"/></StgValue>
</operation>

<operation id="3497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3340 %or_ln42_2014 = or i1 %tmp_6324, i1 %xor_ln42_558

]]></Node>
<StgValue><ssdm name="or_ln42_2014"/></StgValue>
</operation>

<operation id="3498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3341 %and_ln42_2120 = and i1 %or_ln42_2014, i1 %xor_ln42_556

]]></Node>
<StgValue><ssdm name="and_ln42_2120"/></StgValue>
</operation>

<operation id="3499" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3342 %and_ln42_2121 = and i1 %tmp_6324, i1 %select_ln42_445

]]></Node>
<StgValue><ssdm name="and_ln42_2121"/></StgValue>
</operation>

<operation id="3500" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3343 %xor_ln42_559 = xor i1 %and_ln42_2121, i1 %or_ln42_2013

]]></Node>
<StgValue><ssdm name="xor_ln42_559"/></StgValue>
</operation>

<operation id="3501" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3344 %and_ln42_2122 = and i1 %xor_ln42_559, i1 %tmp_6320

]]></Node>
<StgValue><ssdm name="and_ln42_2122"/></StgValue>
</operation>

<operation id="3502" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3345 %select_ln42_446 = select i1 %and_ln42_2120, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_446"/></StgValue>
</operation>

<operation id="3503" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3346 %or_ln42_2015 = or i1 %and_ln42_2120, i1 %and_ln42_2122

]]></Node>
<StgValue><ssdm name="or_ln42_2015"/></StgValue>
</operation>

<operation id="3504" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3347 %mult_1548 = select i1 %or_ln42_2015, i16 %select_ln42_446, i16 %add_ln42_111

]]></Node>
<StgValue><ssdm name="mult_1548"/></StgValue>
</operation>

<operation id="3505" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3348 %mul_ln73_1546 = mul i32 %conv_i_i_8, i32 25344

]]></Node>
<StgValue><ssdm name="mul_ln73_1546"/></StgValue>
</operation>

<operation id="3506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3349 %tmp_6325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1546, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6325"/></StgValue>
</operation>

<operation id="3507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3350 %trunc_ln42_1675 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1546, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1675"/></StgValue>
</operation>

<operation id="3508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3351 %tmp_6326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1546, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6326"/></StgValue>
</operation>

<operation id="3509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3352 %tmp_6327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1546, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6327"/></StgValue>
</operation>

<operation id="3510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3353 %trunc_ln42_2603 = trunc i32 %mul_ln73_1546

]]></Node>
<StgValue><ssdm name="trunc_ln42_2603"/></StgValue>
</operation>

<operation id="3511" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3354 %icmp_ln42_1675 = icmp_ne  i14 %trunc_ln42_2603, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1675"/></StgValue>
</operation>

<operation id="3512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3355 %tmp_6328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1546, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6328"/></StgValue>
</operation>

<operation id="3513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3356 %or_ln42_2016 = or i1 %tmp_6326, i1 %icmp_ln42_1675

]]></Node>
<StgValue><ssdm name="or_ln42_2016"/></StgValue>
</operation>

<operation id="3514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3357 %and_ln42_2123 = and i1 %or_ln42_2016, i1 %tmp_6327

]]></Node>
<StgValue><ssdm name="and_ln42_2123"/></StgValue>
</operation>

<operation id="3515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3358 %zext_ln42_1666 = zext i1 %and_ln42_2123

]]></Node>
<StgValue><ssdm name="zext_ln42_1666"/></StgValue>
</operation>

<operation id="3516" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3359 %add_ln42_112 = add i16 %trunc_ln42_1675, i16 %zext_ln42_1666

]]></Node>
<StgValue><ssdm name="add_ln42_112"/></StgValue>
</operation>

<operation id="3517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3360 %tmp_6329 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_112, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6329"/></StgValue>
</operation>

<operation id="3518" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3361 %xor_ln42_560 = xor i1 %tmp_6329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_560"/></StgValue>
</operation>

<operation id="3519" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3362 %and_ln42_2124 = and i1 %tmp_6328, i1 %xor_ln42_560

]]></Node>
<StgValue><ssdm name="and_ln42_2124"/></StgValue>
</operation>

<operation id="3520" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3363 %xor_ln42_561 = xor i1 %tmp_6325, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_561"/></StgValue>
</operation>

<operation id="3521" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3364 %select_ln42_448 = select i1 %and_ln42_2124, i1 %tmp_6325, i1 %xor_ln42_561

]]></Node>
<StgValue><ssdm name="select_ln42_448"/></StgValue>
</operation>

<operation id="3522" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3365 %select_ln42_449 = select i1 %and_ln42_2124, i1 %xor_ln42_561, i1 %tmp_6325

]]></Node>
<StgValue><ssdm name="select_ln42_449"/></StgValue>
</operation>

<operation id="3523" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3366 %xor_ln42_562 = xor i1 %tmp_6328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_562"/></StgValue>
</operation>

<operation id="3524" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3367 %or_ln42_2017 = or i1 %tmp_6329, i1 %xor_ln42_562

]]></Node>
<StgValue><ssdm name="or_ln42_2017"/></StgValue>
</operation>

<operation id="3525" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3368 %xor_ln42_563 = xor i1 %select_ln42_448, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_563"/></StgValue>
</operation>

<operation id="3526" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3369 %or_ln42_2018 = or i1 %tmp_6329, i1 %xor_ln42_563

]]></Node>
<StgValue><ssdm name="or_ln42_2018"/></StgValue>
</operation>

<operation id="3527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3370 %and_ln42_2125 = and i1 %or_ln42_2018, i1 %xor_ln42_561

]]></Node>
<StgValue><ssdm name="and_ln42_2125"/></StgValue>
</operation>

<operation id="3528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3371 %and_ln42_2126 = and i1 %tmp_6329, i1 %select_ln42_449

]]></Node>
<StgValue><ssdm name="and_ln42_2126"/></StgValue>
</operation>

<operation id="3529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3372 %xor_ln42_564 = xor i1 %and_ln42_2126, i1 %or_ln42_2017

]]></Node>
<StgValue><ssdm name="xor_ln42_564"/></StgValue>
</operation>

<operation id="3530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3373 %and_ln42_2127 = and i1 %xor_ln42_564, i1 %tmp_6325

]]></Node>
<StgValue><ssdm name="and_ln42_2127"/></StgValue>
</operation>

<operation id="3531" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3374 %select_ln42_450 = select i1 %and_ln42_2125, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_450"/></StgValue>
</operation>

<operation id="3532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3375 %or_ln42_2019 = or i1 %and_ln42_2125, i1 %and_ln42_2127

]]></Node>
<StgValue><ssdm name="or_ln42_2019"/></StgValue>
</operation>

<operation id="3533" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3376 %mult_1549 = select i1 %or_ln42_2019, i16 %select_ln42_450, i16 %add_ln42_112

]]></Node>
<StgValue><ssdm name="mult_1549"/></StgValue>
</operation>

<operation id="3534" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:3377 %mul_ln73_1547 = mul i30 %sext_ln70_17, i30 6608

]]></Node>
<StgValue><ssdm name="mul_ln73_1547"/></StgValue>
</operation>

<operation id="3535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:3378 %tmp_6330 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1547, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6330"/></StgValue>
</operation>

<operation id="3536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3379 %trunc_ln42_2604 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1547, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2604"/></StgValue>
</operation>

<operation id="3537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:3380 %sext_ln42_774 = sext i15 %trunc_ln42_2604

]]></Node>
<StgValue><ssdm name="sext_ln42_774"/></StgValue>
</operation>

<operation id="3538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:3381 %tmp_6331 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1547, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6331"/></StgValue>
</operation>

<operation id="3539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:3382 %tmp_6332 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1547, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6332"/></StgValue>
</operation>

<operation id="3540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:3383 %trunc_ln42_2605 = trunc i30 %mul_ln73_1547

]]></Node>
<StgValue><ssdm name="trunc_ln42_2605"/></StgValue>
</operation>

<operation id="3541" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3384 %icmp_ln42_1676 = icmp_ne  i14 %trunc_ln42_2605, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1676"/></StgValue>
</operation>

<operation id="3542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:3385 %tmp_6333 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1547, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6333"/></StgValue>
</operation>

<operation id="3543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3386 %or_ln42_2020 = or i1 %tmp_6331, i1 %icmp_ln42_1676

]]></Node>
<StgValue><ssdm name="or_ln42_2020"/></StgValue>
</operation>

<operation id="3544" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3387 %and_ln42_2128 = and i1 %or_ln42_2020, i1 %tmp_6332

]]></Node>
<StgValue><ssdm name="and_ln42_2128"/></StgValue>
</operation>

<operation id="3545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3388 %zext_ln42_1667 = zext i1 %and_ln42_2128

]]></Node>
<StgValue><ssdm name="zext_ln42_1667"/></StgValue>
</operation>

<operation id="3546" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3389 %add_ln42_113 = add i16 %sext_ln42_774, i16 %zext_ln42_1667

]]></Node>
<StgValue><ssdm name="add_ln42_113"/></StgValue>
</operation>

<operation id="3547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3390 %tmp_6334 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_113, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6334"/></StgValue>
</operation>

<operation id="3548" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3391 %xor_ln42_565 = xor i1 %tmp_6334, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_565"/></StgValue>
</operation>

<operation id="3549" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3392 %and_ln42_2129 = and i1 %tmp_6333, i1 %xor_ln42_565

]]></Node>
<StgValue><ssdm name="and_ln42_2129"/></StgValue>
</operation>

<operation id="3550" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3393 %xor_ln42_566 = xor i1 %tmp_6330, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_566"/></StgValue>
</operation>

<operation id="3551" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3394 %select_ln42_452 = select i1 %and_ln42_2129, i1 %tmp_6330, i1 %xor_ln42_566

]]></Node>
<StgValue><ssdm name="select_ln42_452"/></StgValue>
</operation>

<operation id="3552" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3395 %select_ln42_453 = select i1 %and_ln42_2129, i1 %xor_ln42_566, i1 %tmp_6330

]]></Node>
<StgValue><ssdm name="select_ln42_453"/></StgValue>
</operation>

<operation id="3553" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3396 %xor_ln42_567 = xor i1 %tmp_6333, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_567"/></StgValue>
</operation>

<operation id="3554" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3397 %or_ln42_2021 = or i1 %tmp_6334, i1 %xor_ln42_567

]]></Node>
<StgValue><ssdm name="or_ln42_2021"/></StgValue>
</operation>

<operation id="3555" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3398 %xor_ln42_568 = xor i1 %select_ln42_452, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_568"/></StgValue>
</operation>

<operation id="3556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3399 %or_ln42_2022 = or i1 %tmp_6334, i1 %xor_ln42_568

]]></Node>
<StgValue><ssdm name="or_ln42_2022"/></StgValue>
</operation>

<operation id="3557" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3400 %and_ln42_2130 = and i1 %or_ln42_2022, i1 %xor_ln42_566

]]></Node>
<StgValue><ssdm name="and_ln42_2130"/></StgValue>
</operation>

<operation id="3558" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3401 %and_ln42_2131 = and i1 %tmp_6334, i1 %select_ln42_453

]]></Node>
<StgValue><ssdm name="and_ln42_2131"/></StgValue>
</operation>

<operation id="3559" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3402 %xor_ln42_569 = xor i1 %and_ln42_2131, i1 %or_ln42_2021

]]></Node>
<StgValue><ssdm name="xor_ln42_569"/></StgValue>
</operation>

<operation id="3560" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3403 %and_ln42_2132 = and i1 %xor_ln42_569, i1 %tmp_6330

]]></Node>
<StgValue><ssdm name="and_ln42_2132"/></StgValue>
</operation>

<operation id="3561" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3404 %select_ln42_454 = select i1 %and_ln42_2130, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_454"/></StgValue>
</operation>

<operation id="3562" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3405 %or_ln42_2023 = or i1 %and_ln42_2130, i1 %and_ln42_2132

]]></Node>
<StgValue><ssdm name="or_ln42_2023"/></StgValue>
</operation>

<operation id="3563" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3406 %mult_1550 = select i1 %or_ln42_2023, i16 %select_ln42_454, i16 %add_ln42_113

]]></Node>
<StgValue><ssdm name="mult_1550"/></StgValue>
</operation>

<operation id="3564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:3408 %conv_i_i_9 = sext i16 %a_9

]]></Node>
<StgValue><ssdm name="conv_i_i_9"/></StgValue>
</operation>

<operation id="3565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3409 %sext_ln70_18 = sext i16 %a_9

]]></Node>
<StgValue><ssdm name="sext_ln70_18"/></StgValue>
</operation>

<operation id="3566" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3410 %mul_ln73_1548 = mul i31 %sext_ln70_18, i31 14802

]]></Node>
<StgValue><ssdm name="mul_ln73_1548"/></StgValue>
</operation>

<operation id="3567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3411 %tmp_6335 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1548, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6335"/></StgValue>
</operation>

<operation id="3568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3412 %trunc_ln42_1677 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1548, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1677"/></StgValue>
</operation>

<operation id="3569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3413 %tmp_6336 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1548, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6336"/></StgValue>
</operation>

<operation id="3570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3414 %tmp_6337 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1548, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6337"/></StgValue>
</operation>

<operation id="3571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3415 %trunc_ln42_2606 = trunc i31 %mul_ln73_1548

]]></Node>
<StgValue><ssdm name="trunc_ln42_2606"/></StgValue>
</operation>

<operation id="3572" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3416 %icmp_ln42_1677 = icmp_ne  i14 %trunc_ln42_2606, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1677"/></StgValue>
</operation>

<operation id="3573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3417 %tmp_6338 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1548, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6338"/></StgValue>
</operation>

<operation id="3574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3418 %or_ln42_2024 = or i1 %tmp_6336, i1 %icmp_ln42_1677

]]></Node>
<StgValue><ssdm name="or_ln42_2024"/></StgValue>
</operation>

<operation id="3575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3419 %and_ln42_2133 = and i1 %or_ln42_2024, i1 %tmp_6337

]]></Node>
<StgValue><ssdm name="and_ln42_2133"/></StgValue>
</operation>

<operation id="3576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3420 %zext_ln42_1668 = zext i1 %and_ln42_2133

]]></Node>
<StgValue><ssdm name="zext_ln42_1668"/></StgValue>
</operation>

<operation id="3577" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3421 %add_ln42_114 = add i16 %trunc_ln42_1677, i16 %zext_ln42_1668

]]></Node>
<StgValue><ssdm name="add_ln42_114"/></StgValue>
</operation>

<operation id="3578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3422 %tmp_6339 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_114, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6339"/></StgValue>
</operation>

<operation id="3579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3423 %xor_ln42_570 = xor i1 %tmp_6339, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_570"/></StgValue>
</operation>

<operation id="3580" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3424 %and_ln42_2134 = and i1 %tmp_6338, i1 %xor_ln42_570

]]></Node>
<StgValue><ssdm name="and_ln42_2134"/></StgValue>
</operation>

<operation id="3581" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3425 %xor_ln42_571 = xor i1 %tmp_6335, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_571"/></StgValue>
</operation>

<operation id="3582" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3426 %select_ln42_456 = select i1 %and_ln42_2134, i1 %tmp_6335, i1 %xor_ln42_571

]]></Node>
<StgValue><ssdm name="select_ln42_456"/></StgValue>
</operation>

<operation id="3583" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3427 %select_ln42_457 = select i1 %and_ln42_2134, i1 %xor_ln42_571, i1 %tmp_6335

]]></Node>
<StgValue><ssdm name="select_ln42_457"/></StgValue>
</operation>

<operation id="3584" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3428 %xor_ln42_572 = xor i1 %tmp_6338, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_572"/></StgValue>
</operation>

<operation id="3585" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3429 %or_ln42_2025 = or i1 %tmp_6339, i1 %xor_ln42_572

]]></Node>
<StgValue><ssdm name="or_ln42_2025"/></StgValue>
</operation>

<operation id="3586" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3430 %xor_ln42_573 = xor i1 %select_ln42_456, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_573"/></StgValue>
</operation>

<operation id="3587" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3431 %or_ln42_2026 = or i1 %tmp_6339, i1 %xor_ln42_573

]]></Node>
<StgValue><ssdm name="or_ln42_2026"/></StgValue>
</operation>

<operation id="3588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3432 %and_ln42_2135 = and i1 %or_ln42_2026, i1 %xor_ln42_571

]]></Node>
<StgValue><ssdm name="and_ln42_2135"/></StgValue>
</operation>

<operation id="3589" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3433 %and_ln42_2136 = and i1 %tmp_6339, i1 %select_ln42_457

]]></Node>
<StgValue><ssdm name="and_ln42_2136"/></StgValue>
</operation>

<operation id="3590" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3434 %xor_ln42_574 = xor i1 %and_ln42_2136, i1 %or_ln42_2025

]]></Node>
<StgValue><ssdm name="xor_ln42_574"/></StgValue>
</operation>

<operation id="3591" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3435 %and_ln42_2137 = and i1 %xor_ln42_574, i1 %tmp_6335

]]></Node>
<StgValue><ssdm name="and_ln42_2137"/></StgValue>
</operation>

<operation id="3592" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3436 %select_ln42_458 = select i1 %and_ln42_2135, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_458"/></StgValue>
</operation>

<operation id="3593" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3437 %or_ln42_2027 = or i1 %and_ln42_2135, i1 %and_ln42_2137

]]></Node>
<StgValue><ssdm name="or_ln42_2027"/></StgValue>
</operation>

<operation id="3594" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3438 %mult_1551 = select i1 %or_ln42_2027, i16 %select_ln42_458, i16 %add_ln42_114

]]></Node>
<StgValue><ssdm name="mult_1551"/></StgValue>
</operation>

<operation id="3595" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3439 %mul_ln73_1549 = mul i32 %conv_i_i_9, i32 4294948915

]]></Node>
<StgValue><ssdm name="mul_ln73_1549"/></StgValue>
</operation>

<operation id="3596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3440 %tmp_6340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1549, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6340"/></StgValue>
</operation>

<operation id="3597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3441 %trunc_ln42_1678 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1549, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1678"/></StgValue>
</operation>

<operation id="3598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3442 %tmp_6341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1549, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6341"/></StgValue>
</operation>

<operation id="3599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3443 %tmp_6342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1549, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6342"/></StgValue>
</operation>

<operation id="3600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3444 %trunc_ln42_2607 = trunc i32 %mul_ln73_1549

]]></Node>
<StgValue><ssdm name="trunc_ln42_2607"/></StgValue>
</operation>

<operation id="3601" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3445 %icmp_ln42_1678 = icmp_ne  i14 %trunc_ln42_2607, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1678"/></StgValue>
</operation>

<operation id="3602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3446 %tmp_6343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1549, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6343"/></StgValue>
</operation>

<operation id="3603" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3447 %or_ln42_2028 = or i1 %tmp_6341, i1 %icmp_ln42_1678

]]></Node>
<StgValue><ssdm name="or_ln42_2028"/></StgValue>
</operation>

<operation id="3604" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3448 %and_ln42_2138 = and i1 %or_ln42_2028, i1 %tmp_6342

]]></Node>
<StgValue><ssdm name="and_ln42_2138"/></StgValue>
</operation>

<operation id="3605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3449 %zext_ln42_1669 = zext i1 %and_ln42_2138

]]></Node>
<StgValue><ssdm name="zext_ln42_1669"/></StgValue>
</operation>

<operation id="3606" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3450 %add_ln42_115 = add i16 %trunc_ln42_1678, i16 %zext_ln42_1669

]]></Node>
<StgValue><ssdm name="add_ln42_115"/></StgValue>
</operation>

<operation id="3607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3451 %tmp_6344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_115, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6344"/></StgValue>
</operation>

<operation id="3608" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3452 %xor_ln42_575 = xor i1 %tmp_6344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_575"/></StgValue>
</operation>

<operation id="3609" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3453 %and_ln42_2139 = and i1 %tmp_6343, i1 %xor_ln42_575

]]></Node>
<StgValue><ssdm name="and_ln42_2139"/></StgValue>
</operation>

<operation id="3610" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3454 %xor_ln42_576 = xor i1 %tmp_6340, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_576"/></StgValue>
</operation>

<operation id="3611" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3455 %select_ln42_460 = select i1 %and_ln42_2139, i1 %tmp_6340, i1 %xor_ln42_576

]]></Node>
<StgValue><ssdm name="select_ln42_460"/></StgValue>
</operation>

<operation id="3612" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3456 %select_ln42_461 = select i1 %and_ln42_2139, i1 %xor_ln42_576, i1 %tmp_6340

]]></Node>
<StgValue><ssdm name="select_ln42_461"/></StgValue>
</operation>

<operation id="3613" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3457 %xor_ln42_577 = xor i1 %tmp_6343, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_577"/></StgValue>
</operation>

<operation id="3614" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3458 %or_ln42_2029 = or i1 %tmp_6344, i1 %xor_ln42_577

]]></Node>
<StgValue><ssdm name="or_ln42_2029"/></StgValue>
</operation>

<operation id="3615" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3459 %xor_ln42_578 = xor i1 %select_ln42_460, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_578"/></StgValue>
</operation>

<operation id="3616" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3460 %or_ln42_2030 = or i1 %tmp_6344, i1 %xor_ln42_578

]]></Node>
<StgValue><ssdm name="or_ln42_2030"/></StgValue>
</operation>

<operation id="3617" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3461 %and_ln42_2140 = and i1 %or_ln42_2030, i1 %xor_ln42_576

]]></Node>
<StgValue><ssdm name="and_ln42_2140"/></StgValue>
</operation>

<operation id="3618" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3462 %and_ln42_2141 = and i1 %tmp_6344, i1 %select_ln42_461

]]></Node>
<StgValue><ssdm name="and_ln42_2141"/></StgValue>
</operation>

<operation id="3619" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3463 %xor_ln42_579 = xor i1 %and_ln42_2141, i1 %or_ln42_2029

]]></Node>
<StgValue><ssdm name="xor_ln42_579"/></StgValue>
</operation>

<operation id="3620" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3464 %and_ln42_2142 = and i1 %xor_ln42_579, i1 %tmp_6340

]]></Node>
<StgValue><ssdm name="and_ln42_2142"/></StgValue>
</operation>

<operation id="3621" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3465 %select_ln42_462 = select i1 %and_ln42_2140, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_462"/></StgValue>
</operation>

<operation id="3622" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3466 %or_ln42_2031 = or i1 %and_ln42_2140, i1 %and_ln42_2142

]]></Node>
<StgValue><ssdm name="or_ln42_2031"/></StgValue>
</operation>

<operation id="3623" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3467 %mult_1552 = select i1 %or_ln42_2031, i16 %select_ln42_462, i16 %add_ln42_115

]]></Node>
<StgValue><ssdm name="mult_1552"/></StgValue>
</operation>

<operation id="3624" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3468 %mul_ln73_1550 = mul i32 %conv_i_i_9, i32 22325

]]></Node>
<StgValue><ssdm name="mul_ln73_1550"/></StgValue>
</operation>

<operation id="3625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3469 %tmp_6345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1550, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6345"/></StgValue>
</operation>

<operation id="3626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3470 %trunc_ln42_1679 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1550, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1679"/></StgValue>
</operation>

<operation id="3627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3471 %tmp_6346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1550, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6346"/></StgValue>
</operation>

<operation id="3628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3472 %tmp_6347 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1550, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6347"/></StgValue>
</operation>

<operation id="3629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3473 %trunc_ln42_2608 = trunc i32 %mul_ln73_1550

]]></Node>
<StgValue><ssdm name="trunc_ln42_2608"/></StgValue>
</operation>

<operation id="3630" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3474 %icmp_ln42_1679 = icmp_ne  i14 %trunc_ln42_2608, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1679"/></StgValue>
</operation>

<operation id="3631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3475 %tmp_6348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1550, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6348"/></StgValue>
</operation>

<operation id="3632" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3476 %or_ln42_2032 = or i1 %tmp_6346, i1 %icmp_ln42_1679

]]></Node>
<StgValue><ssdm name="or_ln42_2032"/></StgValue>
</operation>

<operation id="3633" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3477 %and_ln42_2143 = and i1 %or_ln42_2032, i1 %tmp_6347

]]></Node>
<StgValue><ssdm name="and_ln42_2143"/></StgValue>
</operation>

<operation id="3634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3478 %zext_ln42_1670 = zext i1 %and_ln42_2143

]]></Node>
<StgValue><ssdm name="zext_ln42_1670"/></StgValue>
</operation>

<operation id="3635" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3479 %add_ln42_116 = add i16 %trunc_ln42_1679, i16 %zext_ln42_1670

]]></Node>
<StgValue><ssdm name="add_ln42_116"/></StgValue>
</operation>

<operation id="3636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3480 %tmp_6349 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_116, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6349"/></StgValue>
</operation>

<operation id="3637" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3481 %xor_ln42_580 = xor i1 %tmp_6349, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_580"/></StgValue>
</operation>

<operation id="3638" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3482 %and_ln42_2144 = and i1 %tmp_6348, i1 %xor_ln42_580

]]></Node>
<StgValue><ssdm name="and_ln42_2144"/></StgValue>
</operation>

<operation id="3639" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3483 %xor_ln42_581 = xor i1 %tmp_6345, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_581"/></StgValue>
</operation>

<operation id="3640" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3484 %select_ln42_464 = select i1 %and_ln42_2144, i1 %tmp_6345, i1 %xor_ln42_581

]]></Node>
<StgValue><ssdm name="select_ln42_464"/></StgValue>
</operation>

<operation id="3641" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3485 %select_ln42_465 = select i1 %and_ln42_2144, i1 %xor_ln42_581, i1 %tmp_6345

]]></Node>
<StgValue><ssdm name="select_ln42_465"/></StgValue>
</operation>

<operation id="3642" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3486 %xor_ln42_582 = xor i1 %tmp_6348, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_582"/></StgValue>
</operation>

<operation id="3643" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3487 %or_ln42_2033 = or i1 %tmp_6349, i1 %xor_ln42_582

]]></Node>
<StgValue><ssdm name="or_ln42_2033"/></StgValue>
</operation>

<operation id="3644" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3488 %xor_ln42_583 = xor i1 %select_ln42_464, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_583"/></StgValue>
</operation>

<operation id="3645" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3489 %or_ln42_2034 = or i1 %tmp_6349, i1 %xor_ln42_583

]]></Node>
<StgValue><ssdm name="or_ln42_2034"/></StgValue>
</operation>

<operation id="3646" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3490 %and_ln42_2145 = and i1 %or_ln42_2034, i1 %xor_ln42_581

]]></Node>
<StgValue><ssdm name="and_ln42_2145"/></StgValue>
</operation>

<operation id="3647" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3491 %and_ln42_2146 = and i1 %tmp_6349, i1 %select_ln42_465

]]></Node>
<StgValue><ssdm name="and_ln42_2146"/></StgValue>
</operation>

<operation id="3648" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3492 %xor_ln42_584 = xor i1 %and_ln42_2146, i1 %or_ln42_2033

]]></Node>
<StgValue><ssdm name="xor_ln42_584"/></StgValue>
</operation>

<operation id="3649" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3493 %and_ln42_2147 = and i1 %xor_ln42_584, i1 %tmp_6345

]]></Node>
<StgValue><ssdm name="and_ln42_2147"/></StgValue>
</operation>

<operation id="3650" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3494 %select_ln42_466 = select i1 %and_ln42_2145, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_466"/></StgValue>
</operation>

<operation id="3651" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3495 %or_ln42_2035 = or i1 %and_ln42_2145, i1 %and_ln42_2147

]]></Node>
<StgValue><ssdm name="or_ln42_2035"/></StgValue>
</operation>

<operation id="3652" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3496 %mult_1553 = select i1 %or_ln42_2035, i16 %select_ln42_466, i16 %add_ln42_116

]]></Node>
<StgValue><ssdm name="mult_1553"/></StgValue>
</operation>

<operation id="3653" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3497 %mul_ln73_1551 = mul i31 %sext_ln70_18, i31 12803

]]></Node>
<StgValue><ssdm name="mul_ln73_1551"/></StgValue>
</operation>

<operation id="3654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3498 %tmp_6350 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1551, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6350"/></StgValue>
</operation>

<operation id="3655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3499 %trunc_ln42_1680 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1551, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1680"/></StgValue>
</operation>

<operation id="3656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3500 %tmp_6351 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1551, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6351"/></StgValue>
</operation>

<operation id="3657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3501 %tmp_6352 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1551, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6352"/></StgValue>
</operation>

<operation id="3658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3502 %trunc_ln42_2609 = trunc i31 %mul_ln73_1551

]]></Node>
<StgValue><ssdm name="trunc_ln42_2609"/></StgValue>
</operation>

<operation id="3659" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3503 %icmp_ln42_1680 = icmp_ne  i14 %trunc_ln42_2609, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1680"/></StgValue>
</operation>

<operation id="3660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3504 %tmp_6353 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1551, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6353"/></StgValue>
</operation>

<operation id="3661" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3505 %or_ln42_2036 = or i1 %tmp_6351, i1 %icmp_ln42_1680

]]></Node>
<StgValue><ssdm name="or_ln42_2036"/></StgValue>
</operation>

<operation id="3662" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3506 %and_ln42_2148 = and i1 %or_ln42_2036, i1 %tmp_6352

]]></Node>
<StgValue><ssdm name="and_ln42_2148"/></StgValue>
</operation>

<operation id="3663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3507 %zext_ln42_1671 = zext i1 %and_ln42_2148

]]></Node>
<StgValue><ssdm name="zext_ln42_1671"/></StgValue>
</operation>

<operation id="3664" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3508 %add_ln42_117 = add i16 %trunc_ln42_1680, i16 %zext_ln42_1671

]]></Node>
<StgValue><ssdm name="add_ln42_117"/></StgValue>
</operation>

<operation id="3665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3509 %tmp_6354 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_117, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6354"/></StgValue>
</operation>

<operation id="3666" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3510 %xor_ln42_585 = xor i1 %tmp_6354, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_585"/></StgValue>
</operation>

<operation id="3667" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3511 %and_ln42_2149 = and i1 %tmp_6353, i1 %xor_ln42_585

]]></Node>
<StgValue><ssdm name="and_ln42_2149"/></StgValue>
</operation>

<operation id="3668" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3512 %xor_ln42_586 = xor i1 %tmp_6350, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_586"/></StgValue>
</operation>

<operation id="3669" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3513 %select_ln42_468 = select i1 %and_ln42_2149, i1 %tmp_6350, i1 %xor_ln42_586

]]></Node>
<StgValue><ssdm name="select_ln42_468"/></StgValue>
</operation>

<operation id="3670" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3514 %select_ln42_469 = select i1 %and_ln42_2149, i1 %xor_ln42_586, i1 %tmp_6350

]]></Node>
<StgValue><ssdm name="select_ln42_469"/></StgValue>
</operation>

<operation id="3671" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3515 %xor_ln42_587 = xor i1 %tmp_6353, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_587"/></StgValue>
</operation>

<operation id="3672" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3516 %or_ln42_2037 = or i1 %tmp_6354, i1 %xor_ln42_587

]]></Node>
<StgValue><ssdm name="or_ln42_2037"/></StgValue>
</operation>

<operation id="3673" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3517 %xor_ln42_588 = xor i1 %select_ln42_468, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_588"/></StgValue>
</operation>

<operation id="3674" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3518 %or_ln42_2038 = or i1 %tmp_6354, i1 %xor_ln42_588

]]></Node>
<StgValue><ssdm name="or_ln42_2038"/></StgValue>
</operation>

<operation id="3675" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3519 %and_ln42_2150 = and i1 %or_ln42_2038, i1 %xor_ln42_586

]]></Node>
<StgValue><ssdm name="and_ln42_2150"/></StgValue>
</operation>

<operation id="3676" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3520 %and_ln42_2151 = and i1 %tmp_6354, i1 %select_ln42_469

]]></Node>
<StgValue><ssdm name="and_ln42_2151"/></StgValue>
</operation>

<operation id="3677" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3521 %xor_ln42_589 = xor i1 %and_ln42_2151, i1 %or_ln42_2037

]]></Node>
<StgValue><ssdm name="xor_ln42_589"/></StgValue>
</operation>

<operation id="3678" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3522 %and_ln42_2152 = and i1 %xor_ln42_589, i1 %tmp_6350

]]></Node>
<StgValue><ssdm name="and_ln42_2152"/></StgValue>
</operation>

<operation id="3679" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3523 %select_ln42_470 = select i1 %and_ln42_2150, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_470"/></StgValue>
</operation>

<operation id="3680" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3524 %or_ln42_2039 = or i1 %and_ln42_2150, i1 %and_ln42_2152

]]></Node>
<StgValue><ssdm name="or_ln42_2039"/></StgValue>
</operation>

<operation id="3681" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3525 %mult_1554 = select i1 %or_ln42_2039, i16 %select_ln42_470, i16 %add_ln42_117

]]></Node>
<StgValue><ssdm name="mult_1554"/></StgValue>
</operation>

<operation id="3682" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3526 %mul_ln73_1552 = mul i32 %conv_i_i_9, i32 4294944629

]]></Node>
<StgValue><ssdm name="mul_ln73_1552"/></StgValue>
</operation>

<operation id="3683" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3527 %tmp_6355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1552, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6355"/></StgValue>
</operation>

<operation id="3684" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3528 %trunc_ln42_1681 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1552, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1681"/></StgValue>
</operation>

<operation id="3685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3529 %tmp_6356 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1552, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6356"/></StgValue>
</operation>

<operation id="3686" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3530 %tmp_6357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1552, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6357"/></StgValue>
</operation>

<operation id="3687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3531 %trunc_ln42_2610 = trunc i32 %mul_ln73_1552

]]></Node>
<StgValue><ssdm name="trunc_ln42_2610"/></StgValue>
</operation>

<operation id="3688" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3532 %icmp_ln42_1681 = icmp_ne  i14 %trunc_ln42_2610, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1681"/></StgValue>
</operation>

<operation id="3689" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3533 %tmp_6358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1552, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6358"/></StgValue>
</operation>

<operation id="3690" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3534 %or_ln42_2040 = or i1 %tmp_6356, i1 %icmp_ln42_1681

]]></Node>
<StgValue><ssdm name="or_ln42_2040"/></StgValue>
</operation>

<operation id="3691" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3535 %and_ln42_2153 = and i1 %or_ln42_2040, i1 %tmp_6357

]]></Node>
<StgValue><ssdm name="and_ln42_2153"/></StgValue>
</operation>

<operation id="3692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3536 %zext_ln42_1672 = zext i1 %and_ln42_2153

]]></Node>
<StgValue><ssdm name="zext_ln42_1672"/></StgValue>
</operation>

<operation id="3693" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3537 %add_ln42_118 = add i16 %trunc_ln42_1681, i16 %zext_ln42_1672

]]></Node>
<StgValue><ssdm name="add_ln42_118"/></StgValue>
</operation>

<operation id="3694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3538 %tmp_6359 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_118, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6359"/></StgValue>
</operation>

<operation id="3695" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3539 %xor_ln42_590 = xor i1 %tmp_6359, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_590"/></StgValue>
</operation>

<operation id="3696" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3540 %and_ln42_2154 = and i1 %tmp_6358, i1 %xor_ln42_590

]]></Node>
<StgValue><ssdm name="and_ln42_2154"/></StgValue>
</operation>

<operation id="3697" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3541 %xor_ln42_591 = xor i1 %tmp_6355, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_591"/></StgValue>
</operation>

<operation id="3698" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3542 %select_ln42_472 = select i1 %and_ln42_2154, i1 %tmp_6355, i1 %xor_ln42_591

]]></Node>
<StgValue><ssdm name="select_ln42_472"/></StgValue>
</operation>

<operation id="3699" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3543 %select_ln42_473 = select i1 %and_ln42_2154, i1 %xor_ln42_591, i1 %tmp_6355

]]></Node>
<StgValue><ssdm name="select_ln42_473"/></StgValue>
</operation>

<operation id="3700" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3544 %xor_ln42_592 = xor i1 %tmp_6358, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_592"/></StgValue>
</operation>

<operation id="3701" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3545 %or_ln42_2041 = or i1 %tmp_6359, i1 %xor_ln42_592

]]></Node>
<StgValue><ssdm name="or_ln42_2041"/></StgValue>
</operation>

<operation id="3702" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3546 %xor_ln42_593 = xor i1 %select_ln42_472, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_593"/></StgValue>
</operation>

<operation id="3703" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3547 %or_ln42_2042 = or i1 %tmp_6359, i1 %xor_ln42_593

]]></Node>
<StgValue><ssdm name="or_ln42_2042"/></StgValue>
</operation>

<operation id="3704" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3548 %and_ln42_2155 = and i1 %or_ln42_2042, i1 %xor_ln42_591

]]></Node>
<StgValue><ssdm name="and_ln42_2155"/></StgValue>
</operation>

<operation id="3705" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3549 %and_ln42_2156 = and i1 %tmp_6359, i1 %select_ln42_473

]]></Node>
<StgValue><ssdm name="and_ln42_2156"/></StgValue>
</operation>

<operation id="3706" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3550 %xor_ln42_594 = xor i1 %and_ln42_2156, i1 %or_ln42_2041

]]></Node>
<StgValue><ssdm name="xor_ln42_594"/></StgValue>
</operation>

<operation id="3707" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3551 %and_ln42_2157 = and i1 %xor_ln42_594, i1 %tmp_6355

]]></Node>
<StgValue><ssdm name="and_ln42_2157"/></StgValue>
</operation>

<operation id="3708" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3552 %select_ln42_474 = select i1 %and_ln42_2155, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_474"/></StgValue>
</operation>

<operation id="3709" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3553 %or_ln42_2043 = or i1 %and_ln42_2155, i1 %and_ln42_2157

]]></Node>
<StgValue><ssdm name="or_ln42_2043"/></StgValue>
</operation>

<operation id="3710" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3554 %mult_1555 = select i1 %or_ln42_2043, i16 %select_ln42_474, i16 %add_ln42_118

]]></Node>
<StgValue><ssdm name="mult_1555"/></StgValue>
</operation>

<operation id="3711" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3555 %mul_ln73_1553 = mul i31 %sext_ln70_18, i31 11797

]]></Node>
<StgValue><ssdm name="mul_ln73_1553"/></StgValue>
</operation>

<operation id="3712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3556 %tmp_6360 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1553, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6360"/></StgValue>
</operation>

<operation id="3713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3557 %trunc_ln42_1682 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1553, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1682"/></StgValue>
</operation>

<operation id="3714" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3558 %tmp_6361 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1553, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6361"/></StgValue>
</operation>

<operation id="3715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3559 %tmp_6362 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1553, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6362"/></StgValue>
</operation>

<operation id="3716" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3560 %trunc_ln42_2611 = trunc i31 %mul_ln73_1553

]]></Node>
<StgValue><ssdm name="trunc_ln42_2611"/></StgValue>
</operation>

<operation id="3717" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3561 %icmp_ln42_1682 = icmp_ne  i14 %trunc_ln42_2611, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1682"/></StgValue>
</operation>

<operation id="3718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3562 %tmp_6363 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1553, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6363"/></StgValue>
</operation>

<operation id="3719" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3563 %or_ln42_2044 = or i1 %tmp_6361, i1 %icmp_ln42_1682

]]></Node>
<StgValue><ssdm name="or_ln42_2044"/></StgValue>
</operation>

<operation id="3720" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3564 %and_ln42_2158 = and i1 %or_ln42_2044, i1 %tmp_6362

]]></Node>
<StgValue><ssdm name="and_ln42_2158"/></StgValue>
</operation>

<operation id="3721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3565 %zext_ln42_1673 = zext i1 %and_ln42_2158

]]></Node>
<StgValue><ssdm name="zext_ln42_1673"/></StgValue>
</operation>

<operation id="3722" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3566 %add_ln42_119 = add i16 %trunc_ln42_1682, i16 %zext_ln42_1673

]]></Node>
<StgValue><ssdm name="add_ln42_119"/></StgValue>
</operation>

<operation id="3723" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3567 %tmp_6364 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_119, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6364"/></StgValue>
</operation>

<operation id="3724" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3568 %xor_ln42_595 = xor i1 %tmp_6364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_595"/></StgValue>
</operation>

<operation id="3725" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3569 %and_ln42_2159 = and i1 %tmp_6363, i1 %xor_ln42_595

]]></Node>
<StgValue><ssdm name="and_ln42_2159"/></StgValue>
</operation>

<operation id="3726" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3570 %xor_ln42_596 = xor i1 %tmp_6360, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_596"/></StgValue>
</operation>

<operation id="3727" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3571 %select_ln42_476 = select i1 %and_ln42_2159, i1 %tmp_6360, i1 %xor_ln42_596

]]></Node>
<StgValue><ssdm name="select_ln42_476"/></StgValue>
</operation>

<operation id="3728" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3572 %select_ln42_477 = select i1 %and_ln42_2159, i1 %xor_ln42_596, i1 %tmp_6360

]]></Node>
<StgValue><ssdm name="select_ln42_477"/></StgValue>
</operation>

<operation id="3729" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3573 %xor_ln42_597 = xor i1 %tmp_6363, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_597"/></StgValue>
</operation>

<operation id="3730" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3574 %or_ln42_2045 = or i1 %tmp_6364, i1 %xor_ln42_597

]]></Node>
<StgValue><ssdm name="or_ln42_2045"/></StgValue>
</operation>

<operation id="3731" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3575 %xor_ln42_598 = xor i1 %select_ln42_476, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_598"/></StgValue>
</operation>

<operation id="3732" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3576 %or_ln42_2046 = or i1 %tmp_6364, i1 %xor_ln42_598

]]></Node>
<StgValue><ssdm name="or_ln42_2046"/></StgValue>
</operation>

<operation id="3733" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3577 %and_ln42_2160 = and i1 %or_ln42_2046, i1 %xor_ln42_596

]]></Node>
<StgValue><ssdm name="and_ln42_2160"/></StgValue>
</operation>

<operation id="3734" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3578 %and_ln42_2161 = and i1 %tmp_6364, i1 %select_ln42_477

]]></Node>
<StgValue><ssdm name="and_ln42_2161"/></StgValue>
</operation>

<operation id="3735" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3579 %xor_ln42_599 = xor i1 %and_ln42_2161, i1 %or_ln42_2045

]]></Node>
<StgValue><ssdm name="xor_ln42_599"/></StgValue>
</operation>

<operation id="3736" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3580 %and_ln42_2162 = and i1 %xor_ln42_599, i1 %tmp_6360

]]></Node>
<StgValue><ssdm name="and_ln42_2162"/></StgValue>
</operation>

<operation id="3737" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3581 %select_ln42_478 = select i1 %and_ln42_2160, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_478"/></StgValue>
</operation>

<operation id="3738" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3582 %or_ln42_2047 = or i1 %and_ln42_2160, i1 %and_ln42_2162

]]></Node>
<StgValue><ssdm name="or_ln42_2047"/></StgValue>
</operation>

<operation id="3739" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3583 %mult_1556 = select i1 %or_ln42_2047, i16 %select_ln42_478, i16 %add_ln42_119

]]></Node>
<StgValue><ssdm name="mult_1556"/></StgValue>
</operation>

<operation id="3740" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3584 %mul_ln73_1554 = mul i31 %sext_ln70_18, i31 12861

]]></Node>
<StgValue><ssdm name="mul_ln73_1554"/></StgValue>
</operation>

<operation id="3741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3585 %tmp_6365 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1554, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6365"/></StgValue>
</operation>

<operation id="3742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3586 %trunc_ln42_1683 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1554, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1683"/></StgValue>
</operation>

<operation id="3743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3587 %tmp_6366 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1554, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6366"/></StgValue>
</operation>

<operation id="3744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3588 %tmp_6367 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1554, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6367"/></StgValue>
</operation>

<operation id="3745" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3589 %trunc_ln42_2612 = trunc i31 %mul_ln73_1554

]]></Node>
<StgValue><ssdm name="trunc_ln42_2612"/></StgValue>
</operation>

<operation id="3746" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3590 %icmp_ln42_1683 = icmp_ne  i14 %trunc_ln42_2612, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1683"/></StgValue>
</operation>

<operation id="3747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3591 %tmp_6368 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1554, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6368"/></StgValue>
</operation>

<operation id="3748" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3592 %or_ln42_2048 = or i1 %tmp_6366, i1 %icmp_ln42_1683

]]></Node>
<StgValue><ssdm name="or_ln42_2048"/></StgValue>
</operation>

<operation id="3749" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3593 %and_ln42_2163 = and i1 %or_ln42_2048, i1 %tmp_6367

]]></Node>
<StgValue><ssdm name="and_ln42_2163"/></StgValue>
</operation>

<operation id="3750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3594 %zext_ln42_1674 = zext i1 %and_ln42_2163

]]></Node>
<StgValue><ssdm name="zext_ln42_1674"/></StgValue>
</operation>

<operation id="3751" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3595 %add_ln42_120 = add i16 %trunc_ln42_1683, i16 %zext_ln42_1674

]]></Node>
<StgValue><ssdm name="add_ln42_120"/></StgValue>
</operation>

<operation id="3752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3596 %tmp_6369 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_120, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6369"/></StgValue>
</operation>

<operation id="3753" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3597 %xor_ln42_600 = xor i1 %tmp_6369, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_600"/></StgValue>
</operation>

<operation id="3754" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3598 %and_ln42_2164 = and i1 %tmp_6368, i1 %xor_ln42_600

]]></Node>
<StgValue><ssdm name="and_ln42_2164"/></StgValue>
</operation>

<operation id="3755" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3599 %xor_ln42_601 = xor i1 %tmp_6365, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_601"/></StgValue>
</operation>

<operation id="3756" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3600 %select_ln42_480 = select i1 %and_ln42_2164, i1 %tmp_6365, i1 %xor_ln42_601

]]></Node>
<StgValue><ssdm name="select_ln42_480"/></StgValue>
</operation>

<operation id="3757" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3601 %select_ln42_481 = select i1 %and_ln42_2164, i1 %xor_ln42_601, i1 %tmp_6365

]]></Node>
<StgValue><ssdm name="select_ln42_481"/></StgValue>
</operation>

<operation id="3758" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3602 %xor_ln42_602 = xor i1 %tmp_6368, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_602"/></StgValue>
</operation>

<operation id="3759" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3603 %or_ln42_2049 = or i1 %tmp_6369, i1 %xor_ln42_602

]]></Node>
<StgValue><ssdm name="or_ln42_2049"/></StgValue>
</operation>

<operation id="3760" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3604 %xor_ln42_603 = xor i1 %select_ln42_480, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_603"/></StgValue>
</operation>

<operation id="3761" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3605 %or_ln42_2050 = or i1 %tmp_6369, i1 %xor_ln42_603

]]></Node>
<StgValue><ssdm name="or_ln42_2050"/></StgValue>
</operation>

<operation id="3762" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3606 %and_ln42_2165 = and i1 %or_ln42_2050, i1 %xor_ln42_601

]]></Node>
<StgValue><ssdm name="and_ln42_2165"/></StgValue>
</operation>

<operation id="3763" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3607 %and_ln42_2166 = and i1 %tmp_6369, i1 %select_ln42_481

]]></Node>
<StgValue><ssdm name="and_ln42_2166"/></StgValue>
</operation>

<operation id="3764" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3608 %xor_ln42_604 = xor i1 %and_ln42_2166, i1 %or_ln42_2049

]]></Node>
<StgValue><ssdm name="xor_ln42_604"/></StgValue>
</operation>

<operation id="3765" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3609 %and_ln42_2167 = and i1 %xor_ln42_604, i1 %tmp_6365

]]></Node>
<StgValue><ssdm name="and_ln42_2167"/></StgValue>
</operation>

<operation id="3766" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3610 %select_ln42_482 = select i1 %and_ln42_2165, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_482"/></StgValue>
</operation>

<operation id="3767" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3611 %or_ln42_2051 = or i1 %and_ln42_2165, i1 %and_ln42_2167

]]></Node>
<StgValue><ssdm name="or_ln42_2051"/></StgValue>
</operation>

<operation id="3768" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3612 %mult_1557 = select i1 %or_ln42_2051, i16 %select_ln42_482, i16 %add_ln42_120

]]></Node>
<StgValue><ssdm name="mult_1557"/></StgValue>
</operation>

<operation id="3769" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3613 %mul_ln73_1555 = mul i32 %conv_i_i_9, i32 4294946958

]]></Node>
<StgValue><ssdm name="mul_ln73_1555"/></StgValue>
</operation>

<operation id="3770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3614 %tmp_6370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1555, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6370"/></StgValue>
</operation>

<operation id="3771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3615 %trunc_ln42_1684 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1555, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1684"/></StgValue>
</operation>

<operation id="3772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3616 %tmp_6371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1555, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6371"/></StgValue>
</operation>

<operation id="3773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3617 %tmp_6372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1555, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6372"/></StgValue>
</operation>

<operation id="3774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3618 %trunc_ln42_2613 = trunc i32 %mul_ln73_1555

]]></Node>
<StgValue><ssdm name="trunc_ln42_2613"/></StgValue>
</operation>

<operation id="3775" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3619 %icmp_ln42_1684 = icmp_ne  i14 %trunc_ln42_2613, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1684"/></StgValue>
</operation>

<operation id="3776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3620 %tmp_6373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1555, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6373"/></StgValue>
</operation>

<operation id="3777" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3621 %or_ln42_2052 = or i1 %tmp_6371, i1 %icmp_ln42_1684

]]></Node>
<StgValue><ssdm name="or_ln42_2052"/></StgValue>
</operation>

<operation id="3778" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3622 %and_ln42_2168 = and i1 %or_ln42_2052, i1 %tmp_6372

]]></Node>
<StgValue><ssdm name="and_ln42_2168"/></StgValue>
</operation>

<operation id="3779" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3623 %zext_ln42_1675 = zext i1 %and_ln42_2168

]]></Node>
<StgValue><ssdm name="zext_ln42_1675"/></StgValue>
</operation>

<operation id="3780" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3624 %add_ln42_121 = add i16 %trunc_ln42_1684, i16 %zext_ln42_1675

]]></Node>
<StgValue><ssdm name="add_ln42_121"/></StgValue>
</operation>

<operation id="3781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3625 %tmp_6374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_121, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6374"/></StgValue>
</operation>

<operation id="3782" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3626 %xor_ln42_605 = xor i1 %tmp_6374, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_605"/></StgValue>
</operation>

<operation id="3783" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3627 %and_ln42_2169 = and i1 %tmp_6373, i1 %xor_ln42_605

]]></Node>
<StgValue><ssdm name="and_ln42_2169"/></StgValue>
</operation>

<operation id="3784" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3628 %xor_ln42_606 = xor i1 %tmp_6370, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_606"/></StgValue>
</operation>

<operation id="3785" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3629 %select_ln42_484 = select i1 %and_ln42_2169, i1 %tmp_6370, i1 %xor_ln42_606

]]></Node>
<StgValue><ssdm name="select_ln42_484"/></StgValue>
</operation>

<operation id="3786" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3630 %select_ln42_485 = select i1 %and_ln42_2169, i1 %xor_ln42_606, i1 %tmp_6370

]]></Node>
<StgValue><ssdm name="select_ln42_485"/></StgValue>
</operation>

<operation id="3787" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3631 %xor_ln42_607 = xor i1 %tmp_6373, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_607"/></StgValue>
</operation>

<operation id="3788" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3632 %or_ln42_2053 = or i1 %tmp_6374, i1 %xor_ln42_607

]]></Node>
<StgValue><ssdm name="or_ln42_2053"/></StgValue>
</operation>

<operation id="3789" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3633 %xor_ln42_608 = xor i1 %select_ln42_484, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_608"/></StgValue>
</operation>

<operation id="3790" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3634 %or_ln42_2054 = or i1 %tmp_6374, i1 %xor_ln42_608

]]></Node>
<StgValue><ssdm name="or_ln42_2054"/></StgValue>
</operation>

<operation id="3791" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3635 %and_ln42_2170 = and i1 %or_ln42_2054, i1 %xor_ln42_606

]]></Node>
<StgValue><ssdm name="and_ln42_2170"/></StgValue>
</operation>

<operation id="3792" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3636 %and_ln42_2171 = and i1 %tmp_6374, i1 %select_ln42_485

]]></Node>
<StgValue><ssdm name="and_ln42_2171"/></StgValue>
</operation>

<operation id="3793" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3637 %xor_ln42_609 = xor i1 %and_ln42_2171, i1 %or_ln42_2053

]]></Node>
<StgValue><ssdm name="xor_ln42_609"/></StgValue>
</operation>

<operation id="3794" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3638 %and_ln42_2172 = and i1 %xor_ln42_609, i1 %tmp_6370

]]></Node>
<StgValue><ssdm name="and_ln42_2172"/></StgValue>
</operation>

<operation id="3795" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3639 %select_ln42_486 = select i1 %and_ln42_2170, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_486"/></StgValue>
</operation>

<operation id="3796" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3640 %or_ln42_2055 = or i1 %and_ln42_2170, i1 %and_ln42_2172

]]></Node>
<StgValue><ssdm name="or_ln42_2055"/></StgValue>
</operation>

<operation id="3797" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3641 %mult_1558 = select i1 %or_ln42_2055, i16 %select_ln42_486, i16 %add_ln42_121

]]></Node>
<StgValue><ssdm name="mult_1558"/></StgValue>
</operation>

<operation id="3798" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3642 %mul_ln73_1556 = mul i32 %conv_i_i_9, i32 21963

]]></Node>
<StgValue><ssdm name="mul_ln73_1556"/></StgValue>
</operation>

<operation id="3799" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3643 %tmp_6375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1556, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6375"/></StgValue>
</operation>

<operation id="3800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3644 %trunc_ln42_1685 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1556, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1685"/></StgValue>
</operation>

<operation id="3801" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3645 %tmp_6376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1556, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6376"/></StgValue>
</operation>

<operation id="3802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3646 %tmp_6377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1556, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6377"/></StgValue>
</operation>

<operation id="3803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3647 %trunc_ln42_2614 = trunc i32 %mul_ln73_1556

]]></Node>
<StgValue><ssdm name="trunc_ln42_2614"/></StgValue>
</operation>

<operation id="3804" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3648 %icmp_ln42_1685 = icmp_ne  i14 %trunc_ln42_2614, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1685"/></StgValue>
</operation>

<operation id="3805" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3649 %tmp_6378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1556, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6378"/></StgValue>
</operation>

<operation id="3806" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3650 %or_ln42_2056 = or i1 %tmp_6376, i1 %icmp_ln42_1685

]]></Node>
<StgValue><ssdm name="or_ln42_2056"/></StgValue>
</operation>

<operation id="3807" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3651 %and_ln42_2173 = and i1 %or_ln42_2056, i1 %tmp_6377

]]></Node>
<StgValue><ssdm name="and_ln42_2173"/></StgValue>
</operation>

<operation id="3808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3652 %zext_ln42_1676 = zext i1 %and_ln42_2173

]]></Node>
<StgValue><ssdm name="zext_ln42_1676"/></StgValue>
</operation>

<operation id="3809" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3653 %add_ln42_122 = add i16 %trunc_ln42_1685, i16 %zext_ln42_1676

]]></Node>
<StgValue><ssdm name="add_ln42_122"/></StgValue>
</operation>

<operation id="3810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3654 %tmp_6379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_122, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6379"/></StgValue>
</operation>

<operation id="3811" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3655 %xor_ln42_610 = xor i1 %tmp_6379, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_610"/></StgValue>
</operation>

<operation id="3812" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3656 %and_ln42_2174 = and i1 %tmp_6378, i1 %xor_ln42_610

]]></Node>
<StgValue><ssdm name="and_ln42_2174"/></StgValue>
</operation>

<operation id="3813" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3657 %xor_ln42_611 = xor i1 %tmp_6375, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_611"/></StgValue>
</operation>

<operation id="3814" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3658 %select_ln42_488 = select i1 %and_ln42_2174, i1 %tmp_6375, i1 %xor_ln42_611

]]></Node>
<StgValue><ssdm name="select_ln42_488"/></StgValue>
</operation>

<operation id="3815" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3659 %select_ln42_489 = select i1 %and_ln42_2174, i1 %xor_ln42_611, i1 %tmp_6375

]]></Node>
<StgValue><ssdm name="select_ln42_489"/></StgValue>
</operation>

<operation id="3816" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3660 %xor_ln42_612 = xor i1 %tmp_6378, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_612"/></StgValue>
</operation>

<operation id="3817" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3661 %or_ln42_2057 = or i1 %tmp_6379, i1 %xor_ln42_612

]]></Node>
<StgValue><ssdm name="or_ln42_2057"/></StgValue>
</operation>

<operation id="3818" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3662 %xor_ln42_613 = xor i1 %select_ln42_488, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_613"/></StgValue>
</operation>

<operation id="3819" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3663 %or_ln42_2058 = or i1 %tmp_6379, i1 %xor_ln42_613

]]></Node>
<StgValue><ssdm name="or_ln42_2058"/></StgValue>
</operation>

<operation id="3820" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3664 %and_ln42_2175 = and i1 %or_ln42_2058, i1 %xor_ln42_611

]]></Node>
<StgValue><ssdm name="and_ln42_2175"/></StgValue>
</operation>

<operation id="3821" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3665 %and_ln42_2176 = and i1 %tmp_6379, i1 %select_ln42_489

]]></Node>
<StgValue><ssdm name="and_ln42_2176"/></StgValue>
</operation>

<operation id="3822" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3666 %xor_ln42_614 = xor i1 %and_ln42_2176, i1 %or_ln42_2057

]]></Node>
<StgValue><ssdm name="xor_ln42_614"/></StgValue>
</operation>

<operation id="3823" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3667 %and_ln42_2177 = and i1 %xor_ln42_614, i1 %tmp_6375

]]></Node>
<StgValue><ssdm name="and_ln42_2177"/></StgValue>
</operation>

<operation id="3824" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3668 %select_ln42_490 = select i1 %and_ln42_2175, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_490"/></StgValue>
</operation>

<operation id="3825" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3669 %or_ln42_2059 = or i1 %and_ln42_2175, i1 %and_ln42_2177

]]></Node>
<StgValue><ssdm name="or_ln42_2059"/></StgValue>
</operation>

<operation id="3826" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3670 %mult_1559 = select i1 %or_ln42_2059, i16 %select_ln42_490, i16 %add_ln42_122

]]></Node>
<StgValue><ssdm name="mult_1559"/></StgValue>
</operation>

<operation id="3827" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3671 %mul_ln73_1557 = mul i31 %sext_ln70_18, i31 13862

]]></Node>
<StgValue><ssdm name="mul_ln73_1557"/></StgValue>
</operation>

<operation id="3828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3672 %tmp_6380 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1557, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6380"/></StgValue>
</operation>

<operation id="3829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3673 %trunc_ln42_1686 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1557, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1686"/></StgValue>
</operation>

<operation id="3830" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3674 %tmp_6381 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1557, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6381"/></StgValue>
</operation>

<operation id="3831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3675 %tmp_6382 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1557, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6382"/></StgValue>
</operation>

<operation id="3832" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3676 %trunc_ln42_2615 = trunc i31 %mul_ln73_1557

]]></Node>
<StgValue><ssdm name="trunc_ln42_2615"/></StgValue>
</operation>

<operation id="3833" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3677 %icmp_ln42_1686 = icmp_ne  i14 %trunc_ln42_2615, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1686"/></StgValue>
</operation>

<operation id="3834" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3678 %tmp_6383 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1557, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6383"/></StgValue>
</operation>

<operation id="3835" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3679 %or_ln42_2060 = or i1 %tmp_6381, i1 %icmp_ln42_1686

]]></Node>
<StgValue><ssdm name="or_ln42_2060"/></StgValue>
</operation>

<operation id="3836" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3680 %and_ln42_2178 = and i1 %or_ln42_2060, i1 %tmp_6382

]]></Node>
<StgValue><ssdm name="and_ln42_2178"/></StgValue>
</operation>

<operation id="3837" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3681 %zext_ln42_1677 = zext i1 %and_ln42_2178

]]></Node>
<StgValue><ssdm name="zext_ln42_1677"/></StgValue>
</operation>

<operation id="3838" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3682 %add_ln42_123 = add i16 %trunc_ln42_1686, i16 %zext_ln42_1677

]]></Node>
<StgValue><ssdm name="add_ln42_123"/></StgValue>
</operation>

<operation id="3839" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3683 %tmp_6384 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_123, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6384"/></StgValue>
</operation>

<operation id="3840" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3684 %xor_ln42_615 = xor i1 %tmp_6384, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_615"/></StgValue>
</operation>

<operation id="3841" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3685 %and_ln42_2179 = and i1 %tmp_6383, i1 %xor_ln42_615

]]></Node>
<StgValue><ssdm name="and_ln42_2179"/></StgValue>
</operation>

<operation id="3842" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3686 %xor_ln42_616 = xor i1 %tmp_6380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_616"/></StgValue>
</operation>

<operation id="3843" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3687 %select_ln42_492 = select i1 %and_ln42_2179, i1 %tmp_6380, i1 %xor_ln42_616

]]></Node>
<StgValue><ssdm name="select_ln42_492"/></StgValue>
</operation>

<operation id="3844" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3688 %select_ln42_493 = select i1 %and_ln42_2179, i1 %xor_ln42_616, i1 %tmp_6380

]]></Node>
<StgValue><ssdm name="select_ln42_493"/></StgValue>
</operation>

<operation id="3845" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3689 %xor_ln42_617 = xor i1 %tmp_6383, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_617"/></StgValue>
</operation>

<operation id="3846" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3690 %or_ln42_2061 = or i1 %tmp_6384, i1 %xor_ln42_617

]]></Node>
<StgValue><ssdm name="or_ln42_2061"/></StgValue>
</operation>

<operation id="3847" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3691 %xor_ln42_618 = xor i1 %select_ln42_492, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_618"/></StgValue>
</operation>

<operation id="3848" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3692 %or_ln42_2062 = or i1 %tmp_6384, i1 %xor_ln42_618

]]></Node>
<StgValue><ssdm name="or_ln42_2062"/></StgValue>
</operation>

<operation id="3849" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3693 %and_ln42_2180 = and i1 %or_ln42_2062, i1 %xor_ln42_616

]]></Node>
<StgValue><ssdm name="and_ln42_2180"/></StgValue>
</operation>

<operation id="3850" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3694 %and_ln42_2181 = and i1 %tmp_6384, i1 %select_ln42_493

]]></Node>
<StgValue><ssdm name="and_ln42_2181"/></StgValue>
</operation>

<operation id="3851" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3695 %xor_ln42_619 = xor i1 %and_ln42_2181, i1 %or_ln42_2061

]]></Node>
<StgValue><ssdm name="xor_ln42_619"/></StgValue>
</operation>

<operation id="3852" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3696 %and_ln42_2182 = and i1 %xor_ln42_619, i1 %tmp_6380

]]></Node>
<StgValue><ssdm name="and_ln42_2182"/></StgValue>
</operation>

<operation id="3853" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3697 %select_ln42_494 = select i1 %and_ln42_2180, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_494"/></StgValue>
</operation>

<operation id="3854" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3698 %or_ln42_2063 = or i1 %and_ln42_2180, i1 %and_ln42_2182

]]></Node>
<StgValue><ssdm name="or_ln42_2063"/></StgValue>
</operation>

<operation id="3855" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3699 %mult_1560 = select i1 %or_ln42_2063, i16 %select_ln42_494, i16 %add_ln42_123

]]></Node>
<StgValue><ssdm name="mult_1560"/></StgValue>
</operation>

<operation id="3856" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3700 %mul_ln73_1558 = mul i31 %sext_ln70_18, i31 2147469753

]]></Node>
<StgValue><ssdm name="mul_ln73_1558"/></StgValue>
</operation>

<operation id="3857" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3701 %tmp_6385 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1558, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6385"/></StgValue>
</operation>

<operation id="3858" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3702 %trunc_ln42_1687 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1558, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1687"/></StgValue>
</operation>

<operation id="3859" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3703 %tmp_6386 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1558, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6386"/></StgValue>
</operation>

<operation id="3860" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3704 %tmp_6387 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1558, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6387"/></StgValue>
</operation>

<operation id="3861" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3705 %trunc_ln42_2616 = trunc i31 %mul_ln73_1558

]]></Node>
<StgValue><ssdm name="trunc_ln42_2616"/></StgValue>
</operation>

<operation id="3862" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3706 %icmp_ln42_1687 = icmp_ne  i14 %trunc_ln42_2616, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1687"/></StgValue>
</operation>

<operation id="3863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3707 %tmp_6388 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1558, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6388"/></StgValue>
</operation>

<operation id="3864" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3708 %or_ln42_2064 = or i1 %tmp_6386, i1 %icmp_ln42_1687

]]></Node>
<StgValue><ssdm name="or_ln42_2064"/></StgValue>
</operation>

<operation id="3865" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3709 %and_ln42_2183 = and i1 %or_ln42_2064, i1 %tmp_6387

]]></Node>
<StgValue><ssdm name="and_ln42_2183"/></StgValue>
</operation>

<operation id="3866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3710 %zext_ln42_1678 = zext i1 %and_ln42_2183

]]></Node>
<StgValue><ssdm name="zext_ln42_1678"/></StgValue>
</operation>

<operation id="3867" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3711 %add_ln42_124 = add i16 %trunc_ln42_1687, i16 %zext_ln42_1678

]]></Node>
<StgValue><ssdm name="add_ln42_124"/></StgValue>
</operation>

<operation id="3868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3712 %tmp_6389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_124, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6389"/></StgValue>
</operation>

<operation id="3869" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3713 %xor_ln42_620 = xor i1 %tmp_6389, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_620"/></StgValue>
</operation>

<operation id="3870" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3714 %and_ln42_2184 = and i1 %tmp_6388, i1 %xor_ln42_620

]]></Node>
<StgValue><ssdm name="and_ln42_2184"/></StgValue>
</operation>

<operation id="3871" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3715 %xor_ln42_621 = xor i1 %tmp_6385, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_621"/></StgValue>
</operation>

<operation id="3872" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3716 %select_ln42_496 = select i1 %and_ln42_2184, i1 %tmp_6385, i1 %xor_ln42_621

]]></Node>
<StgValue><ssdm name="select_ln42_496"/></StgValue>
</operation>

<operation id="3873" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3717 %select_ln42_497 = select i1 %and_ln42_2184, i1 %xor_ln42_621, i1 %tmp_6385

]]></Node>
<StgValue><ssdm name="select_ln42_497"/></StgValue>
</operation>

<operation id="3874" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3718 %xor_ln42_622 = xor i1 %tmp_6388, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_622"/></StgValue>
</operation>

<operation id="3875" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3719 %or_ln42_2065 = or i1 %tmp_6389, i1 %xor_ln42_622

]]></Node>
<StgValue><ssdm name="or_ln42_2065"/></StgValue>
</operation>

<operation id="3876" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3720 %xor_ln42_623 = xor i1 %select_ln42_496, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_623"/></StgValue>
</operation>

<operation id="3877" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3721 %or_ln42_2066 = or i1 %tmp_6389, i1 %xor_ln42_623

]]></Node>
<StgValue><ssdm name="or_ln42_2066"/></StgValue>
</operation>

<operation id="3878" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3722 %and_ln42_2185 = and i1 %or_ln42_2066, i1 %xor_ln42_621

]]></Node>
<StgValue><ssdm name="and_ln42_2185"/></StgValue>
</operation>

<operation id="3879" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3723 %and_ln42_2186 = and i1 %tmp_6389, i1 %select_ln42_497

]]></Node>
<StgValue><ssdm name="and_ln42_2186"/></StgValue>
</operation>

<operation id="3880" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3724 %xor_ln42_624 = xor i1 %and_ln42_2186, i1 %or_ln42_2065

]]></Node>
<StgValue><ssdm name="xor_ln42_624"/></StgValue>
</operation>

<operation id="3881" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3725 %and_ln42_2187 = and i1 %xor_ln42_624, i1 %tmp_6385

]]></Node>
<StgValue><ssdm name="and_ln42_2187"/></StgValue>
</operation>

<operation id="3882" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3726 %select_ln42_498 = select i1 %and_ln42_2185, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_498"/></StgValue>
</operation>

<operation id="3883" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3727 %or_ln42_2067 = or i1 %and_ln42_2185, i1 %and_ln42_2187

]]></Node>
<StgValue><ssdm name="or_ln42_2067"/></StgValue>
</operation>

<operation id="3884" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3728 %mult_1561 = select i1 %or_ln42_2067, i16 %select_ln42_498, i16 %add_ln42_124

]]></Node>
<StgValue><ssdm name="mult_1561"/></StgValue>
</operation>

<operation id="3885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:3730 %conv_i_i_10 = sext i16 %a_10

]]></Node>
<StgValue><ssdm name="conv_i_i_10"/></StgValue>
</operation>

<operation id="3886" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3731 %sext_ln70_19 = sext i16 %a_10

]]></Node>
<StgValue><ssdm name="sext_ln70_19"/></StgValue>
</operation>

<operation id="3887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="26" op_0_bw="16">
<![CDATA[
entry_ifconv:3732 %sext_ln70_20 = sext i16 %a_10

]]></Node>
<StgValue><ssdm name="sext_ln70_20"/></StgValue>
</operation>

<operation id="3888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="29" op_0_bw="16">
<![CDATA[
entry_ifconv:3733 %sext_ln70_21 = sext i16 %a_10

]]></Node>
<StgValue><ssdm name="sext_ln70_21"/></StgValue>
</operation>

<operation id="3889" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3734 %mul_ln73_1559 = mul i32 %conv_i_i_10, i32 17377

]]></Node>
<StgValue><ssdm name="mul_ln73_1559"/></StgValue>
</operation>

<operation id="3890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3735 %tmp_6390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1559, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6390"/></StgValue>
</operation>

<operation id="3891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3736 %trunc_ln42_1688 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1559, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1688"/></StgValue>
</operation>

<operation id="3892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3737 %tmp_6391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1559, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6391"/></StgValue>
</operation>

<operation id="3893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3738 %tmp_6392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1559, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6392"/></StgValue>
</operation>

<operation id="3894" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3739 %trunc_ln42_2617 = trunc i32 %mul_ln73_1559

]]></Node>
<StgValue><ssdm name="trunc_ln42_2617"/></StgValue>
</operation>

<operation id="3895" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3740 %icmp_ln42_1688 = icmp_ne  i14 %trunc_ln42_2617, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1688"/></StgValue>
</operation>

<operation id="3896" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3741 %tmp_6393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1559, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6393"/></StgValue>
</operation>

<operation id="3897" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3742 %or_ln42_2068 = or i1 %tmp_6391, i1 %icmp_ln42_1688

]]></Node>
<StgValue><ssdm name="or_ln42_2068"/></StgValue>
</operation>

<operation id="3898" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3743 %and_ln42_2188 = and i1 %or_ln42_2068, i1 %tmp_6392

]]></Node>
<StgValue><ssdm name="and_ln42_2188"/></StgValue>
</operation>

<operation id="3899" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3744 %zext_ln42_1679 = zext i1 %and_ln42_2188

]]></Node>
<StgValue><ssdm name="zext_ln42_1679"/></StgValue>
</operation>

<operation id="3900" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3745 %add_ln42_125 = add i16 %trunc_ln42_1688, i16 %zext_ln42_1679

]]></Node>
<StgValue><ssdm name="add_ln42_125"/></StgValue>
</operation>

<operation id="3901" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3746 %tmp_6394 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_125, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6394"/></StgValue>
</operation>

<operation id="3902" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3747 %xor_ln42_625 = xor i1 %tmp_6394, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_625"/></StgValue>
</operation>

<operation id="3903" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3748 %and_ln42_2189 = and i1 %tmp_6393, i1 %xor_ln42_625

]]></Node>
<StgValue><ssdm name="and_ln42_2189"/></StgValue>
</operation>

<operation id="3904" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3749 %xor_ln42_626 = xor i1 %tmp_6390, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_626"/></StgValue>
</operation>

<operation id="3905" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3750 %select_ln42_500 = select i1 %and_ln42_2189, i1 %tmp_6390, i1 %xor_ln42_626

]]></Node>
<StgValue><ssdm name="select_ln42_500"/></StgValue>
</operation>

<operation id="3906" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3751 %select_ln42_501 = select i1 %and_ln42_2189, i1 %xor_ln42_626, i1 %tmp_6390

]]></Node>
<StgValue><ssdm name="select_ln42_501"/></StgValue>
</operation>

<operation id="3907" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3752 %xor_ln42_627 = xor i1 %tmp_6393, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_627"/></StgValue>
</operation>

<operation id="3908" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3753 %or_ln42_2069 = or i1 %tmp_6394, i1 %xor_ln42_627

]]></Node>
<StgValue><ssdm name="or_ln42_2069"/></StgValue>
</operation>

<operation id="3909" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3754 %xor_ln42_628 = xor i1 %select_ln42_500, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_628"/></StgValue>
</operation>

<operation id="3910" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3755 %or_ln42_2070 = or i1 %tmp_6394, i1 %xor_ln42_628

]]></Node>
<StgValue><ssdm name="or_ln42_2070"/></StgValue>
</operation>

<operation id="3911" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3756 %and_ln42_2190 = and i1 %or_ln42_2070, i1 %xor_ln42_626

]]></Node>
<StgValue><ssdm name="and_ln42_2190"/></StgValue>
</operation>

<operation id="3912" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3757 %and_ln42_2191 = and i1 %tmp_6394, i1 %select_ln42_501

]]></Node>
<StgValue><ssdm name="and_ln42_2191"/></StgValue>
</operation>

<operation id="3913" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3758 %xor_ln42_629 = xor i1 %and_ln42_2191, i1 %or_ln42_2069

]]></Node>
<StgValue><ssdm name="xor_ln42_629"/></StgValue>
</operation>

<operation id="3914" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3759 %and_ln42_2192 = and i1 %xor_ln42_629, i1 %tmp_6390

]]></Node>
<StgValue><ssdm name="and_ln42_2192"/></StgValue>
</operation>

<operation id="3915" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3760 %select_ln42_502 = select i1 %and_ln42_2190, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_502"/></StgValue>
</operation>

<operation id="3916" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3761 %or_ln42_2071 = or i1 %and_ln42_2190, i1 %and_ln42_2192

]]></Node>
<StgValue><ssdm name="or_ln42_2071"/></StgValue>
</operation>

<operation id="3917" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3762 %mult_1562 = select i1 %or_ln42_2071, i16 %select_ln42_502, i16 %add_ln42_125

]]></Node>
<StgValue><ssdm name="mult_1562"/></StgValue>
</operation>

<operation id="3918" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3763 %mul_ln73_1560 = mul i32 %conv_i_i_10, i32 19088

]]></Node>
<StgValue><ssdm name="mul_ln73_1560"/></StgValue>
</operation>

<operation id="3919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3764 %tmp_6395 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1560, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6395"/></StgValue>
</operation>

<operation id="3920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3765 %trunc_ln42_1689 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1560, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1689"/></StgValue>
</operation>

<operation id="3921" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3766 %tmp_6396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1560, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6396"/></StgValue>
</operation>

<operation id="3922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3767 %tmp_6397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1560, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6397"/></StgValue>
</operation>

<operation id="3923" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3768 %trunc_ln42_2618 = trunc i32 %mul_ln73_1560

]]></Node>
<StgValue><ssdm name="trunc_ln42_2618"/></StgValue>
</operation>

<operation id="3924" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3769 %icmp_ln42_1689 = icmp_ne  i14 %trunc_ln42_2618, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1689"/></StgValue>
</operation>

<operation id="3925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3770 %tmp_6398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1560, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6398"/></StgValue>
</operation>

<operation id="3926" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3771 %or_ln42_2072 = or i1 %tmp_6396, i1 %icmp_ln42_1689

]]></Node>
<StgValue><ssdm name="or_ln42_2072"/></StgValue>
</operation>

<operation id="3927" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3772 %and_ln42_2193 = and i1 %or_ln42_2072, i1 %tmp_6397

]]></Node>
<StgValue><ssdm name="and_ln42_2193"/></StgValue>
</operation>

<operation id="3928" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3773 %zext_ln42_1680 = zext i1 %and_ln42_2193

]]></Node>
<StgValue><ssdm name="zext_ln42_1680"/></StgValue>
</operation>

<operation id="3929" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3774 %add_ln42_126 = add i16 %trunc_ln42_1689, i16 %zext_ln42_1680

]]></Node>
<StgValue><ssdm name="add_ln42_126"/></StgValue>
</operation>

<operation id="3930" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3775 %tmp_6399 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_126, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6399"/></StgValue>
</operation>

<operation id="3931" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3776 %xor_ln42_630 = xor i1 %tmp_6399, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_630"/></StgValue>
</operation>

<operation id="3932" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3777 %and_ln42_2194 = and i1 %tmp_6398, i1 %xor_ln42_630

]]></Node>
<StgValue><ssdm name="and_ln42_2194"/></StgValue>
</operation>

<operation id="3933" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3778 %xor_ln42_631 = xor i1 %tmp_6395, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_631"/></StgValue>
</operation>

<operation id="3934" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3779 %select_ln42_504 = select i1 %and_ln42_2194, i1 %tmp_6395, i1 %xor_ln42_631

]]></Node>
<StgValue><ssdm name="select_ln42_504"/></StgValue>
</operation>

<operation id="3935" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3780 %select_ln42_505 = select i1 %and_ln42_2194, i1 %xor_ln42_631, i1 %tmp_6395

]]></Node>
<StgValue><ssdm name="select_ln42_505"/></StgValue>
</operation>

<operation id="3936" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3781 %xor_ln42_632 = xor i1 %tmp_6398, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_632"/></StgValue>
</operation>

<operation id="3937" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3782 %or_ln42_2073 = or i1 %tmp_6399, i1 %xor_ln42_632

]]></Node>
<StgValue><ssdm name="or_ln42_2073"/></StgValue>
</operation>

<operation id="3938" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3783 %xor_ln42_633 = xor i1 %select_ln42_504, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_633"/></StgValue>
</operation>

<operation id="3939" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3784 %or_ln42_2074 = or i1 %tmp_6399, i1 %xor_ln42_633

]]></Node>
<StgValue><ssdm name="or_ln42_2074"/></StgValue>
</operation>

<operation id="3940" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3785 %and_ln42_2195 = and i1 %or_ln42_2074, i1 %xor_ln42_631

]]></Node>
<StgValue><ssdm name="and_ln42_2195"/></StgValue>
</operation>

<operation id="3941" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3786 %and_ln42_2196 = and i1 %tmp_6399, i1 %select_ln42_505

]]></Node>
<StgValue><ssdm name="and_ln42_2196"/></StgValue>
</operation>

<operation id="3942" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3787 %xor_ln42_634 = xor i1 %and_ln42_2196, i1 %or_ln42_2073

]]></Node>
<StgValue><ssdm name="xor_ln42_634"/></StgValue>
</operation>

<operation id="3943" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3788 %and_ln42_2197 = and i1 %xor_ln42_634, i1 %tmp_6395

]]></Node>
<StgValue><ssdm name="and_ln42_2197"/></StgValue>
</operation>

<operation id="3944" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3789 %select_ln42_506 = select i1 %and_ln42_2195, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_506"/></StgValue>
</operation>

<operation id="3945" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3790 %or_ln42_2075 = or i1 %and_ln42_2195, i1 %and_ln42_2197

]]></Node>
<StgValue><ssdm name="or_ln42_2075"/></StgValue>
</operation>

<operation id="3946" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3791 %mult_1563 = select i1 %or_ln42_2075, i16 %select_ln42_506, i16 %add_ln42_126

]]></Node>
<StgValue><ssdm name="mult_1563"/></StgValue>
</operation>

<operation id="3947" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:3792 %mul_ln73_1561 = mul i29 %sext_ln70_21, i29 536866945

]]></Node>
<StgValue><ssdm name="mul_ln73_1561"/></StgValue>
</operation>

<operation id="3948" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:3793 %tmp_6400 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1561, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6400"/></StgValue>
</operation>

<operation id="3949" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3794 %trunc_ln42_2619 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1561, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_2619"/></StgValue>
</operation>

<operation id="3950" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:3795 %sext_ln42_782 = sext i14 %trunc_ln42_2619

]]></Node>
<StgValue><ssdm name="sext_ln42_782"/></StgValue>
</operation>

<operation id="3951" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:3796 %tmp_6401 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1561, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6401"/></StgValue>
</operation>

<operation id="3952" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:3797 %tmp_6402 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1561, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6402"/></StgValue>
</operation>

<operation id="3953" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="14" op_0_bw="29">
<![CDATA[
entry_ifconv:3798 %trunc_ln42_2620 = trunc i29 %mul_ln73_1561

]]></Node>
<StgValue><ssdm name="trunc_ln42_2620"/></StgValue>
</operation>

<operation id="3954" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3799 %icmp_ln42_1690 = icmp_ne  i14 %trunc_ln42_2620, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1690"/></StgValue>
</operation>

<operation id="3955" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:3800 %tmp_6403 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1561, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6403"/></StgValue>
</operation>

<operation id="3956" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3801 %or_ln42_2076 = or i1 %tmp_6401, i1 %icmp_ln42_1690

]]></Node>
<StgValue><ssdm name="or_ln42_2076"/></StgValue>
</operation>

<operation id="3957" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3802 %and_ln42_2198 = and i1 %or_ln42_2076, i1 %tmp_6402

]]></Node>
<StgValue><ssdm name="and_ln42_2198"/></StgValue>
</operation>

<operation id="3958" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:3803 %zext_ln42_1681 = zext i1 %and_ln42_2198

]]></Node>
<StgValue><ssdm name="zext_ln42_1681"/></StgValue>
</operation>

<operation id="3959" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:3804 %add_ln42_127 = add i15 %sext_ln42_782, i15 %zext_ln42_1681

]]></Node>
<StgValue><ssdm name="add_ln42_127"/></StgValue>
</operation>

<operation id="3960" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:3805 %sext_ln42_783 = sext i15 %add_ln42_127

]]></Node>
<StgValue><ssdm name="sext_ln42_783"/></StgValue>
</operation>

<operation id="3961" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:3806 %tmp_6404 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_127, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6404"/></StgValue>
</operation>

<operation id="3962" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3807 %xor_ln42_635 = xor i1 %tmp_6404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_635"/></StgValue>
</operation>

<operation id="3963" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3808 %and_ln42_2199 = and i1 %tmp_6403, i1 %xor_ln42_635

]]></Node>
<StgValue><ssdm name="and_ln42_2199"/></StgValue>
</operation>

<operation id="3964" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3809 %xor_ln42_636 = xor i1 %tmp_6400, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_636"/></StgValue>
</operation>

<operation id="3965" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3810 %select_ln42_508 = select i1 %and_ln42_2199, i1 %tmp_6400, i1 %xor_ln42_636

]]></Node>
<StgValue><ssdm name="select_ln42_508"/></StgValue>
</operation>

<operation id="3966" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3811 %select_ln42_509 = select i1 %and_ln42_2199, i1 %xor_ln42_636, i1 %tmp_6400

]]></Node>
<StgValue><ssdm name="select_ln42_509"/></StgValue>
</operation>

<operation id="3967" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3812 %xor_ln42_637 = xor i1 %tmp_6403, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_637"/></StgValue>
</operation>

<operation id="3968" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3813 %or_ln42_2077 = or i1 %tmp_6404, i1 %xor_ln42_637

]]></Node>
<StgValue><ssdm name="or_ln42_2077"/></StgValue>
</operation>

<operation id="3969" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3814 %xor_ln42_638 = xor i1 %select_ln42_508, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_638"/></StgValue>
</operation>

<operation id="3970" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3815 %or_ln42_2078 = or i1 %tmp_6404, i1 %xor_ln42_638

]]></Node>
<StgValue><ssdm name="or_ln42_2078"/></StgValue>
</operation>

<operation id="3971" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3816 %and_ln42_2200 = and i1 %or_ln42_2078, i1 %xor_ln42_636

]]></Node>
<StgValue><ssdm name="and_ln42_2200"/></StgValue>
</operation>

<operation id="3972" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3817 %and_ln42_2201 = and i1 %tmp_6404, i1 %select_ln42_509

]]></Node>
<StgValue><ssdm name="and_ln42_2201"/></StgValue>
</operation>

<operation id="3973" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3818 %xor_ln42_639 = xor i1 %and_ln42_2201, i1 %or_ln42_2077

]]></Node>
<StgValue><ssdm name="xor_ln42_639"/></StgValue>
</operation>

<operation id="3974" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3819 %and_ln42_2202 = and i1 %xor_ln42_639, i1 %tmp_6400

]]></Node>
<StgValue><ssdm name="and_ln42_2202"/></StgValue>
</operation>

<operation id="3975" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3820 %select_ln42_510 = select i1 %and_ln42_2200, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_510"/></StgValue>
</operation>

<operation id="3976" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3821 %or_ln42_2079 = or i1 %and_ln42_2200, i1 %and_ln42_2202

]]></Node>
<StgValue><ssdm name="or_ln42_2079"/></StgValue>
</operation>

<operation id="3977" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3822 %mult_1564 = select i1 %or_ln42_2079, i16 %select_ln42_510, i16 %sext_ln42_783

]]></Node>
<StgValue><ssdm name="mult_1564"/></StgValue>
</operation>

<operation id="3978" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:3823 %mul_ln73_1562 = mul i26 %sext_ln70_20, i26 407

]]></Node>
<StgValue><ssdm name="mul_ln73_1562"/></StgValue>
</operation>

<operation id="3979" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:3824 %tmp_6405 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1562, i32 25

]]></Node>
<StgValue><ssdm name="tmp_6405"/></StgValue>
</operation>

<operation id="3980" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3825 %trunc_ln42_2621 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln73_1562, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_2621"/></StgValue>
</operation>

<operation id="3981" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:3826 %sext_ln42_784 = sext i11 %trunc_ln42_2621

]]></Node>
<StgValue><ssdm name="sext_ln42_784"/></StgValue>
</operation>

<operation id="3982" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:3827 %tmp_6406 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1562, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6406"/></StgValue>
</operation>

<operation id="3983" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:3828 %tmp_6407 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1562, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6407"/></StgValue>
</operation>

<operation id="3984" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="14" op_0_bw="26">
<![CDATA[
entry_ifconv:3829 %trunc_ln42_2622 = trunc i26 %mul_ln73_1562

]]></Node>
<StgValue><ssdm name="trunc_ln42_2622"/></StgValue>
</operation>

<operation id="3985" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3830 %icmp_ln42_1691 = icmp_ne  i14 %trunc_ln42_2622, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1691"/></StgValue>
</operation>

<operation id="3986" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:3831 %tmp_6408 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1562, i32 25

]]></Node>
<StgValue><ssdm name="tmp_6408"/></StgValue>
</operation>

<operation id="3987" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3832 %or_ln42_2080 = or i1 %tmp_6406, i1 %icmp_ln42_1691

]]></Node>
<StgValue><ssdm name="or_ln42_2080"/></StgValue>
</operation>

<operation id="3988" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3833 %and_ln42_2203 = and i1 %or_ln42_2080, i1 %tmp_6407

]]></Node>
<StgValue><ssdm name="and_ln42_2203"/></StgValue>
</operation>

<operation id="3989" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="12" op_0_bw="1">
<![CDATA[
entry_ifconv:3834 %zext_ln42_1682 = zext i1 %and_ln42_2203

]]></Node>
<StgValue><ssdm name="zext_ln42_1682"/></StgValue>
</operation>

<operation id="3990" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:3835 %add_ln42_128 = add i12 %sext_ln42_784, i12 %zext_ln42_1682

]]></Node>
<StgValue><ssdm name="add_ln42_128"/></StgValue>
</operation>

<operation id="3991" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry_ifconv:3837 %tmp_6409 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln42_128, i32 11

]]></Node>
<StgValue><ssdm name="tmp_6409"/></StgValue>
</operation>

<operation id="3992" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:3855 %shl_ln73_42 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_959, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_42"/></StgValue>
</operation>

<operation id="3993" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3856 %sext_ln73_10 = sext i31 %shl_ln73_42

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="3994" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3857 %sub_ln73_60 = sub i32 %sext_ln73_10, i32 %conv_i_i_10

]]></Node>
<StgValue><ssdm name="sub_ln73_60"/></StgValue>
</operation>

<operation id="3995" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3858 %tmp_6410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_60, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6410"/></StgValue>
</operation>

<operation id="3996" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3859 %trunc_ln42_1692 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_60, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1692"/></StgValue>
</operation>

<operation id="3997" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3860 %tmp_6411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_60, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6411"/></StgValue>
</operation>

<operation id="3998" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3861 %tmp_6412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_60, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6412"/></StgValue>
</operation>

<operation id="3999" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3862 %trunc_ln42_2623 = trunc i32 %sub_ln73_60

]]></Node>
<StgValue><ssdm name="trunc_ln42_2623"/></StgValue>
</operation>

<operation id="4000" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3863 %icmp_ln42_1692 = icmp_ne  i14 %trunc_ln42_2623, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1692"/></StgValue>
</operation>

<operation id="4001" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3864 %tmp_6413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_60, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6413"/></StgValue>
</operation>

<operation id="4002" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3865 %or_ln42_2084 = or i1 %tmp_6411, i1 %icmp_ln42_1692

]]></Node>
<StgValue><ssdm name="or_ln42_2084"/></StgValue>
</operation>

<operation id="4003" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3866 %and_ln42_2208 = and i1 %or_ln42_2084, i1 %tmp_6412

]]></Node>
<StgValue><ssdm name="and_ln42_2208"/></StgValue>
</operation>

<operation id="4004" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3867 %zext_ln42_1683 = zext i1 %and_ln42_2208

]]></Node>
<StgValue><ssdm name="zext_ln42_1683"/></StgValue>
</operation>

<operation id="4005" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3868 %add_ln42_129 = add i16 %trunc_ln42_1692, i16 %zext_ln42_1683

]]></Node>
<StgValue><ssdm name="add_ln42_129"/></StgValue>
</operation>

<operation id="4006" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3869 %tmp_6414 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_129, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6414"/></StgValue>
</operation>

<operation id="4007" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3870 %xor_ln42_645 = xor i1 %tmp_6414, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_645"/></StgValue>
</operation>

<operation id="4008" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3871 %and_ln42_2209 = and i1 %tmp_6413, i1 %xor_ln42_645

]]></Node>
<StgValue><ssdm name="and_ln42_2209"/></StgValue>
</operation>

<operation id="4009" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3872 %xor_ln42_646 = xor i1 %tmp_6410, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_646"/></StgValue>
</operation>

<operation id="4010" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3873 %select_ln42_516 = select i1 %and_ln42_2209, i1 %tmp_6410, i1 %xor_ln42_646

]]></Node>
<StgValue><ssdm name="select_ln42_516"/></StgValue>
</operation>

<operation id="4011" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3874 %select_ln42_517 = select i1 %and_ln42_2209, i1 %xor_ln42_646, i1 %tmp_6410

]]></Node>
<StgValue><ssdm name="select_ln42_517"/></StgValue>
</operation>

<operation id="4012" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3875 %xor_ln42_647 = xor i1 %tmp_6413, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_647"/></StgValue>
</operation>

<operation id="4013" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3876 %or_ln42_2085 = or i1 %tmp_6414, i1 %xor_ln42_647

]]></Node>
<StgValue><ssdm name="or_ln42_2085"/></StgValue>
</operation>

<operation id="4014" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3877 %xor_ln42_648 = xor i1 %select_ln42_516, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_648"/></StgValue>
</operation>

<operation id="4015" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3878 %or_ln42_2086 = or i1 %tmp_6414, i1 %xor_ln42_648

]]></Node>
<StgValue><ssdm name="or_ln42_2086"/></StgValue>
</operation>

<operation id="4016" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3879 %and_ln42_2210 = and i1 %or_ln42_2086, i1 %xor_ln42_646

]]></Node>
<StgValue><ssdm name="and_ln42_2210"/></StgValue>
</operation>

<operation id="4017" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3880 %and_ln42_2211 = and i1 %tmp_6414, i1 %select_ln42_517

]]></Node>
<StgValue><ssdm name="and_ln42_2211"/></StgValue>
</operation>

<operation id="4018" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3881 %xor_ln42_649 = xor i1 %and_ln42_2211, i1 %or_ln42_2085

]]></Node>
<StgValue><ssdm name="xor_ln42_649"/></StgValue>
</operation>

<operation id="4019" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3882 %and_ln42_2212 = and i1 %xor_ln42_649, i1 %tmp_6410

]]></Node>
<StgValue><ssdm name="and_ln42_2212"/></StgValue>
</operation>

<operation id="4020" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3883 %select_ln42_518 = select i1 %and_ln42_2210, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_518"/></StgValue>
</operation>

<operation id="4021" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3884 %or_ln42_2087 = or i1 %and_ln42_2210, i1 %and_ln42_2212

]]></Node>
<StgValue><ssdm name="or_ln42_2087"/></StgValue>
</operation>

<operation id="4022" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3885 %mult_1566 = select i1 %or_ln42_2087, i16 %select_ln42_518, i16 %add_ln42_129

]]></Node>
<StgValue><ssdm name="mult_1566"/></StgValue>
</operation>

<operation id="4023" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3886 %mul_ln73_1563 = mul i32 %conv_i_i_10, i32 27605

]]></Node>
<StgValue><ssdm name="mul_ln73_1563"/></StgValue>
</operation>

<operation id="4024" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3887 %tmp_6415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1563, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6415"/></StgValue>
</operation>

<operation id="4025" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3888 %trunc_ln42_1693 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1563, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1693"/></StgValue>
</operation>

<operation id="4026" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3889 %tmp_6416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1563, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6416"/></StgValue>
</operation>

<operation id="4027" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3890 %tmp_6417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1563, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6417"/></StgValue>
</operation>

<operation id="4028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3891 %trunc_ln42_2624 = trunc i32 %mul_ln73_1563

]]></Node>
<StgValue><ssdm name="trunc_ln42_2624"/></StgValue>
</operation>

<operation id="4029" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3892 %icmp_ln42_1693 = icmp_ne  i14 %trunc_ln42_2624, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1693"/></StgValue>
</operation>

<operation id="4030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3893 %tmp_6418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1563, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6418"/></StgValue>
</operation>

<operation id="4031" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3894 %or_ln42_2088 = or i1 %tmp_6416, i1 %icmp_ln42_1693

]]></Node>
<StgValue><ssdm name="or_ln42_2088"/></StgValue>
</operation>

<operation id="4032" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3895 %and_ln42_2213 = and i1 %or_ln42_2088, i1 %tmp_6417

]]></Node>
<StgValue><ssdm name="and_ln42_2213"/></StgValue>
</operation>

<operation id="4033" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3896 %zext_ln42_1684 = zext i1 %and_ln42_2213

]]></Node>
<StgValue><ssdm name="zext_ln42_1684"/></StgValue>
</operation>

<operation id="4034" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3897 %add_ln42_130 = add i16 %trunc_ln42_1693, i16 %zext_ln42_1684

]]></Node>
<StgValue><ssdm name="add_ln42_130"/></StgValue>
</operation>

<operation id="4035" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3898 %tmp_6419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_130, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6419"/></StgValue>
</operation>

<operation id="4036" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3899 %xor_ln42_650 = xor i1 %tmp_6419, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_650"/></StgValue>
</operation>

<operation id="4037" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3900 %and_ln42_2214 = and i1 %tmp_6418, i1 %xor_ln42_650

]]></Node>
<StgValue><ssdm name="and_ln42_2214"/></StgValue>
</operation>

<operation id="4038" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3901 %xor_ln42_651 = xor i1 %tmp_6415, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_651"/></StgValue>
</operation>

<operation id="4039" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3902 %select_ln42_520 = select i1 %and_ln42_2214, i1 %tmp_6415, i1 %xor_ln42_651

]]></Node>
<StgValue><ssdm name="select_ln42_520"/></StgValue>
</operation>

<operation id="4040" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3903 %select_ln42_521 = select i1 %and_ln42_2214, i1 %xor_ln42_651, i1 %tmp_6415

]]></Node>
<StgValue><ssdm name="select_ln42_521"/></StgValue>
</operation>

<operation id="4041" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3904 %xor_ln42_652 = xor i1 %tmp_6418, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_652"/></StgValue>
</operation>

<operation id="4042" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3905 %or_ln42_2089 = or i1 %tmp_6419, i1 %xor_ln42_652

]]></Node>
<StgValue><ssdm name="or_ln42_2089"/></StgValue>
</operation>

<operation id="4043" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3906 %xor_ln42_653 = xor i1 %select_ln42_520, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_653"/></StgValue>
</operation>

<operation id="4044" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3907 %or_ln42_2090 = or i1 %tmp_6419, i1 %xor_ln42_653

]]></Node>
<StgValue><ssdm name="or_ln42_2090"/></StgValue>
</operation>

<operation id="4045" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3908 %and_ln42_2215 = and i1 %or_ln42_2090, i1 %xor_ln42_651

]]></Node>
<StgValue><ssdm name="and_ln42_2215"/></StgValue>
</operation>

<operation id="4046" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3909 %and_ln42_2216 = and i1 %tmp_6419, i1 %select_ln42_521

]]></Node>
<StgValue><ssdm name="and_ln42_2216"/></StgValue>
</operation>

<operation id="4047" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3910 %xor_ln42_654 = xor i1 %and_ln42_2216, i1 %or_ln42_2089

]]></Node>
<StgValue><ssdm name="xor_ln42_654"/></StgValue>
</operation>

<operation id="4048" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3911 %and_ln42_2217 = and i1 %xor_ln42_654, i1 %tmp_6415

]]></Node>
<StgValue><ssdm name="and_ln42_2217"/></StgValue>
</operation>

<operation id="4049" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3912 %select_ln42_522 = select i1 %and_ln42_2215, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_522"/></StgValue>
</operation>

<operation id="4050" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3913 %or_ln42_2091 = or i1 %and_ln42_2215, i1 %and_ln42_2217

]]></Node>
<StgValue><ssdm name="or_ln42_2091"/></StgValue>
</operation>

<operation id="4051" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3914 %mult_1567 = select i1 %or_ln42_2091, i16 %select_ln42_522, i16 %add_ln42_130

]]></Node>
<StgValue><ssdm name="mult_1567"/></StgValue>
</operation>

<operation id="4052" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3915 %mul_ln73_1564 = mul i32 %conv_i_i_10, i32 31119

]]></Node>
<StgValue><ssdm name="mul_ln73_1564"/></StgValue>
</operation>

<operation id="4053" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3916 %tmp_6420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1564, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6420"/></StgValue>
</operation>

<operation id="4054" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3917 %trunc_ln42_1694 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1564, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1694"/></StgValue>
</operation>

<operation id="4055" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3918 %tmp_6421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1564, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6421"/></StgValue>
</operation>

<operation id="4056" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3919 %tmp_6422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1564, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6422"/></StgValue>
</operation>

<operation id="4057" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3920 %trunc_ln42_2625 = trunc i32 %mul_ln73_1564

]]></Node>
<StgValue><ssdm name="trunc_ln42_2625"/></StgValue>
</operation>

<operation id="4058" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3921 %icmp_ln42_1694 = icmp_ne  i14 %trunc_ln42_2625, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1694"/></StgValue>
</operation>

<operation id="4059" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3922 %tmp_6423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1564, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6423"/></StgValue>
</operation>

<operation id="4060" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3923 %or_ln42_2092 = or i1 %tmp_6421, i1 %icmp_ln42_1694

]]></Node>
<StgValue><ssdm name="or_ln42_2092"/></StgValue>
</operation>

<operation id="4061" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3924 %and_ln42_2218 = and i1 %or_ln42_2092, i1 %tmp_6422

]]></Node>
<StgValue><ssdm name="and_ln42_2218"/></StgValue>
</operation>

<operation id="4062" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3925 %zext_ln42_1685 = zext i1 %and_ln42_2218

]]></Node>
<StgValue><ssdm name="zext_ln42_1685"/></StgValue>
</operation>

<operation id="4063" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3926 %add_ln42_131 = add i16 %trunc_ln42_1694, i16 %zext_ln42_1685

]]></Node>
<StgValue><ssdm name="add_ln42_131"/></StgValue>
</operation>

<operation id="4064" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3927 %tmp_6424 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_131, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6424"/></StgValue>
</operation>

<operation id="4065" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3928 %xor_ln42_655 = xor i1 %tmp_6424, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_655"/></StgValue>
</operation>

<operation id="4066" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3929 %and_ln42_2219 = and i1 %tmp_6423, i1 %xor_ln42_655

]]></Node>
<StgValue><ssdm name="and_ln42_2219"/></StgValue>
</operation>

<operation id="4067" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3930 %xor_ln42_656 = xor i1 %tmp_6420, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_656"/></StgValue>
</operation>

<operation id="4068" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3931 %select_ln42_524 = select i1 %and_ln42_2219, i1 %tmp_6420, i1 %xor_ln42_656

]]></Node>
<StgValue><ssdm name="select_ln42_524"/></StgValue>
</operation>

<operation id="4069" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3932 %select_ln42_525 = select i1 %and_ln42_2219, i1 %xor_ln42_656, i1 %tmp_6420

]]></Node>
<StgValue><ssdm name="select_ln42_525"/></StgValue>
</operation>

<operation id="4070" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3933 %xor_ln42_657 = xor i1 %tmp_6423, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_657"/></StgValue>
</operation>

<operation id="4071" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3934 %or_ln42_2093 = or i1 %tmp_6424, i1 %xor_ln42_657

]]></Node>
<StgValue><ssdm name="or_ln42_2093"/></StgValue>
</operation>

<operation id="4072" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3935 %xor_ln42_658 = xor i1 %select_ln42_524, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_658"/></StgValue>
</operation>

<operation id="4073" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3936 %or_ln42_2094 = or i1 %tmp_6424, i1 %xor_ln42_658

]]></Node>
<StgValue><ssdm name="or_ln42_2094"/></StgValue>
</operation>

<operation id="4074" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3937 %and_ln42_2220 = and i1 %or_ln42_2094, i1 %xor_ln42_656

]]></Node>
<StgValue><ssdm name="and_ln42_2220"/></StgValue>
</operation>

<operation id="4075" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3938 %and_ln42_2221 = and i1 %tmp_6424, i1 %select_ln42_525

]]></Node>
<StgValue><ssdm name="and_ln42_2221"/></StgValue>
</operation>

<operation id="4076" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3939 %xor_ln42_659 = xor i1 %and_ln42_2221, i1 %or_ln42_2093

]]></Node>
<StgValue><ssdm name="xor_ln42_659"/></StgValue>
</operation>

<operation id="4077" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3940 %and_ln42_2222 = and i1 %xor_ln42_659, i1 %tmp_6420

]]></Node>
<StgValue><ssdm name="and_ln42_2222"/></StgValue>
</operation>

<operation id="4078" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3941 %select_ln42_526 = select i1 %and_ln42_2220, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_526"/></StgValue>
</operation>

<operation id="4079" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3942 %or_ln42_2095 = or i1 %and_ln42_2220, i1 %and_ln42_2222

]]></Node>
<StgValue><ssdm name="or_ln42_2095"/></StgValue>
</operation>

<operation id="4080" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3943 %mult_1568 = select i1 %or_ln42_2095, i16 %select_ln42_526, i16 %add_ln42_131

]]></Node>
<StgValue><ssdm name="mult_1568"/></StgValue>
</operation>

<operation id="4081" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3944 %mul_ln73_1565 = mul i31 %sext_ln70_19, i31 2147474499

]]></Node>
<StgValue><ssdm name="mul_ln73_1565"/></StgValue>
</operation>

<operation id="4082" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3945 %tmp_6425 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1565, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6425"/></StgValue>
</operation>

<operation id="4083" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3946 %trunc_ln42_1695 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1565, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1695"/></StgValue>
</operation>

<operation id="4084" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3947 %tmp_6426 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1565, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6426"/></StgValue>
</operation>

<operation id="4085" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3948 %tmp_6427 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1565, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6427"/></StgValue>
</operation>

<operation id="4086" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:3949 %trunc_ln42_2626 = trunc i31 %mul_ln73_1565

]]></Node>
<StgValue><ssdm name="trunc_ln42_2626"/></StgValue>
</operation>

<operation id="4087" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3950 %icmp_ln42_1695 = icmp_ne  i14 %trunc_ln42_2626, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1695"/></StgValue>
</operation>

<operation id="4088" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3951 %tmp_6428 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1565, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6428"/></StgValue>
</operation>

<operation id="4089" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3952 %or_ln42_2096 = or i1 %tmp_6426, i1 %icmp_ln42_1695

]]></Node>
<StgValue><ssdm name="or_ln42_2096"/></StgValue>
</operation>

<operation id="4090" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3953 %and_ln42_2223 = and i1 %or_ln42_2096, i1 %tmp_6427

]]></Node>
<StgValue><ssdm name="and_ln42_2223"/></StgValue>
</operation>

<operation id="4091" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3954 %zext_ln42_1686 = zext i1 %and_ln42_2223

]]></Node>
<StgValue><ssdm name="zext_ln42_1686"/></StgValue>
</operation>

<operation id="4092" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3955 %add_ln42_132 = add i16 %trunc_ln42_1695, i16 %zext_ln42_1686

]]></Node>
<StgValue><ssdm name="add_ln42_132"/></StgValue>
</operation>

<operation id="4093" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3956 %tmp_6429 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_132, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6429"/></StgValue>
</operation>

<operation id="4094" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3957 %xor_ln42_660 = xor i1 %tmp_6429, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_660"/></StgValue>
</operation>

<operation id="4095" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3958 %and_ln42_2224 = and i1 %tmp_6428, i1 %xor_ln42_660

]]></Node>
<StgValue><ssdm name="and_ln42_2224"/></StgValue>
</operation>

<operation id="4096" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3959 %xor_ln42_661 = xor i1 %tmp_6425, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_661"/></StgValue>
</operation>

<operation id="4097" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3960 %select_ln42_528 = select i1 %and_ln42_2224, i1 %tmp_6425, i1 %xor_ln42_661

]]></Node>
<StgValue><ssdm name="select_ln42_528"/></StgValue>
</operation>

<operation id="4098" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3961 %select_ln42_529 = select i1 %and_ln42_2224, i1 %xor_ln42_661, i1 %tmp_6425

]]></Node>
<StgValue><ssdm name="select_ln42_529"/></StgValue>
</operation>

<operation id="4099" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3962 %xor_ln42_662 = xor i1 %tmp_6428, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_662"/></StgValue>
</operation>

<operation id="4100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3963 %or_ln42_2097 = or i1 %tmp_6429, i1 %xor_ln42_662

]]></Node>
<StgValue><ssdm name="or_ln42_2097"/></StgValue>
</operation>

<operation id="4101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3964 %xor_ln42_663 = xor i1 %select_ln42_528, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_663"/></StgValue>
</operation>

<operation id="4102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3965 %or_ln42_2098 = or i1 %tmp_6429, i1 %xor_ln42_663

]]></Node>
<StgValue><ssdm name="or_ln42_2098"/></StgValue>
</operation>

<operation id="4103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3966 %and_ln42_2225 = and i1 %or_ln42_2098, i1 %xor_ln42_661

]]></Node>
<StgValue><ssdm name="and_ln42_2225"/></StgValue>
</operation>

<operation id="4104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3967 %and_ln42_2226 = and i1 %tmp_6429, i1 %select_ln42_529

]]></Node>
<StgValue><ssdm name="and_ln42_2226"/></StgValue>
</operation>

<operation id="4105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3968 %xor_ln42_664 = xor i1 %and_ln42_2226, i1 %or_ln42_2097

]]></Node>
<StgValue><ssdm name="xor_ln42_664"/></StgValue>
</operation>

<operation id="4106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3969 %and_ln42_2227 = and i1 %xor_ln42_664, i1 %tmp_6425

]]></Node>
<StgValue><ssdm name="and_ln42_2227"/></StgValue>
</operation>

<operation id="4107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3970 %select_ln42_530 = select i1 %and_ln42_2225, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_530"/></StgValue>
</operation>

<operation id="4108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3971 %or_ln42_2099 = or i1 %and_ln42_2225, i1 %and_ln42_2227

]]></Node>
<StgValue><ssdm name="or_ln42_2099"/></StgValue>
</operation>

<operation id="4109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3972 %mult_1569 = select i1 %or_ln42_2099, i16 %select_ln42_530, i16 %add_ln42_132

]]></Node>
<StgValue><ssdm name="mult_1569"/></StgValue>
</operation>

<operation id="4110" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3975 %mul_ln73_1566 = mul i32 %conv_i_i_11, i32 4294935466

]]></Node>
<StgValue><ssdm name="mul_ln73_1566"/></StgValue>
</operation>

<operation id="4111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3976 %tmp_6430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1566, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6430"/></StgValue>
</operation>

<operation id="4112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3977 %trunc_ln42_1696 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1566, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1696"/></StgValue>
</operation>

<operation id="4113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3978 %tmp_6431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1566, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6431"/></StgValue>
</operation>

<operation id="4114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3979 %tmp_6432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1566, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6432"/></StgValue>
</operation>

<operation id="4115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:3980 %trunc_ln42_2627 = trunc i32 %mul_ln73_1566

]]></Node>
<StgValue><ssdm name="trunc_ln42_2627"/></StgValue>
</operation>

<operation id="4116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:3981 %icmp_ln42_1696 = icmp_ne  i14 %trunc_ln42_2627, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1696"/></StgValue>
</operation>

<operation id="4117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3982 %tmp_6433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1566, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6433"/></StgValue>
</operation>

<operation id="4118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3983 %or_ln42_2100 = or i1 %tmp_6431, i1 %icmp_ln42_1696

]]></Node>
<StgValue><ssdm name="or_ln42_2100"/></StgValue>
</operation>

<operation id="4119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3984 %and_ln42_2228 = and i1 %or_ln42_2100, i1 %tmp_6432

]]></Node>
<StgValue><ssdm name="and_ln42_2228"/></StgValue>
</operation>

<operation id="4120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3985 %zext_ln42_1687 = zext i1 %and_ln42_2228

]]></Node>
<StgValue><ssdm name="zext_ln42_1687"/></StgValue>
</operation>

<operation id="4121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3986 %add_ln42_133 = add i16 %trunc_ln42_1696, i16 %zext_ln42_1687

]]></Node>
<StgValue><ssdm name="add_ln42_133"/></StgValue>
</operation>

<operation id="4122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3987 %tmp_6434 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_133, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6434"/></StgValue>
</operation>

<operation id="4123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3988 %xor_ln42_665 = xor i1 %tmp_6434, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_665"/></StgValue>
</operation>

<operation id="4124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3989 %and_ln42_2229 = and i1 %tmp_6433, i1 %xor_ln42_665

]]></Node>
<StgValue><ssdm name="and_ln42_2229"/></StgValue>
</operation>

<operation id="4125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3990 %xor_ln42_666 = xor i1 %tmp_6430, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_666"/></StgValue>
</operation>

<operation id="4126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3991 %select_ln42_532 = select i1 %and_ln42_2229, i1 %tmp_6430, i1 %xor_ln42_666

]]></Node>
<StgValue><ssdm name="select_ln42_532"/></StgValue>
</operation>

<operation id="4127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3992 %select_ln42_533 = select i1 %and_ln42_2229, i1 %xor_ln42_666, i1 %tmp_6430

]]></Node>
<StgValue><ssdm name="select_ln42_533"/></StgValue>
</operation>

<operation id="4128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3993 %xor_ln42_667 = xor i1 %tmp_6433, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_667"/></StgValue>
</operation>

<operation id="4129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3994 %or_ln42_2101 = or i1 %tmp_6434, i1 %xor_ln42_667

]]></Node>
<StgValue><ssdm name="or_ln42_2101"/></StgValue>
</operation>

<operation id="4130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3995 %xor_ln42_668 = xor i1 %select_ln42_532, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_668"/></StgValue>
</operation>

<operation id="4131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3996 %or_ln42_2102 = or i1 %tmp_6434, i1 %xor_ln42_668

]]></Node>
<StgValue><ssdm name="or_ln42_2102"/></StgValue>
</operation>

<operation id="4132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3997 %and_ln42_2230 = and i1 %or_ln42_2102, i1 %xor_ln42_666

]]></Node>
<StgValue><ssdm name="and_ln42_2230"/></StgValue>
</operation>

<operation id="4133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3998 %and_ln42_2231 = and i1 %tmp_6434, i1 %select_ln42_533

]]></Node>
<StgValue><ssdm name="and_ln42_2231"/></StgValue>
</operation>

<operation id="4134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3999 %xor_ln42_669 = xor i1 %and_ln42_2231, i1 %or_ln42_2101

]]></Node>
<StgValue><ssdm name="xor_ln42_669"/></StgValue>
</operation>

<operation id="4135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4000 %and_ln42_2232 = and i1 %xor_ln42_669, i1 %tmp_6430

]]></Node>
<StgValue><ssdm name="and_ln42_2232"/></StgValue>
</operation>

<operation id="4136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4001 %select_ln42_534 = select i1 %and_ln42_2230, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_534"/></StgValue>
</operation>

<operation id="4137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4002 %or_ln42_2103 = or i1 %and_ln42_2230, i1 %and_ln42_2232

]]></Node>
<StgValue><ssdm name="or_ln42_2103"/></StgValue>
</operation>

<operation id="4138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4003 %mult_1570 = select i1 %or_ln42_2103, i16 %select_ln42_534, i16 %add_ln42_133

]]></Node>
<StgValue><ssdm name="mult_1570"/></StgValue>
</operation>

<operation id="4139" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4004 %mul_ln73_1567 = mul i32 %conv_i_i_11, i32 18247

]]></Node>
<StgValue><ssdm name="mul_ln73_1567"/></StgValue>
</operation>

<operation id="4140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4005 %tmp_6435 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1567, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6435"/></StgValue>
</operation>

<operation id="4141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4006 %trunc_ln42_1697 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1567, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1697"/></StgValue>
</operation>

<operation id="4142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4007 %tmp_6436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1567, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6436"/></StgValue>
</operation>

<operation id="4143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4008 %tmp_6437 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1567, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6437"/></StgValue>
</operation>

<operation id="4144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4009 %trunc_ln42_2628 = trunc i32 %mul_ln73_1567

]]></Node>
<StgValue><ssdm name="trunc_ln42_2628"/></StgValue>
</operation>

<operation id="4145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4010 %icmp_ln42_1697 = icmp_ne  i14 %trunc_ln42_2628, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1697"/></StgValue>
</operation>

<operation id="4146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4011 %tmp_6438 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1567, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6438"/></StgValue>
</operation>

<operation id="4147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4012 %or_ln42_2104 = or i1 %tmp_6436, i1 %icmp_ln42_1697

]]></Node>
<StgValue><ssdm name="or_ln42_2104"/></StgValue>
</operation>

<operation id="4148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4013 %and_ln42_2233 = and i1 %or_ln42_2104, i1 %tmp_6437

]]></Node>
<StgValue><ssdm name="and_ln42_2233"/></StgValue>
</operation>

<operation id="4149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4014 %zext_ln42_1688 = zext i1 %and_ln42_2233

]]></Node>
<StgValue><ssdm name="zext_ln42_1688"/></StgValue>
</operation>

<operation id="4150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4015 %add_ln42_134 = add i16 %trunc_ln42_1697, i16 %zext_ln42_1688

]]></Node>
<StgValue><ssdm name="add_ln42_134"/></StgValue>
</operation>

<operation id="4151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4016 %tmp_6439 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_134, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6439"/></StgValue>
</operation>

<operation id="4152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4017 %xor_ln42_670 = xor i1 %tmp_6439, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_670"/></StgValue>
</operation>

<operation id="4153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4018 %and_ln42_2234 = and i1 %tmp_6438, i1 %xor_ln42_670

]]></Node>
<StgValue><ssdm name="and_ln42_2234"/></StgValue>
</operation>

<operation id="4154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4019 %xor_ln42_671 = xor i1 %tmp_6435, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_671"/></StgValue>
</operation>

<operation id="4155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4020 %select_ln42_536 = select i1 %and_ln42_2234, i1 %tmp_6435, i1 %xor_ln42_671

]]></Node>
<StgValue><ssdm name="select_ln42_536"/></StgValue>
</operation>

<operation id="4156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4021 %select_ln42_537 = select i1 %and_ln42_2234, i1 %xor_ln42_671, i1 %tmp_6435

]]></Node>
<StgValue><ssdm name="select_ln42_537"/></StgValue>
</operation>

<operation id="4157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4022 %xor_ln42_672 = xor i1 %tmp_6438, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_672"/></StgValue>
</operation>

<operation id="4158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4023 %or_ln42_2105 = or i1 %tmp_6439, i1 %xor_ln42_672

]]></Node>
<StgValue><ssdm name="or_ln42_2105"/></StgValue>
</operation>

<operation id="4159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4024 %xor_ln42_673 = xor i1 %select_ln42_536, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_673"/></StgValue>
</operation>

<operation id="4160" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4025 %or_ln42_2106 = or i1 %tmp_6439, i1 %xor_ln42_673

]]></Node>
<StgValue><ssdm name="or_ln42_2106"/></StgValue>
</operation>

<operation id="4161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4026 %and_ln42_2235 = and i1 %or_ln42_2106, i1 %xor_ln42_671

]]></Node>
<StgValue><ssdm name="and_ln42_2235"/></StgValue>
</operation>

<operation id="4162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4027 %and_ln42_2236 = and i1 %tmp_6439, i1 %select_ln42_537

]]></Node>
<StgValue><ssdm name="and_ln42_2236"/></StgValue>
</operation>

<operation id="4163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4028 %xor_ln42_674 = xor i1 %and_ln42_2236, i1 %or_ln42_2105

]]></Node>
<StgValue><ssdm name="xor_ln42_674"/></StgValue>
</operation>

<operation id="4164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4029 %and_ln42_2237 = and i1 %xor_ln42_674, i1 %tmp_6435

]]></Node>
<StgValue><ssdm name="and_ln42_2237"/></StgValue>
</operation>

<operation id="4165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4030 %select_ln42_538 = select i1 %and_ln42_2235, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_538"/></StgValue>
</operation>

<operation id="4166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4031 %or_ln42_2107 = or i1 %and_ln42_2235, i1 %and_ln42_2237

]]></Node>
<StgValue><ssdm name="or_ln42_2107"/></StgValue>
</operation>

<operation id="4167" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4032 %mult_1571 = select i1 %or_ln42_2107, i16 %select_ln42_538, i16 %add_ln42_134

]]></Node>
<StgValue><ssdm name="mult_1571"/></StgValue>
</operation>

<operation id="4168" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4033 %mul_ln73_1568 = mul i32 %conv_i_i_11, i32 22202

]]></Node>
<StgValue><ssdm name="mul_ln73_1568"/></StgValue>
</operation>

<operation id="4169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4034 %tmp_6440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1568, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6440"/></StgValue>
</operation>

<operation id="4170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4035 %trunc_ln42_1698 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1568, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1698"/></StgValue>
</operation>

<operation id="4171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4036 %tmp_6441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1568, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6441"/></StgValue>
</operation>

<operation id="4172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4037 %tmp_6442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1568, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6442"/></StgValue>
</operation>

<operation id="4173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4038 %trunc_ln42_2629 = trunc i32 %mul_ln73_1568

]]></Node>
<StgValue><ssdm name="trunc_ln42_2629"/></StgValue>
</operation>

<operation id="4174" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4039 %icmp_ln42_1698 = icmp_ne  i14 %trunc_ln42_2629, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1698"/></StgValue>
</operation>

<operation id="4175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4040 %tmp_6443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1568, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6443"/></StgValue>
</operation>

<operation id="4176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4041 %or_ln42_2108 = or i1 %tmp_6441, i1 %icmp_ln42_1698

]]></Node>
<StgValue><ssdm name="or_ln42_2108"/></StgValue>
</operation>

<operation id="4177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4042 %and_ln42_2238 = and i1 %or_ln42_2108, i1 %tmp_6442

]]></Node>
<StgValue><ssdm name="and_ln42_2238"/></StgValue>
</operation>

<operation id="4178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4043 %zext_ln42_1689 = zext i1 %and_ln42_2238

]]></Node>
<StgValue><ssdm name="zext_ln42_1689"/></StgValue>
</operation>

<operation id="4179" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4044 %add_ln42_135 = add i16 %trunc_ln42_1698, i16 %zext_ln42_1689

]]></Node>
<StgValue><ssdm name="add_ln42_135"/></StgValue>
</operation>

<operation id="4180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4045 %tmp_6444 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_135, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6444"/></StgValue>
</operation>

<operation id="4181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4046 %xor_ln42_675 = xor i1 %tmp_6444, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_675"/></StgValue>
</operation>

<operation id="4182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4047 %and_ln42_2239 = and i1 %tmp_6443, i1 %xor_ln42_675

]]></Node>
<StgValue><ssdm name="and_ln42_2239"/></StgValue>
</operation>

<operation id="4183" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4048 %xor_ln42_676 = xor i1 %tmp_6440, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_676"/></StgValue>
</operation>

<operation id="4184" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4049 %select_ln42_540 = select i1 %and_ln42_2239, i1 %tmp_6440, i1 %xor_ln42_676

]]></Node>
<StgValue><ssdm name="select_ln42_540"/></StgValue>
</operation>

<operation id="4185" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4050 %select_ln42_541 = select i1 %and_ln42_2239, i1 %xor_ln42_676, i1 %tmp_6440

]]></Node>
<StgValue><ssdm name="select_ln42_541"/></StgValue>
</operation>

<operation id="4186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4051 %xor_ln42_677 = xor i1 %tmp_6443, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_677"/></StgValue>
</operation>

<operation id="4187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4052 %or_ln42_2109 = or i1 %tmp_6444, i1 %xor_ln42_677

]]></Node>
<StgValue><ssdm name="or_ln42_2109"/></StgValue>
</operation>

<operation id="4188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4053 %xor_ln42_678 = xor i1 %select_ln42_540, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_678"/></StgValue>
</operation>

<operation id="4189" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4054 %or_ln42_2110 = or i1 %tmp_6444, i1 %xor_ln42_678

]]></Node>
<StgValue><ssdm name="or_ln42_2110"/></StgValue>
</operation>

<operation id="4190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4055 %and_ln42_2240 = and i1 %or_ln42_2110, i1 %xor_ln42_676

]]></Node>
<StgValue><ssdm name="and_ln42_2240"/></StgValue>
</operation>

<operation id="4191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4056 %and_ln42_2241 = and i1 %tmp_6444, i1 %select_ln42_541

]]></Node>
<StgValue><ssdm name="and_ln42_2241"/></StgValue>
</operation>

<operation id="4192" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4057 %xor_ln42_679 = xor i1 %and_ln42_2241, i1 %or_ln42_2109

]]></Node>
<StgValue><ssdm name="xor_ln42_679"/></StgValue>
</operation>

<operation id="4193" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4058 %and_ln42_2242 = and i1 %xor_ln42_679, i1 %tmp_6440

]]></Node>
<StgValue><ssdm name="and_ln42_2242"/></StgValue>
</operation>

<operation id="4194" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4059 %select_ln42_542 = select i1 %and_ln42_2240, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_542"/></StgValue>
</operation>

<operation id="4195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4060 %or_ln42_2111 = or i1 %and_ln42_2240, i1 %and_ln42_2242

]]></Node>
<StgValue><ssdm name="or_ln42_2111"/></StgValue>
</operation>

<operation id="4196" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4061 %mult_1572 = select i1 %or_ln42_2111, i16 %select_ln42_542, i16 %add_ln42_135

]]></Node>
<StgValue><ssdm name="mult_1572"/></StgValue>
</operation>

<operation id="4197" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4062 %mul_ln73_1569 = mul i32 %conv_i_i_11, i32 4294947026

]]></Node>
<StgValue><ssdm name="mul_ln73_1569"/></StgValue>
</operation>

<operation id="4198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4063 %tmp_6445 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1569, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6445"/></StgValue>
</operation>

<operation id="4199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4064 %trunc_ln42_1699 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1569, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1699"/></StgValue>
</operation>

<operation id="4200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4065 %tmp_6446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1569, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6446"/></StgValue>
</operation>

<operation id="4201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4066 %tmp_6447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1569, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6447"/></StgValue>
</operation>

<operation id="4202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4067 %trunc_ln42_2630 = trunc i32 %mul_ln73_1569

]]></Node>
<StgValue><ssdm name="trunc_ln42_2630"/></StgValue>
</operation>

<operation id="4203" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4068 %icmp_ln42_1699 = icmp_ne  i14 %trunc_ln42_2630, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1699"/></StgValue>
</operation>

<operation id="4204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4069 %tmp_6448 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1569, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6448"/></StgValue>
</operation>

<operation id="4205" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4070 %or_ln42_2112 = or i1 %tmp_6446, i1 %icmp_ln42_1699

]]></Node>
<StgValue><ssdm name="or_ln42_2112"/></StgValue>
</operation>

<operation id="4206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4071 %and_ln42_2243 = and i1 %or_ln42_2112, i1 %tmp_6447

]]></Node>
<StgValue><ssdm name="and_ln42_2243"/></StgValue>
</operation>

<operation id="4207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4072 %zext_ln42_1690 = zext i1 %and_ln42_2243

]]></Node>
<StgValue><ssdm name="zext_ln42_1690"/></StgValue>
</operation>

<operation id="4208" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4073 %add_ln42_136 = add i16 %trunc_ln42_1699, i16 %zext_ln42_1690

]]></Node>
<StgValue><ssdm name="add_ln42_136"/></StgValue>
</operation>

<operation id="4209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4074 %tmp_6449 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_136, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6449"/></StgValue>
</operation>

<operation id="4210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4075 %xor_ln42_680 = xor i1 %tmp_6449, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_680"/></StgValue>
</operation>

<operation id="4211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4076 %and_ln42_2244 = and i1 %tmp_6448, i1 %xor_ln42_680

]]></Node>
<StgValue><ssdm name="and_ln42_2244"/></StgValue>
</operation>

<operation id="4212" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4077 %xor_ln42_681 = xor i1 %tmp_6445, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_681"/></StgValue>
</operation>

<operation id="4213" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4078 %select_ln42_544 = select i1 %and_ln42_2244, i1 %tmp_6445, i1 %xor_ln42_681

]]></Node>
<StgValue><ssdm name="select_ln42_544"/></StgValue>
</operation>

<operation id="4214" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4079 %select_ln42_545 = select i1 %and_ln42_2244, i1 %xor_ln42_681, i1 %tmp_6445

]]></Node>
<StgValue><ssdm name="select_ln42_545"/></StgValue>
</operation>

<operation id="4215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4080 %xor_ln42_682 = xor i1 %tmp_6448, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_682"/></StgValue>
</operation>

<operation id="4216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4081 %or_ln42_2113 = or i1 %tmp_6449, i1 %xor_ln42_682

]]></Node>
<StgValue><ssdm name="or_ln42_2113"/></StgValue>
</operation>

<operation id="4217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4082 %xor_ln42_683 = xor i1 %select_ln42_544, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_683"/></StgValue>
</operation>

<operation id="4218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4083 %or_ln42_2114 = or i1 %tmp_6449, i1 %xor_ln42_683

]]></Node>
<StgValue><ssdm name="or_ln42_2114"/></StgValue>
</operation>

<operation id="4219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4084 %and_ln42_2245 = and i1 %or_ln42_2114, i1 %xor_ln42_681

]]></Node>
<StgValue><ssdm name="and_ln42_2245"/></StgValue>
</operation>

<operation id="4220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4085 %and_ln42_2246 = and i1 %tmp_6449, i1 %select_ln42_545

]]></Node>
<StgValue><ssdm name="and_ln42_2246"/></StgValue>
</operation>

<operation id="4221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4086 %xor_ln42_684 = xor i1 %and_ln42_2246, i1 %or_ln42_2113

]]></Node>
<StgValue><ssdm name="xor_ln42_684"/></StgValue>
</operation>

<operation id="4222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4087 %and_ln42_2247 = and i1 %xor_ln42_684, i1 %tmp_6445

]]></Node>
<StgValue><ssdm name="and_ln42_2247"/></StgValue>
</operation>

<operation id="4223" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4088 %select_ln42_546 = select i1 %and_ln42_2245, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_546"/></StgValue>
</operation>

<operation id="4224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4089 %or_ln42_2115 = or i1 %and_ln42_2245, i1 %and_ln42_2247

]]></Node>
<StgValue><ssdm name="or_ln42_2115"/></StgValue>
</operation>

<operation id="4225" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4090 %mult_1573 = select i1 %or_ln42_2115, i16 %select_ln42_546, i16 %add_ln42_136

]]></Node>
<StgValue><ssdm name="mult_1573"/></StgValue>
</operation>

<operation id="4226" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4157 %mul_ln73_1571 = mul i32 %conv_i_i_12, i32 24618

]]></Node>
<StgValue><ssdm name="mul_ln73_1571"/></StgValue>
</operation>

<operation id="4227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4158 %tmp_6460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1571, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6460"/></StgValue>
</operation>

<operation id="4228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4159 %trunc_ln42_1702 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1571, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1702"/></StgValue>
</operation>

<operation id="4229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4160 %tmp_6461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1571, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6461"/></StgValue>
</operation>

<operation id="4230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4161 %tmp_6462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1571, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6462"/></StgValue>
</operation>

<operation id="4231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4162 %trunc_ln42_2633 = trunc i32 %mul_ln73_1571

]]></Node>
<StgValue><ssdm name="trunc_ln42_2633"/></StgValue>
</operation>

<operation id="4232" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4163 %icmp_ln42_1702 = icmp_ne  i14 %trunc_ln42_2633, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1702"/></StgValue>
</operation>

<operation id="4233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4164 %tmp_6463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1571, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6463"/></StgValue>
</operation>

<operation id="4234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4165 %or_ln42_2124 = or i1 %tmp_6461, i1 %icmp_ln42_1702

]]></Node>
<StgValue><ssdm name="or_ln42_2124"/></StgValue>
</operation>

<operation id="4235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4166 %and_ln42_2258 = and i1 %or_ln42_2124, i1 %tmp_6462

]]></Node>
<StgValue><ssdm name="and_ln42_2258"/></StgValue>
</operation>

<operation id="4236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4167 %zext_ln42_1693 = zext i1 %and_ln42_2258

]]></Node>
<StgValue><ssdm name="zext_ln42_1693"/></StgValue>
</operation>

<operation id="4237" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4168 %add_ln42_139 = add i16 %trunc_ln42_1702, i16 %zext_ln42_1693

]]></Node>
<StgValue><ssdm name="add_ln42_139"/></StgValue>
</operation>

<operation id="4238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4169 %tmp_6464 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_139, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6464"/></StgValue>
</operation>

<operation id="4239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4170 %xor_ln42_695 = xor i1 %tmp_6464, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_695"/></StgValue>
</operation>

<operation id="4240" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4171 %and_ln42_2259 = and i1 %tmp_6463, i1 %xor_ln42_695

]]></Node>
<StgValue><ssdm name="and_ln42_2259"/></StgValue>
</operation>

<operation id="4241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4172 %xor_ln42_696 = xor i1 %tmp_6460, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_696"/></StgValue>
</operation>

<operation id="4242" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4173 %select_ln42_556 = select i1 %and_ln42_2259, i1 %tmp_6460, i1 %xor_ln42_696

]]></Node>
<StgValue><ssdm name="select_ln42_556"/></StgValue>
</operation>

<operation id="4243" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4174 %select_ln42_557 = select i1 %and_ln42_2259, i1 %xor_ln42_696, i1 %tmp_6460

]]></Node>
<StgValue><ssdm name="select_ln42_557"/></StgValue>
</operation>

<operation id="4244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4175 %xor_ln42_697 = xor i1 %tmp_6463, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_697"/></StgValue>
</operation>

<operation id="4245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4176 %or_ln42_2125 = or i1 %tmp_6464, i1 %xor_ln42_697

]]></Node>
<StgValue><ssdm name="or_ln42_2125"/></StgValue>
</operation>

<operation id="4246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4177 %xor_ln42_698 = xor i1 %select_ln42_556, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_698"/></StgValue>
</operation>

<operation id="4247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4178 %or_ln42_2126 = or i1 %tmp_6464, i1 %xor_ln42_698

]]></Node>
<StgValue><ssdm name="or_ln42_2126"/></StgValue>
</operation>

<operation id="4248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4179 %and_ln42_2260 = and i1 %or_ln42_2126, i1 %xor_ln42_696

]]></Node>
<StgValue><ssdm name="and_ln42_2260"/></StgValue>
</operation>

<operation id="4249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4180 %and_ln42_2261 = and i1 %tmp_6464, i1 %select_ln42_557

]]></Node>
<StgValue><ssdm name="and_ln42_2261"/></StgValue>
</operation>

<operation id="4250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4181 %xor_ln42_699 = xor i1 %and_ln42_2261, i1 %or_ln42_2125

]]></Node>
<StgValue><ssdm name="xor_ln42_699"/></StgValue>
</operation>

<operation id="4251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4182 %and_ln42_2262 = and i1 %xor_ln42_699, i1 %tmp_6460

]]></Node>
<StgValue><ssdm name="and_ln42_2262"/></StgValue>
</operation>

<operation id="4252" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4183 %select_ln42_558 = select i1 %and_ln42_2260, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_558"/></StgValue>
</operation>

<operation id="4253" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4184 %or_ln42_2127 = or i1 %and_ln42_2260, i1 %and_ln42_2262

]]></Node>
<StgValue><ssdm name="or_ln42_2127"/></StgValue>
</operation>

<operation id="4254" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4185 %mult_1576 = select i1 %or_ln42_2127, i16 %select_ln42_558, i16 %add_ln42_139

]]></Node>
<StgValue><ssdm name="mult_1576"/></StgValue>
</operation>

<operation id="4255" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4186 %mul_ln73_1572 = mul i32 %conv_i_i_12, i32 20222

]]></Node>
<StgValue><ssdm name="mul_ln73_1572"/></StgValue>
</operation>

<operation id="4256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4187 %tmp_6465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1572, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6465"/></StgValue>
</operation>

<operation id="4257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4188 %trunc_ln42_1703 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1572, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1703"/></StgValue>
</operation>

<operation id="4258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4189 %tmp_6466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1572, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6466"/></StgValue>
</operation>

<operation id="4259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4190 %tmp_6467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1572, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6467"/></StgValue>
</operation>

<operation id="4260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4191 %trunc_ln42_2634 = trunc i32 %mul_ln73_1572

]]></Node>
<StgValue><ssdm name="trunc_ln42_2634"/></StgValue>
</operation>

<operation id="4261" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4192 %icmp_ln42_1703 = icmp_ne  i14 %trunc_ln42_2634, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1703"/></StgValue>
</operation>

<operation id="4262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4193 %tmp_6468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1572, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6468"/></StgValue>
</operation>

<operation id="4263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4194 %or_ln42_2128 = or i1 %tmp_6466, i1 %icmp_ln42_1703

]]></Node>
<StgValue><ssdm name="or_ln42_2128"/></StgValue>
</operation>

<operation id="4264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4195 %and_ln42_2263 = and i1 %or_ln42_2128, i1 %tmp_6467

]]></Node>
<StgValue><ssdm name="and_ln42_2263"/></StgValue>
</operation>

<operation id="4265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4196 %zext_ln42_1694 = zext i1 %and_ln42_2263

]]></Node>
<StgValue><ssdm name="zext_ln42_1694"/></StgValue>
</operation>

<operation id="4266" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4197 %add_ln42_140 = add i16 %trunc_ln42_1703, i16 %zext_ln42_1694

]]></Node>
<StgValue><ssdm name="add_ln42_140"/></StgValue>
</operation>

<operation id="4267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4198 %tmp_6469 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_140, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6469"/></StgValue>
</operation>

<operation id="4268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4199 %xor_ln42_700 = xor i1 %tmp_6469, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_700"/></StgValue>
</operation>

<operation id="4269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4200 %and_ln42_2264 = and i1 %tmp_6468, i1 %xor_ln42_700

]]></Node>
<StgValue><ssdm name="and_ln42_2264"/></StgValue>
</operation>

<operation id="4270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4201 %xor_ln42_701 = xor i1 %tmp_6465, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_701"/></StgValue>
</operation>

<operation id="4271" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4202 %select_ln42_560 = select i1 %and_ln42_2264, i1 %tmp_6465, i1 %xor_ln42_701

]]></Node>
<StgValue><ssdm name="select_ln42_560"/></StgValue>
</operation>

<operation id="4272" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4203 %select_ln42_561 = select i1 %and_ln42_2264, i1 %xor_ln42_701, i1 %tmp_6465

]]></Node>
<StgValue><ssdm name="select_ln42_561"/></StgValue>
</operation>

<operation id="4273" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4204 %xor_ln42_702 = xor i1 %tmp_6468, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_702"/></StgValue>
</operation>

<operation id="4274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4205 %or_ln42_2129 = or i1 %tmp_6469, i1 %xor_ln42_702

]]></Node>
<StgValue><ssdm name="or_ln42_2129"/></StgValue>
</operation>

<operation id="4275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4206 %xor_ln42_703 = xor i1 %select_ln42_560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_703"/></StgValue>
</operation>

<operation id="4276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4207 %or_ln42_2130 = or i1 %tmp_6469, i1 %xor_ln42_703

]]></Node>
<StgValue><ssdm name="or_ln42_2130"/></StgValue>
</operation>

<operation id="4277" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4208 %and_ln42_2265 = and i1 %or_ln42_2130, i1 %xor_ln42_701

]]></Node>
<StgValue><ssdm name="and_ln42_2265"/></StgValue>
</operation>

<operation id="4278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4209 %and_ln42_2266 = and i1 %tmp_6469, i1 %select_ln42_561

]]></Node>
<StgValue><ssdm name="and_ln42_2266"/></StgValue>
</operation>

<operation id="4279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4210 %xor_ln42_704 = xor i1 %and_ln42_2266, i1 %or_ln42_2129

]]></Node>
<StgValue><ssdm name="xor_ln42_704"/></StgValue>
</operation>

<operation id="4280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4211 %and_ln42_2267 = and i1 %xor_ln42_704, i1 %tmp_6465

]]></Node>
<StgValue><ssdm name="and_ln42_2267"/></StgValue>
</operation>

<operation id="4281" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4212 %select_ln42_562 = select i1 %and_ln42_2265, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_562"/></StgValue>
</operation>

<operation id="4282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4213 %or_ln42_2131 = or i1 %and_ln42_2265, i1 %and_ln42_2267

]]></Node>
<StgValue><ssdm name="or_ln42_2131"/></StgValue>
</operation>

<operation id="4283" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4214 %mult_1577 = select i1 %or_ln42_2131, i16 %select_ln42_562, i16 %add_ln42_140

]]></Node>
<StgValue><ssdm name="mult_1577"/></StgValue>
</operation>

<operation id="4284" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4215 %mul_ln73_1573 = mul i31 %sext_ln70_22, i31 2147470589

]]></Node>
<StgValue><ssdm name="mul_ln73_1573"/></StgValue>
</operation>

<operation id="4285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4216 %tmp_6470 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1573, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6470"/></StgValue>
</operation>

<operation id="4286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4217 %trunc_ln42_1704 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1573, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1704"/></StgValue>
</operation>

<operation id="4287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4218 %tmp_6471 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1573, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6471"/></StgValue>
</operation>

<operation id="4288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4219 %tmp_6472 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1573, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6472"/></StgValue>
</operation>

<operation id="4289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:4220 %trunc_ln42_2635 = trunc i31 %mul_ln73_1573

]]></Node>
<StgValue><ssdm name="trunc_ln42_2635"/></StgValue>
</operation>

<operation id="4290" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4221 %icmp_ln42_1704 = icmp_ne  i14 %trunc_ln42_2635, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1704"/></StgValue>
</operation>

<operation id="4291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4222 %tmp_6473 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1573, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6473"/></StgValue>
</operation>

<operation id="4292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4223 %or_ln42_2132 = or i1 %tmp_6471, i1 %icmp_ln42_1704

]]></Node>
<StgValue><ssdm name="or_ln42_2132"/></StgValue>
</operation>

<operation id="4293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4224 %and_ln42_2268 = and i1 %or_ln42_2132, i1 %tmp_6472

]]></Node>
<StgValue><ssdm name="and_ln42_2268"/></StgValue>
</operation>

<operation id="4294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4225 %zext_ln42_1695 = zext i1 %and_ln42_2268

]]></Node>
<StgValue><ssdm name="zext_ln42_1695"/></StgValue>
</operation>

<operation id="4295" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4226 %add_ln42_141 = add i16 %trunc_ln42_1704, i16 %zext_ln42_1695

]]></Node>
<StgValue><ssdm name="add_ln42_141"/></StgValue>
</operation>

<operation id="4296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4227 %tmp_6474 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_141, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6474"/></StgValue>
</operation>

<operation id="4297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4228 %xor_ln42_705 = xor i1 %tmp_6474, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_705"/></StgValue>
</operation>

<operation id="4298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4229 %and_ln42_2269 = and i1 %tmp_6473, i1 %xor_ln42_705

]]></Node>
<StgValue><ssdm name="and_ln42_2269"/></StgValue>
</operation>

<operation id="4299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4230 %xor_ln42_706 = xor i1 %tmp_6470, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_706"/></StgValue>
</operation>

<operation id="4300" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4231 %select_ln42_564 = select i1 %and_ln42_2269, i1 %tmp_6470, i1 %xor_ln42_706

]]></Node>
<StgValue><ssdm name="select_ln42_564"/></StgValue>
</operation>

<operation id="4301" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4232 %select_ln42_565 = select i1 %and_ln42_2269, i1 %xor_ln42_706, i1 %tmp_6470

]]></Node>
<StgValue><ssdm name="select_ln42_565"/></StgValue>
</operation>

<operation id="4302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4233 %xor_ln42_707 = xor i1 %tmp_6473, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_707"/></StgValue>
</operation>

<operation id="4303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4234 %or_ln42_2133 = or i1 %tmp_6474, i1 %xor_ln42_707

]]></Node>
<StgValue><ssdm name="or_ln42_2133"/></StgValue>
</operation>

<operation id="4304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4235 %xor_ln42_708 = xor i1 %select_ln42_564, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_708"/></StgValue>
</operation>

<operation id="4305" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4236 %or_ln42_2134 = or i1 %tmp_6474, i1 %xor_ln42_708

]]></Node>
<StgValue><ssdm name="or_ln42_2134"/></StgValue>
</operation>

<operation id="4306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4237 %and_ln42_2270 = and i1 %or_ln42_2134, i1 %xor_ln42_706

]]></Node>
<StgValue><ssdm name="and_ln42_2270"/></StgValue>
</operation>

<operation id="4307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4238 %and_ln42_2271 = and i1 %tmp_6474, i1 %select_ln42_565

]]></Node>
<StgValue><ssdm name="and_ln42_2271"/></StgValue>
</operation>

<operation id="4308" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4239 %xor_ln42_709 = xor i1 %and_ln42_2271, i1 %or_ln42_2133

]]></Node>
<StgValue><ssdm name="xor_ln42_709"/></StgValue>
</operation>

<operation id="4309" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4240 %and_ln42_2272 = and i1 %xor_ln42_709, i1 %tmp_6470

]]></Node>
<StgValue><ssdm name="and_ln42_2272"/></StgValue>
</operation>

<operation id="4310" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4241 %select_ln42_566 = select i1 %and_ln42_2270, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_566"/></StgValue>
</operation>

<operation id="4311" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4242 %or_ln42_2135 = or i1 %and_ln42_2270, i1 %and_ln42_2272

]]></Node>
<StgValue><ssdm name="or_ln42_2135"/></StgValue>
</operation>

<operation id="4312" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4243 %mult_1578 = select i1 %or_ln42_2135, i16 %select_ln42_566, i16 %add_ln42_141

]]></Node>
<StgValue><ssdm name="mult_1578"/></StgValue>
</operation>

<operation id="4313" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4307 %mul_ln73_1575 = mul i32 %conv_i_i_12, i32 4294945374

]]></Node>
<StgValue><ssdm name="mul_ln73_1575"/></StgValue>
</operation>

<operation id="4314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4308 %tmp_6485 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1575, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6485"/></StgValue>
</operation>

<operation id="4315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4309 %trunc_ln42_1707 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1575, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1707"/></StgValue>
</operation>

<operation id="4316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4310 %tmp_6486 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1575, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6486"/></StgValue>
</operation>

<operation id="4317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4311 %tmp_6487 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1575, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6487"/></StgValue>
</operation>

<operation id="4318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4312 %trunc_ln42_2638 = trunc i32 %mul_ln73_1575

]]></Node>
<StgValue><ssdm name="trunc_ln42_2638"/></StgValue>
</operation>

<operation id="4319" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4313 %icmp_ln42_1707 = icmp_ne  i14 %trunc_ln42_2638, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1707"/></StgValue>
</operation>

<operation id="4320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4314 %tmp_6488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1575, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6488"/></StgValue>
</operation>

<operation id="4321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4315 %or_ln42_2145 = or i1 %tmp_6486, i1 %icmp_ln42_1707

]]></Node>
<StgValue><ssdm name="or_ln42_2145"/></StgValue>
</operation>

<operation id="4322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4316 %and_ln42_2283 = and i1 %or_ln42_2145, i1 %tmp_6487

]]></Node>
<StgValue><ssdm name="and_ln42_2283"/></StgValue>
</operation>

<operation id="4323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4317 %zext_ln42_1698 = zext i1 %and_ln42_2283

]]></Node>
<StgValue><ssdm name="zext_ln42_1698"/></StgValue>
</operation>

<operation id="4324" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4318 %add_ln42_144 = add i16 %trunc_ln42_1707, i16 %zext_ln42_1698

]]></Node>
<StgValue><ssdm name="add_ln42_144"/></StgValue>
</operation>

<operation id="4325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4319 %tmp_6489 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_144, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6489"/></StgValue>
</operation>

<operation id="4326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4320 %xor_ln42_720 = xor i1 %tmp_6489, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_720"/></StgValue>
</operation>

<operation id="4327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4321 %and_ln42_2284 = and i1 %tmp_6488, i1 %xor_ln42_720

]]></Node>
<StgValue><ssdm name="and_ln42_2284"/></StgValue>
</operation>

<operation id="4328" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4322 %xor_ln42_721 = xor i1 %tmp_6485, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_721"/></StgValue>
</operation>

<operation id="4329" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4323 %select_ln42_576 = select i1 %and_ln42_2284, i1 %tmp_6485, i1 %xor_ln42_721

]]></Node>
<StgValue><ssdm name="select_ln42_576"/></StgValue>
</operation>

<operation id="4330" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4324 %select_ln42_577 = select i1 %and_ln42_2284, i1 %xor_ln42_721, i1 %tmp_6485

]]></Node>
<StgValue><ssdm name="select_ln42_577"/></StgValue>
</operation>

<operation id="4331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4325 %xor_ln42_722 = xor i1 %tmp_6488, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_722"/></StgValue>
</operation>

<operation id="4332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4326 %or_ln42_2146 = or i1 %tmp_6489, i1 %xor_ln42_722

]]></Node>
<StgValue><ssdm name="or_ln42_2146"/></StgValue>
</operation>

<operation id="4333" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4327 %xor_ln42_723 = xor i1 %select_ln42_576, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_723"/></StgValue>
</operation>

<operation id="4334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4328 %or_ln42_2147 = or i1 %tmp_6489, i1 %xor_ln42_723

]]></Node>
<StgValue><ssdm name="or_ln42_2147"/></StgValue>
</operation>

<operation id="4335" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4329 %and_ln42_2285 = and i1 %or_ln42_2147, i1 %xor_ln42_721

]]></Node>
<StgValue><ssdm name="and_ln42_2285"/></StgValue>
</operation>

<operation id="4336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4330 %and_ln42_2286 = and i1 %tmp_6489, i1 %select_ln42_577

]]></Node>
<StgValue><ssdm name="and_ln42_2286"/></StgValue>
</operation>

<operation id="4337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4331 %xor_ln42_724 = xor i1 %and_ln42_2286, i1 %or_ln42_2146

]]></Node>
<StgValue><ssdm name="xor_ln42_724"/></StgValue>
</operation>

<operation id="4338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4332 %and_ln42_2287 = and i1 %xor_ln42_724, i1 %tmp_6485

]]></Node>
<StgValue><ssdm name="and_ln42_2287"/></StgValue>
</operation>

<operation id="4339" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4333 %select_ln42_578 = select i1 %and_ln42_2285, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_578"/></StgValue>
</operation>

<operation id="4340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4334 %or_ln42_2148 = or i1 %and_ln42_2285, i1 %and_ln42_2287

]]></Node>
<StgValue><ssdm name="or_ln42_2148"/></StgValue>
</operation>

<operation id="4341" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4335 %mult_1581 = select i1 %or_ln42_2148, i16 %select_ln42_578, i16 %add_ln42_144

]]></Node>
<StgValue><ssdm name="mult_1581"/></StgValue>
</operation>

<operation id="4342" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4336 %mul_ln73_1576 = mul i31 %sext_ln70_22, i31 13667

]]></Node>
<StgValue><ssdm name="mul_ln73_1576"/></StgValue>
</operation>

<operation id="4343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4337 %tmp_6490 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1576, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6490"/></StgValue>
</operation>

<operation id="4344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4338 %trunc_ln42_1708 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1576, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1708"/></StgValue>
</operation>

<operation id="4345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4339 %tmp_6491 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1576, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6491"/></StgValue>
</operation>

<operation id="4346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4340 %tmp_6492 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1576, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6492"/></StgValue>
</operation>

<operation id="4347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:4341 %trunc_ln42_2639 = trunc i31 %mul_ln73_1576

]]></Node>
<StgValue><ssdm name="trunc_ln42_2639"/></StgValue>
</operation>

<operation id="4348" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4342 %icmp_ln42_1708 = icmp_ne  i14 %trunc_ln42_2639, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1708"/></StgValue>
</operation>

<operation id="4349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4343 %tmp_6493 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1576, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6493"/></StgValue>
</operation>

<operation id="4350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4344 %or_ln42_2149 = or i1 %tmp_6491, i1 %icmp_ln42_1708

]]></Node>
<StgValue><ssdm name="or_ln42_2149"/></StgValue>
</operation>

<operation id="4351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4345 %and_ln42_2288 = and i1 %or_ln42_2149, i1 %tmp_6492

]]></Node>
<StgValue><ssdm name="and_ln42_2288"/></StgValue>
</operation>

<operation id="4352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4346 %zext_ln42_1699 = zext i1 %and_ln42_2288

]]></Node>
<StgValue><ssdm name="zext_ln42_1699"/></StgValue>
</operation>

<operation id="4353" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4347 %add_ln42_145 = add i16 %trunc_ln42_1708, i16 %zext_ln42_1699

]]></Node>
<StgValue><ssdm name="add_ln42_145"/></StgValue>
</operation>

<operation id="4354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4348 %tmp_6494 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_145, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6494"/></StgValue>
</operation>

<operation id="4355" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4349 %xor_ln42_725 = xor i1 %tmp_6494, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_725"/></StgValue>
</operation>

<operation id="4356" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4350 %and_ln42_2289 = and i1 %tmp_6493, i1 %xor_ln42_725

]]></Node>
<StgValue><ssdm name="and_ln42_2289"/></StgValue>
</operation>

<operation id="4357" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4351 %xor_ln42_726 = xor i1 %tmp_6490, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_726"/></StgValue>
</operation>

<operation id="4358" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4352 %select_ln42_580 = select i1 %and_ln42_2289, i1 %tmp_6490, i1 %xor_ln42_726

]]></Node>
<StgValue><ssdm name="select_ln42_580"/></StgValue>
</operation>

<operation id="4359" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4353 %select_ln42_581 = select i1 %and_ln42_2289, i1 %xor_ln42_726, i1 %tmp_6490

]]></Node>
<StgValue><ssdm name="select_ln42_581"/></StgValue>
</operation>

<operation id="4360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4354 %xor_ln42_727 = xor i1 %tmp_6493, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_727"/></StgValue>
</operation>

<operation id="4361" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4355 %or_ln42_2150 = or i1 %tmp_6494, i1 %xor_ln42_727

]]></Node>
<StgValue><ssdm name="or_ln42_2150"/></StgValue>
</operation>

<operation id="4362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4356 %xor_ln42_728 = xor i1 %select_ln42_580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_728"/></StgValue>
</operation>

<operation id="4363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4357 %or_ln42_2151 = or i1 %tmp_6494, i1 %xor_ln42_728

]]></Node>
<StgValue><ssdm name="or_ln42_2151"/></StgValue>
</operation>

<operation id="4364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4358 %and_ln42_2290 = and i1 %or_ln42_2151, i1 %xor_ln42_726

]]></Node>
<StgValue><ssdm name="and_ln42_2290"/></StgValue>
</operation>

<operation id="4365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4359 %and_ln42_2291 = and i1 %tmp_6494, i1 %select_ln42_581

]]></Node>
<StgValue><ssdm name="and_ln42_2291"/></StgValue>
</operation>

<operation id="4366" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4360 %xor_ln42_729 = xor i1 %and_ln42_2291, i1 %or_ln42_2150

]]></Node>
<StgValue><ssdm name="xor_ln42_729"/></StgValue>
</operation>

<operation id="4367" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4361 %and_ln42_2292 = and i1 %xor_ln42_729, i1 %tmp_6490

]]></Node>
<StgValue><ssdm name="and_ln42_2292"/></StgValue>
</operation>

<operation id="4368" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4362 %select_ln42_582 = select i1 %and_ln42_2290, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_582"/></StgValue>
</operation>

<operation id="4369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4363 %or_ln42_2152 = or i1 %and_ln42_2290, i1 %and_ln42_2292

]]></Node>
<StgValue><ssdm name="or_ln42_2152"/></StgValue>
</operation>

<operation id="4370" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4364 %mult_1582 = select i1 %or_ln42_2152, i16 %select_ln42_582, i16 %add_ln42_145

]]></Node>
<StgValue><ssdm name="mult_1582"/></StgValue>
</operation>

<operation id="4371" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4365 %mul_ln73_1577 = mul i32 %conv_i_i_12, i32 19292

]]></Node>
<StgValue><ssdm name="mul_ln73_1577"/></StgValue>
</operation>

<operation id="4372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4366 %tmp_6495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1577, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6495"/></StgValue>
</operation>

<operation id="4373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4367 %trunc_ln42_1709 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1577, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1709"/></StgValue>
</operation>

<operation id="4374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4368 %tmp_6496 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1577, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6496"/></StgValue>
</operation>

<operation id="4375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4369 %tmp_6497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1577, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6497"/></StgValue>
</operation>

<operation id="4376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4370 %trunc_ln42_2640 = trunc i32 %mul_ln73_1577

]]></Node>
<StgValue><ssdm name="trunc_ln42_2640"/></StgValue>
</operation>

<operation id="4377" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4371 %icmp_ln42_1709 = icmp_ne  i14 %trunc_ln42_2640, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1709"/></StgValue>
</operation>

<operation id="4378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4372 %tmp_6498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1577, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6498"/></StgValue>
</operation>

<operation id="4379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4373 %or_ln42_2153 = or i1 %tmp_6496, i1 %icmp_ln42_1709

]]></Node>
<StgValue><ssdm name="or_ln42_2153"/></StgValue>
</operation>

<operation id="4380" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4374 %and_ln42_2293 = and i1 %or_ln42_2153, i1 %tmp_6497

]]></Node>
<StgValue><ssdm name="and_ln42_2293"/></StgValue>
</operation>

<operation id="4381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4375 %zext_ln42_1700 = zext i1 %and_ln42_2293

]]></Node>
<StgValue><ssdm name="zext_ln42_1700"/></StgValue>
</operation>

<operation id="4382" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4376 %add_ln42_146 = add i16 %trunc_ln42_1709, i16 %zext_ln42_1700

]]></Node>
<StgValue><ssdm name="add_ln42_146"/></StgValue>
</operation>

<operation id="4383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4377 %tmp_6499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_146, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6499"/></StgValue>
</operation>

<operation id="4384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4378 %xor_ln42_730 = xor i1 %tmp_6499, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_730"/></StgValue>
</operation>

<operation id="4385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4379 %and_ln42_2294 = and i1 %tmp_6498, i1 %xor_ln42_730

]]></Node>
<StgValue><ssdm name="and_ln42_2294"/></StgValue>
</operation>

<operation id="4386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4380 %xor_ln42_731 = xor i1 %tmp_6495, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_731"/></StgValue>
</operation>

<operation id="4387" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4381 %select_ln42_584 = select i1 %and_ln42_2294, i1 %tmp_6495, i1 %xor_ln42_731

]]></Node>
<StgValue><ssdm name="select_ln42_584"/></StgValue>
</operation>

<operation id="4388" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4382 %select_ln42_585 = select i1 %and_ln42_2294, i1 %xor_ln42_731, i1 %tmp_6495

]]></Node>
<StgValue><ssdm name="select_ln42_585"/></StgValue>
</operation>

<operation id="4389" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4383 %xor_ln42_732 = xor i1 %tmp_6498, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_732"/></StgValue>
</operation>

<operation id="4390" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4384 %or_ln42_2154 = or i1 %tmp_6499, i1 %xor_ln42_732

]]></Node>
<StgValue><ssdm name="or_ln42_2154"/></StgValue>
</operation>

<operation id="4391" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4385 %xor_ln42_733 = xor i1 %select_ln42_584, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_733"/></StgValue>
</operation>

<operation id="4392" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4386 %or_ln42_2155 = or i1 %tmp_6499, i1 %xor_ln42_733

]]></Node>
<StgValue><ssdm name="or_ln42_2155"/></StgValue>
</operation>

<operation id="4393" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4387 %and_ln42_2295 = and i1 %or_ln42_2155, i1 %xor_ln42_731

]]></Node>
<StgValue><ssdm name="and_ln42_2295"/></StgValue>
</operation>

<operation id="4394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4388 %and_ln42_2296 = and i1 %tmp_6499, i1 %select_ln42_585

]]></Node>
<StgValue><ssdm name="and_ln42_2296"/></StgValue>
</operation>

<operation id="4395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4389 %xor_ln42_734 = xor i1 %and_ln42_2296, i1 %or_ln42_2154

]]></Node>
<StgValue><ssdm name="xor_ln42_734"/></StgValue>
</operation>

<operation id="4396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4390 %and_ln42_2297 = and i1 %xor_ln42_734, i1 %tmp_6495

]]></Node>
<StgValue><ssdm name="and_ln42_2297"/></StgValue>
</operation>

<operation id="4397" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4391 %select_ln42_586 = select i1 %and_ln42_2295, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_586"/></StgValue>
</operation>

<operation id="4398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4392 %or_ln42_2156 = or i1 %and_ln42_2295, i1 %and_ln42_2297

]]></Node>
<StgValue><ssdm name="or_ln42_2156"/></StgValue>
</operation>

<operation id="4399" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4393 %mult_1583 = select i1 %or_ln42_2156, i16 %select_ln42_586, i16 %add_ln42_146

]]></Node>
<StgValue><ssdm name="mult_1583"/></StgValue>
</operation>

<operation id="4400" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4394 %mul_ln73_1578 = mul i32 %conv_i_i_12, i32 18199

]]></Node>
<StgValue><ssdm name="mul_ln73_1578"/></StgValue>
</operation>

<operation id="4401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4395 %tmp_6500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1578, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6500"/></StgValue>
</operation>

<operation id="4402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4396 %trunc_ln42_1710 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1578, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1710"/></StgValue>
</operation>

<operation id="4403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4397 %tmp_6501 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1578, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6501"/></StgValue>
</operation>

<operation id="4404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4398 %tmp_6502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1578, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6502"/></StgValue>
</operation>

<operation id="4405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4399 %trunc_ln42_2641 = trunc i32 %mul_ln73_1578

]]></Node>
<StgValue><ssdm name="trunc_ln42_2641"/></StgValue>
</operation>

<operation id="4406" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4400 %icmp_ln42_1710 = icmp_ne  i14 %trunc_ln42_2641, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1710"/></StgValue>
</operation>

<operation id="4407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4401 %tmp_6503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1578, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6503"/></StgValue>
</operation>

<operation id="4408" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4402 %or_ln42_2157 = or i1 %tmp_6501, i1 %icmp_ln42_1710

]]></Node>
<StgValue><ssdm name="or_ln42_2157"/></StgValue>
</operation>

<operation id="4409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4403 %and_ln42_2298 = and i1 %or_ln42_2157, i1 %tmp_6502

]]></Node>
<StgValue><ssdm name="and_ln42_2298"/></StgValue>
</operation>

<operation id="4410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4404 %zext_ln42_1701 = zext i1 %and_ln42_2298

]]></Node>
<StgValue><ssdm name="zext_ln42_1701"/></StgValue>
</operation>

<operation id="4411" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4405 %add_ln42_147 = add i16 %trunc_ln42_1710, i16 %zext_ln42_1701

]]></Node>
<StgValue><ssdm name="add_ln42_147"/></StgValue>
</operation>

<operation id="4412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4406 %tmp_6504 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_147, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6504"/></StgValue>
</operation>

<operation id="4413" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4407 %xor_ln42_735 = xor i1 %tmp_6504, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_735"/></StgValue>
</operation>

<operation id="4414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4408 %and_ln42_2299 = and i1 %tmp_6503, i1 %xor_ln42_735

]]></Node>
<StgValue><ssdm name="and_ln42_2299"/></StgValue>
</operation>

<operation id="4415" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4409 %xor_ln42_736 = xor i1 %tmp_6500, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_736"/></StgValue>
</operation>

<operation id="4416" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4410 %select_ln42_588 = select i1 %and_ln42_2299, i1 %tmp_6500, i1 %xor_ln42_736

]]></Node>
<StgValue><ssdm name="select_ln42_588"/></StgValue>
</operation>

<operation id="4417" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4411 %select_ln42_589 = select i1 %and_ln42_2299, i1 %xor_ln42_736, i1 %tmp_6500

]]></Node>
<StgValue><ssdm name="select_ln42_589"/></StgValue>
</operation>

<operation id="4418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4412 %xor_ln42_737 = xor i1 %tmp_6503, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_737"/></StgValue>
</operation>

<operation id="4419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4413 %or_ln42_2158 = or i1 %tmp_6504, i1 %xor_ln42_737

]]></Node>
<StgValue><ssdm name="or_ln42_2158"/></StgValue>
</operation>

<operation id="4420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4414 %xor_ln42_738 = xor i1 %select_ln42_588, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_738"/></StgValue>
</operation>

<operation id="4421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4415 %or_ln42_2159 = or i1 %tmp_6504, i1 %xor_ln42_738

]]></Node>
<StgValue><ssdm name="or_ln42_2159"/></StgValue>
</operation>

<operation id="4422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4416 %and_ln42_2300 = and i1 %or_ln42_2159, i1 %xor_ln42_736

]]></Node>
<StgValue><ssdm name="and_ln42_2300"/></StgValue>
</operation>

<operation id="4423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4417 %and_ln42_2301 = and i1 %tmp_6504, i1 %select_ln42_589

]]></Node>
<StgValue><ssdm name="and_ln42_2301"/></StgValue>
</operation>

<operation id="4424" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4418 %xor_ln42_739 = xor i1 %and_ln42_2301, i1 %or_ln42_2158

]]></Node>
<StgValue><ssdm name="xor_ln42_739"/></StgValue>
</operation>

<operation id="4425" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4419 %and_ln42_2302 = and i1 %xor_ln42_739, i1 %tmp_6500

]]></Node>
<StgValue><ssdm name="and_ln42_2302"/></StgValue>
</operation>

<operation id="4426" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4420 %select_ln42_590 = select i1 %and_ln42_2300, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_590"/></StgValue>
</operation>

<operation id="4427" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4421 %or_ln42_2160 = or i1 %and_ln42_2300, i1 %and_ln42_2302

]]></Node>
<StgValue><ssdm name="or_ln42_2160"/></StgValue>
</operation>

<operation id="4428" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4422 %mult_1584 = select i1 %or_ln42_2160, i16 %select_ln42_590, i16 %add_ln42_147

]]></Node>
<StgValue><ssdm name="mult_1584"/></StgValue>
</operation>

<operation id="4429" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4423 %mul_ln73_1579 = mul i32 %conv_i_i_12, i32 17484

]]></Node>
<StgValue><ssdm name="mul_ln73_1579"/></StgValue>
</operation>

<operation id="4430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4424 %tmp_6505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1579, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6505"/></StgValue>
</operation>

<operation id="4431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4425 %trunc_ln42_1711 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1579, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1711"/></StgValue>
</operation>

<operation id="4432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4426 %tmp_6506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1579, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6506"/></StgValue>
</operation>

<operation id="4433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4427 %tmp_6507 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1579, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6507"/></StgValue>
</operation>

<operation id="4434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4428 %trunc_ln42_2642 = trunc i32 %mul_ln73_1579

]]></Node>
<StgValue><ssdm name="trunc_ln42_2642"/></StgValue>
</operation>

<operation id="4435" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4429 %icmp_ln42_1711 = icmp_ne  i14 %trunc_ln42_2642, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1711"/></StgValue>
</operation>

<operation id="4436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4430 %tmp_6508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1579, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6508"/></StgValue>
</operation>

<operation id="4437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4431 %or_ln42_2161 = or i1 %tmp_6506, i1 %icmp_ln42_1711

]]></Node>
<StgValue><ssdm name="or_ln42_2161"/></StgValue>
</operation>

<operation id="4438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4432 %and_ln42_2303 = and i1 %or_ln42_2161, i1 %tmp_6507

]]></Node>
<StgValue><ssdm name="and_ln42_2303"/></StgValue>
</operation>

<operation id="4439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4433 %zext_ln42_1702 = zext i1 %and_ln42_2303

]]></Node>
<StgValue><ssdm name="zext_ln42_1702"/></StgValue>
</operation>

<operation id="4440" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4434 %add_ln42_148 = add i16 %trunc_ln42_1711, i16 %zext_ln42_1702

]]></Node>
<StgValue><ssdm name="add_ln42_148"/></StgValue>
</operation>

<operation id="4441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4435 %tmp_6509 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_148, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6509"/></StgValue>
</operation>

<operation id="4442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4436 %xor_ln42_740 = xor i1 %tmp_6509, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_740"/></StgValue>
</operation>

<operation id="4443" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4437 %and_ln42_2304 = and i1 %tmp_6508, i1 %xor_ln42_740

]]></Node>
<StgValue><ssdm name="and_ln42_2304"/></StgValue>
</operation>

<operation id="4444" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4438 %xor_ln42_741 = xor i1 %tmp_6505, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_741"/></StgValue>
</operation>

<operation id="4445" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4439 %select_ln42_592 = select i1 %and_ln42_2304, i1 %tmp_6505, i1 %xor_ln42_741

]]></Node>
<StgValue><ssdm name="select_ln42_592"/></StgValue>
</operation>

<operation id="4446" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4440 %select_ln42_593 = select i1 %and_ln42_2304, i1 %xor_ln42_741, i1 %tmp_6505

]]></Node>
<StgValue><ssdm name="select_ln42_593"/></StgValue>
</operation>

<operation id="4447" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4441 %xor_ln42_742 = xor i1 %tmp_6508, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_742"/></StgValue>
</operation>

<operation id="4448" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4442 %or_ln42_2162 = or i1 %tmp_6509, i1 %xor_ln42_742

]]></Node>
<StgValue><ssdm name="or_ln42_2162"/></StgValue>
</operation>

<operation id="4449" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4443 %xor_ln42_743 = xor i1 %select_ln42_592, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_743"/></StgValue>
</operation>

<operation id="4450" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4444 %or_ln42_2163 = or i1 %tmp_6509, i1 %xor_ln42_743

]]></Node>
<StgValue><ssdm name="or_ln42_2163"/></StgValue>
</operation>

<operation id="4451" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4445 %and_ln42_2305 = and i1 %or_ln42_2163, i1 %xor_ln42_741

]]></Node>
<StgValue><ssdm name="and_ln42_2305"/></StgValue>
</operation>

<operation id="4452" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4446 %and_ln42_2306 = and i1 %tmp_6509, i1 %select_ln42_593

]]></Node>
<StgValue><ssdm name="and_ln42_2306"/></StgValue>
</operation>

<operation id="4453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4447 %xor_ln42_744 = xor i1 %and_ln42_2306, i1 %or_ln42_2162

]]></Node>
<StgValue><ssdm name="xor_ln42_744"/></StgValue>
</operation>

<operation id="4454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4448 %and_ln42_2307 = and i1 %xor_ln42_744, i1 %tmp_6505

]]></Node>
<StgValue><ssdm name="and_ln42_2307"/></StgValue>
</operation>

<operation id="4455" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4449 %select_ln42_594 = select i1 %and_ln42_2305, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_594"/></StgValue>
</operation>

<operation id="4456" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4450 %or_ln42_2164 = or i1 %and_ln42_2305, i1 %and_ln42_2307

]]></Node>
<StgValue><ssdm name="or_ln42_2164"/></StgValue>
</operation>

<operation id="4457" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4451 %mult_1585 = select i1 %or_ln42_2164, i16 %select_ln42_594, i16 %add_ln42_148

]]></Node>
<StgValue><ssdm name="mult_1585"/></StgValue>
</operation>

<operation id="4458" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4452 %mul_ln73_1580 = mul i32 %conv_i_i_12, i32 20237

]]></Node>
<StgValue><ssdm name="mul_ln73_1580"/></StgValue>
</operation>

<operation id="4459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4453 %tmp_6510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1580, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6510"/></StgValue>
</operation>

<operation id="4460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4454 %trunc_ln42_1712 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1580, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1712"/></StgValue>
</operation>

<operation id="4461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4455 %tmp_6511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1580, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6511"/></StgValue>
</operation>

<operation id="4462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4456 %tmp_6512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1580, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6512"/></StgValue>
</operation>

<operation id="4463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4457 %trunc_ln42_2643 = trunc i32 %mul_ln73_1580

]]></Node>
<StgValue><ssdm name="trunc_ln42_2643"/></StgValue>
</operation>

<operation id="4464" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4458 %icmp_ln42_1712 = icmp_ne  i14 %trunc_ln42_2643, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1712"/></StgValue>
</operation>

<operation id="4465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4459 %tmp_6513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1580, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6513"/></StgValue>
</operation>

<operation id="4466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4460 %or_ln42_2165 = or i1 %tmp_6511, i1 %icmp_ln42_1712

]]></Node>
<StgValue><ssdm name="or_ln42_2165"/></StgValue>
</operation>

<operation id="4467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4461 %and_ln42_2308 = and i1 %or_ln42_2165, i1 %tmp_6512

]]></Node>
<StgValue><ssdm name="and_ln42_2308"/></StgValue>
</operation>

<operation id="4468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4462 %zext_ln42_1703 = zext i1 %and_ln42_2308

]]></Node>
<StgValue><ssdm name="zext_ln42_1703"/></StgValue>
</operation>

<operation id="4469" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4463 %add_ln42_149 = add i16 %trunc_ln42_1712, i16 %zext_ln42_1703

]]></Node>
<StgValue><ssdm name="add_ln42_149"/></StgValue>
</operation>

<operation id="4470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4464 %tmp_6514 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_149, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6514"/></StgValue>
</operation>

<operation id="4471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4465 %xor_ln42_745 = xor i1 %tmp_6514, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_745"/></StgValue>
</operation>

<operation id="4472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4466 %and_ln42_2309 = and i1 %tmp_6513, i1 %xor_ln42_745

]]></Node>
<StgValue><ssdm name="and_ln42_2309"/></StgValue>
</operation>

<operation id="4473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4467 %xor_ln42_746 = xor i1 %tmp_6510, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_746"/></StgValue>
</operation>

<operation id="4474" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4468 %select_ln42_596 = select i1 %and_ln42_2309, i1 %tmp_6510, i1 %xor_ln42_746

]]></Node>
<StgValue><ssdm name="select_ln42_596"/></StgValue>
</operation>

<operation id="4475" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4469 %select_ln42_597 = select i1 %and_ln42_2309, i1 %xor_ln42_746, i1 %tmp_6510

]]></Node>
<StgValue><ssdm name="select_ln42_597"/></StgValue>
</operation>

<operation id="4476" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4470 %xor_ln42_747 = xor i1 %tmp_6513, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_747"/></StgValue>
</operation>

<operation id="4477" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4471 %or_ln42_2166 = or i1 %tmp_6514, i1 %xor_ln42_747

]]></Node>
<StgValue><ssdm name="or_ln42_2166"/></StgValue>
</operation>

<operation id="4478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4472 %xor_ln42_748 = xor i1 %select_ln42_596, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_748"/></StgValue>
</operation>

<operation id="4479" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4473 %or_ln42_2167 = or i1 %tmp_6514, i1 %xor_ln42_748

]]></Node>
<StgValue><ssdm name="or_ln42_2167"/></StgValue>
</operation>

<operation id="4480" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4474 %and_ln42_2310 = and i1 %or_ln42_2167, i1 %xor_ln42_746

]]></Node>
<StgValue><ssdm name="and_ln42_2310"/></StgValue>
</operation>

<operation id="4481" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4475 %and_ln42_2311 = and i1 %tmp_6514, i1 %select_ln42_597

]]></Node>
<StgValue><ssdm name="and_ln42_2311"/></StgValue>
</operation>

<operation id="4482" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4476 %xor_ln42_749 = xor i1 %and_ln42_2311, i1 %or_ln42_2166

]]></Node>
<StgValue><ssdm name="xor_ln42_749"/></StgValue>
</operation>

<operation id="4483" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4477 %and_ln42_2312 = and i1 %xor_ln42_749, i1 %tmp_6510

]]></Node>
<StgValue><ssdm name="and_ln42_2312"/></StgValue>
</operation>

<operation id="4484" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4478 %select_ln42_598 = select i1 %and_ln42_2310, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_598"/></StgValue>
</operation>

<operation id="4485" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4479 %or_ln42_2168 = or i1 %and_ln42_2310, i1 %and_ln42_2312

]]></Node>
<StgValue><ssdm name="or_ln42_2168"/></StgValue>
</operation>

<operation id="4486" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4480 %mult_1586 = select i1 %or_ln42_2168, i16 %select_ln42_598, i16 %add_ln42_149

]]></Node>
<StgValue><ssdm name="mult_1586"/></StgValue>
</operation>

<operation id="4487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5133 %sext_ln58 = sext i16 %mult_1438

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="4488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5134 %sext_ln58_2066 = sext i16 %mult_1450

]]></Node>
<StgValue><ssdm name="sext_ln58_2066"/></StgValue>
</operation>

<operation id="4489" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5135 %add_ln58 = add i17 %sext_ln58_2066, i17 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="4490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5136 %tmp_6625 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6625"/></StgValue>
</operation>

<operation id="4491" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5137 %add_ln58_2306 = add i16 %mult_1450, i16 %mult_1438

]]></Node>
<StgValue><ssdm name="add_ln58_2306"/></StgValue>
</operation>

<operation id="4492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5138 %tmp_6626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2306, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6626"/></StgValue>
</operation>

<operation id="4493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5139 %xor_ln58 = xor i1 %tmp_6625, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="4494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5140 %and_ln58 = and i1 %tmp_6626, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="4495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5141 %xor_ln58_5166 = xor i1 %tmp_6626, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5166"/></StgValue>
</operation>

<operation id="4496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5142 %and_ln58_2582 = and i1 %tmp_6625, i1 %xor_ln58_5166

]]></Node>
<StgValue><ssdm name="and_ln58_2582"/></StgValue>
</operation>

<operation id="4497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5143 %xor_ln58_5167 = xor i1 %tmp_6625, i1 %tmp_6626

]]></Node>
<StgValue><ssdm name="xor_ln58_5167"/></StgValue>
</operation>

<operation id="4498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5144 %xor_ln58_5168 = xor i1 %xor_ln58_5167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5168"/></StgValue>
</operation>

<operation id="4499" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5145 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_5168

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="4500" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5146 %select_ln58 = select i1 %xor_ln58_5167, i16 32767, i16 %add_ln58_2306

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="4501" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5147 %select_ln58_3874 = select i1 %and_ln58_2582, i16 32768, i16 %add_ln58_2306

]]></Node>
<StgValue><ssdm name="select_ln58_3874"/></StgValue>
</operation>

<operation id="4502" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5148 %select_ln58_3875 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_3874

]]></Node>
<StgValue><ssdm name="select_ln58_3875"/></StgValue>
</operation>

<operation id="4503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5149 %sext_ln58_2067 = sext i16 %mult_1439

]]></Node>
<StgValue><ssdm name="sext_ln58_2067"/></StgValue>
</operation>

<operation id="4504" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5150 %add_ln58_1599 = add i17 %sext_ln58_2066, i17 %sext_ln58_2067

]]></Node>
<StgValue><ssdm name="add_ln58_1599"/></StgValue>
</operation>

<operation id="4505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5151 %tmp_6627 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1599, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6627"/></StgValue>
</operation>

<operation id="4506" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5152 %add_ln58_2307 = add i16 %mult_1450, i16 %mult_1439

]]></Node>
<StgValue><ssdm name="add_ln58_2307"/></StgValue>
</operation>

<operation id="4507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5153 %tmp_6628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2307, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6628"/></StgValue>
</operation>

<operation id="4508" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5154 %xor_ln58_5169 = xor i1 %tmp_6627, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5169"/></StgValue>
</operation>

<operation id="4509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5155 %and_ln58_2583 = and i1 %tmp_6628, i1 %xor_ln58_5169

]]></Node>
<StgValue><ssdm name="and_ln58_2583"/></StgValue>
</operation>

<operation id="4510" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5156 %xor_ln58_5170 = xor i1 %tmp_6628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5170"/></StgValue>
</operation>

<operation id="4511" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5157 %and_ln58_2584 = and i1 %tmp_6627, i1 %xor_ln58_5170

]]></Node>
<StgValue><ssdm name="and_ln58_2584"/></StgValue>
</operation>

<operation id="4512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5158 %xor_ln58_5171 = xor i1 %tmp_6627, i1 %tmp_6628

]]></Node>
<StgValue><ssdm name="xor_ln58_5171"/></StgValue>
</operation>

<operation id="4513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5159 %xor_ln58_5172 = xor i1 %xor_ln58_5171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5172"/></StgValue>
</operation>

<operation id="4514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5160 %or_ln58_1290 = or i1 %and_ln58_2583, i1 %xor_ln58_5172

]]></Node>
<StgValue><ssdm name="or_ln58_1290"/></StgValue>
</operation>

<operation id="4515" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5161 %select_ln58_3876 = select i1 %xor_ln58_5171, i16 32767, i16 %add_ln58_2307

]]></Node>
<StgValue><ssdm name="select_ln58_3876"/></StgValue>
</operation>

<operation id="4516" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5162 %select_ln58_3877 = select i1 %and_ln58_2584, i16 32768, i16 %add_ln58_2307

]]></Node>
<StgValue><ssdm name="select_ln58_3877"/></StgValue>
</operation>

<operation id="4517" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5163 %select_ln58_3878 = select i1 %or_ln58_1290, i16 %select_ln58_3876, i16 %select_ln58_3877

]]></Node>
<StgValue><ssdm name="select_ln58_3878"/></StgValue>
</operation>

<operation id="4518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5164 %sext_ln58_2068 = sext i16 %mult_1440

]]></Node>
<StgValue><ssdm name="sext_ln58_2068"/></StgValue>
</operation>

<operation id="4519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5167" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5165 %sext_ln58_2069 = sext i16 %mult_1451

]]></Node>
<StgValue><ssdm name="sext_ln58_2069"/></StgValue>
</operation>

<operation id="4520" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5166 %add_ln58_1600 = add i17 %sext_ln58_2069, i17 %sext_ln58_2068

]]></Node>
<StgValue><ssdm name="add_ln58_1600"/></StgValue>
</operation>

<operation id="4521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5167 %tmp_6629 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1600, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6629"/></StgValue>
</operation>

<operation id="4522" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5168 %add_ln58_2308 = add i16 %mult_1451, i16 %mult_1440

]]></Node>
<StgValue><ssdm name="add_ln58_2308"/></StgValue>
</operation>

<operation id="4523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5169 %tmp_6630 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2308, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6630"/></StgValue>
</operation>

<operation id="4524" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5170 %xor_ln58_5173 = xor i1 %tmp_6629, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5173"/></StgValue>
</operation>

<operation id="4525" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5171 %and_ln58_2585 = and i1 %tmp_6630, i1 %xor_ln58_5173

]]></Node>
<StgValue><ssdm name="and_ln58_2585"/></StgValue>
</operation>

<operation id="4526" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5172 %xor_ln58_5174 = xor i1 %tmp_6630, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5174"/></StgValue>
</operation>

<operation id="4527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5173 %and_ln58_2586 = and i1 %tmp_6629, i1 %xor_ln58_5174

]]></Node>
<StgValue><ssdm name="and_ln58_2586"/></StgValue>
</operation>

<operation id="4528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5174 %xor_ln58_5175 = xor i1 %tmp_6629, i1 %tmp_6630

]]></Node>
<StgValue><ssdm name="xor_ln58_5175"/></StgValue>
</operation>

<operation id="4529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5175 %xor_ln58_5176 = xor i1 %xor_ln58_5175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5176"/></StgValue>
</operation>

<operation id="4530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5176 %or_ln58_1291 = or i1 %and_ln58_2585, i1 %xor_ln58_5176

]]></Node>
<StgValue><ssdm name="or_ln58_1291"/></StgValue>
</operation>

<operation id="4531" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5177 %select_ln58_3879 = select i1 %xor_ln58_5175, i16 32767, i16 %add_ln58_2308

]]></Node>
<StgValue><ssdm name="select_ln58_3879"/></StgValue>
</operation>

<operation id="4532" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5178 %select_ln58_3880 = select i1 %and_ln58_2586, i16 32768, i16 %add_ln58_2308

]]></Node>
<StgValue><ssdm name="select_ln58_3880"/></StgValue>
</operation>

<operation id="4533" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5179 %select_ln58_3881 = select i1 %or_ln58_1291, i16 %select_ln58_3879, i16 %select_ln58_3880

]]></Node>
<StgValue><ssdm name="select_ln58_3881"/></StgValue>
</operation>

<operation id="4534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5180 %sext_ln58_2070 = sext i16 %mult_1441

]]></Node>
<StgValue><ssdm name="sext_ln58_2070"/></StgValue>
</operation>

<operation id="4535" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5181 %add_ln58_1601 = add i17 %sext_ln58_2066, i17 %sext_ln58_2070

]]></Node>
<StgValue><ssdm name="add_ln58_1601"/></StgValue>
</operation>

<operation id="4536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5182 %tmp_6631 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1601, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6631"/></StgValue>
</operation>

<operation id="4537" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5183 %add_ln58_2309 = add i16 %mult_1450, i16 %mult_1441

]]></Node>
<StgValue><ssdm name="add_ln58_2309"/></StgValue>
</operation>

<operation id="4538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5184 %tmp_6632 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2309, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6632"/></StgValue>
</operation>

<operation id="4539" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5185 %xor_ln58_5177 = xor i1 %tmp_6631, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5177"/></StgValue>
</operation>

<operation id="4540" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5186 %and_ln58_2587 = and i1 %tmp_6632, i1 %xor_ln58_5177

]]></Node>
<StgValue><ssdm name="and_ln58_2587"/></StgValue>
</operation>

<operation id="4541" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5187 %xor_ln58_5178 = xor i1 %tmp_6632, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5178"/></StgValue>
</operation>

<operation id="4542" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5188 %and_ln58_2588 = and i1 %tmp_6631, i1 %xor_ln58_5178

]]></Node>
<StgValue><ssdm name="and_ln58_2588"/></StgValue>
</operation>

<operation id="4543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5189 %xor_ln58_5179 = xor i1 %tmp_6631, i1 %tmp_6632

]]></Node>
<StgValue><ssdm name="xor_ln58_5179"/></StgValue>
</operation>

<operation id="4544" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5190 %xor_ln58_5180 = xor i1 %xor_ln58_5179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5180"/></StgValue>
</operation>

<operation id="4545" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5191 %or_ln58_1292 = or i1 %and_ln58_2587, i1 %xor_ln58_5180

]]></Node>
<StgValue><ssdm name="or_ln58_1292"/></StgValue>
</operation>

<operation id="4546" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5192 %select_ln58_3882 = select i1 %xor_ln58_5179, i16 32767, i16 %add_ln58_2309

]]></Node>
<StgValue><ssdm name="select_ln58_3882"/></StgValue>
</operation>

<operation id="4547" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5193 %select_ln58_3883 = select i1 %and_ln58_2588, i16 32768, i16 %add_ln58_2309

]]></Node>
<StgValue><ssdm name="select_ln58_3883"/></StgValue>
</operation>

<operation id="4548" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5194 %select_ln58_3884 = select i1 %or_ln58_1292, i16 %select_ln58_3882, i16 %select_ln58_3883

]]></Node>
<StgValue><ssdm name="select_ln58_3884"/></StgValue>
</operation>

<operation id="4549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5195 %sext_ln58_2071 = sext i16 %mult_1442

]]></Node>
<StgValue><ssdm name="sext_ln58_2071"/></StgValue>
</operation>

<operation id="4550" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5196 %add_ln58_1602 = add i17 %sext_ln58_2069, i17 %sext_ln58_2071

]]></Node>
<StgValue><ssdm name="add_ln58_1602"/></StgValue>
</operation>

<operation id="4551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5197 %tmp_6633 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1602, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6633"/></StgValue>
</operation>

<operation id="4552" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5198 %add_ln58_2310 = add i16 %mult_1451, i16 %mult_1442

]]></Node>
<StgValue><ssdm name="add_ln58_2310"/></StgValue>
</operation>

<operation id="4553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5199 %tmp_6634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2310, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6634"/></StgValue>
</operation>

<operation id="4554" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5200 %xor_ln58_5181 = xor i1 %tmp_6633, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5181"/></StgValue>
</operation>

<operation id="4555" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5201 %and_ln58_2589 = and i1 %tmp_6634, i1 %xor_ln58_5181

]]></Node>
<StgValue><ssdm name="and_ln58_2589"/></StgValue>
</operation>

<operation id="4556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5202 %xor_ln58_5182 = xor i1 %tmp_6634, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5182"/></StgValue>
</operation>

<operation id="4557" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5203 %and_ln58_2590 = and i1 %tmp_6633, i1 %xor_ln58_5182

]]></Node>
<StgValue><ssdm name="and_ln58_2590"/></StgValue>
</operation>

<operation id="4558" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5204 %xor_ln58_5183 = xor i1 %tmp_6633, i1 %tmp_6634

]]></Node>
<StgValue><ssdm name="xor_ln58_5183"/></StgValue>
</operation>

<operation id="4559" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5205 %xor_ln58_5184 = xor i1 %xor_ln58_5183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5184"/></StgValue>
</operation>

<operation id="4560" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5206 %or_ln58_1293 = or i1 %and_ln58_2589, i1 %xor_ln58_5184

]]></Node>
<StgValue><ssdm name="or_ln58_1293"/></StgValue>
</operation>

<operation id="4561" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5207 %select_ln58_3885 = select i1 %xor_ln58_5183, i16 32767, i16 %add_ln58_2310

]]></Node>
<StgValue><ssdm name="select_ln58_3885"/></StgValue>
</operation>

<operation id="4562" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5208 %select_ln58_3886 = select i1 %and_ln58_2590, i16 32768, i16 %add_ln58_2310

]]></Node>
<StgValue><ssdm name="select_ln58_3886"/></StgValue>
</operation>

<operation id="4563" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5209 %select_ln58_3887 = select i1 %or_ln58_1293, i16 %select_ln58_3885, i16 %select_ln58_3886

]]></Node>
<StgValue><ssdm name="select_ln58_3887"/></StgValue>
</operation>

<operation id="4564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5210 %sext_ln58_2072 = sext i16 %mult_1445

]]></Node>
<StgValue><ssdm name="sext_ln58_2072"/></StgValue>
</operation>

<operation id="4565" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5211 %add_ln58_1603 = add i17 %sext_ln58_2066, i17 %sext_ln58_2072

]]></Node>
<StgValue><ssdm name="add_ln58_1603"/></StgValue>
</operation>

<operation id="4566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5212 %tmp_6635 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1603, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6635"/></StgValue>
</operation>

<operation id="4567" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5213 %add_ln58_2311 = add i16 %mult_1450, i16 %mult_1445

]]></Node>
<StgValue><ssdm name="add_ln58_2311"/></StgValue>
</operation>

<operation id="4568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5214 %tmp_6636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2311, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6636"/></StgValue>
</operation>

<operation id="4569" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5215 %xor_ln58_5185 = xor i1 %tmp_6635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5185"/></StgValue>
</operation>

<operation id="4570" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5216 %and_ln58_2591 = and i1 %tmp_6636, i1 %xor_ln58_5185

]]></Node>
<StgValue><ssdm name="and_ln58_2591"/></StgValue>
</operation>

<operation id="4571" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5217 %xor_ln58_5186 = xor i1 %tmp_6636, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5186"/></StgValue>
</operation>

<operation id="4572" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5218 %and_ln58_2592 = and i1 %tmp_6635, i1 %xor_ln58_5186

]]></Node>
<StgValue><ssdm name="and_ln58_2592"/></StgValue>
</operation>

<operation id="4573" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5219 %xor_ln58_5187 = xor i1 %tmp_6635, i1 %tmp_6636

]]></Node>
<StgValue><ssdm name="xor_ln58_5187"/></StgValue>
</operation>

<operation id="4574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5220 %xor_ln58_5188 = xor i1 %xor_ln58_5187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5188"/></StgValue>
</operation>

<operation id="4575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5221 %or_ln58_1294 = or i1 %and_ln58_2591, i1 %xor_ln58_5188

]]></Node>
<StgValue><ssdm name="or_ln58_1294"/></StgValue>
</operation>

<operation id="4576" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5224" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5222 %select_ln58_3888 = select i1 %xor_ln58_5187, i16 32767, i16 %add_ln58_2311

]]></Node>
<StgValue><ssdm name="select_ln58_3888"/></StgValue>
</operation>

<operation id="4577" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5223 %select_ln58_3889 = select i1 %and_ln58_2592, i16 32768, i16 %add_ln58_2311

]]></Node>
<StgValue><ssdm name="select_ln58_3889"/></StgValue>
</operation>

<operation id="4578" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5226" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5224 %select_ln58_3890 = select i1 %or_ln58_1294, i16 %select_ln58_3888, i16 %select_ln58_3889

]]></Node>
<StgValue><ssdm name="select_ln58_3890"/></StgValue>
</operation>

<operation id="4579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5227" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5225 %sext_ln58_2073 = sext i16 %mult_1448

]]></Node>
<StgValue><ssdm name="sext_ln58_2073"/></StgValue>
</operation>

<operation id="4580" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5226 %add_ln58_1604 = add i17 %sext_ln58_2066, i17 %sext_ln58_2073

]]></Node>
<StgValue><ssdm name="add_ln58_1604"/></StgValue>
</operation>

<operation id="4581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5229" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5227 %tmp_6637 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1604, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6637"/></StgValue>
</operation>

<operation id="4582" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5228 %add_ln58_2312 = add i16 %mult_1450, i16 %mult_1448

]]></Node>
<StgValue><ssdm name="add_ln58_2312"/></StgValue>
</operation>

<operation id="4583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5229 %tmp_6638 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2312, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6638"/></StgValue>
</operation>

<operation id="4584" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5230 %xor_ln58_5189 = xor i1 %tmp_6637, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5189"/></StgValue>
</operation>

<operation id="4585" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5231 %and_ln58_2593 = and i1 %tmp_6638, i1 %xor_ln58_5189

]]></Node>
<StgValue><ssdm name="and_ln58_2593"/></StgValue>
</operation>

<operation id="4586" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5232 %xor_ln58_5190 = xor i1 %tmp_6638, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5190"/></StgValue>
</operation>

<operation id="4587" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5233 %and_ln58_2594 = and i1 %tmp_6637, i1 %xor_ln58_5190

]]></Node>
<StgValue><ssdm name="and_ln58_2594"/></StgValue>
</operation>

<operation id="4588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5234 %xor_ln58_5191 = xor i1 %tmp_6637, i1 %tmp_6638

]]></Node>
<StgValue><ssdm name="xor_ln58_5191"/></StgValue>
</operation>

<operation id="4589" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5235 %xor_ln58_5192 = xor i1 %xor_ln58_5191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5192"/></StgValue>
</operation>

<operation id="4590" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5236 %or_ln58_1295 = or i1 %and_ln58_2593, i1 %xor_ln58_5192

]]></Node>
<StgValue><ssdm name="or_ln58_1295"/></StgValue>
</operation>

<operation id="4591" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5237 %select_ln58_3891 = select i1 %xor_ln58_5191, i16 32767, i16 %add_ln58_2312

]]></Node>
<StgValue><ssdm name="select_ln58_3891"/></StgValue>
</operation>

<operation id="4592" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5238 %select_ln58_3892 = select i1 %and_ln58_2594, i16 32768, i16 %add_ln58_2312

]]></Node>
<StgValue><ssdm name="select_ln58_3892"/></StgValue>
</operation>

<operation id="4593" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5239 %select_ln58_3893 = select i1 %or_ln58_1295, i16 %select_ln58_3891, i16 %select_ln58_3892

]]></Node>
<StgValue><ssdm name="select_ln58_3893"/></StgValue>
</operation>

<operation id="4594" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5242" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5240 %add_ln58_1606 = add i17 %sext_ln58_2066, i17 %sext_ln58_2071

]]></Node>
<StgValue><ssdm name="add_ln58_1606"/></StgValue>
</operation>

<operation id="4595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5243" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5241 %tmp_6639 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1606, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6639"/></StgValue>
</operation>

<operation id="4596" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5242 %add_ln58_2313 = add i16 %mult_1450, i16 %mult_1442

]]></Node>
<StgValue><ssdm name="add_ln58_2313"/></StgValue>
</operation>

<operation id="4597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5245" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5243 %tmp_6640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2313, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6640"/></StgValue>
</operation>

<operation id="4598" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5244 %xor_ln58_5193 = xor i1 %tmp_6639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5193"/></StgValue>
</operation>

<operation id="4599" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5245 %and_ln58_2595 = and i1 %tmp_6640, i1 %xor_ln58_5193

]]></Node>
<StgValue><ssdm name="and_ln58_2595"/></StgValue>
</operation>

<operation id="4600" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5246 %xor_ln58_5194 = xor i1 %tmp_6640, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5194"/></StgValue>
</operation>

<operation id="4601" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5247 %and_ln58_2596 = and i1 %tmp_6639, i1 %xor_ln58_5194

]]></Node>
<StgValue><ssdm name="and_ln58_2596"/></StgValue>
</operation>

<operation id="4602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5248 %xor_ln58_5195 = xor i1 %tmp_6639, i1 %tmp_6640

]]></Node>
<StgValue><ssdm name="xor_ln58_5195"/></StgValue>
</operation>

<operation id="4603" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5249 %xor_ln58_5196 = xor i1 %xor_ln58_5195, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5196"/></StgValue>
</operation>

<operation id="4604" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5250 %or_ln58_1296 = or i1 %and_ln58_2595, i1 %xor_ln58_5196

]]></Node>
<StgValue><ssdm name="or_ln58_1296"/></StgValue>
</operation>

<operation id="4605" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5251 %select_ln58_3894 = select i1 %xor_ln58_5195, i16 32767, i16 %add_ln58_2313

]]></Node>
<StgValue><ssdm name="select_ln58_3894"/></StgValue>
</operation>

<operation id="4606" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5252 %select_ln58_3895 = select i1 %and_ln58_2596, i16 32768, i16 %add_ln58_2313

]]></Node>
<StgValue><ssdm name="select_ln58_3895"/></StgValue>
</operation>

<operation id="4607" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5253 %select_ln58_3896 = select i1 %or_ln58_1296, i16 %select_ln58_3894, i16 %select_ln58_3895

]]></Node>
<StgValue><ssdm name="select_ln58_3896"/></StgValue>
</operation>

<operation id="4608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5254 %sext_ln58_2074 = sext i16 %mult_1449

]]></Node>
<StgValue><ssdm name="sext_ln58_2074"/></StgValue>
</operation>

<operation id="4609" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5257" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5255 %add_ln58_1607 = add i17 %sext_ln58_2066, i17 %sext_ln58_2074

]]></Node>
<StgValue><ssdm name="add_ln58_1607"/></StgValue>
</operation>

<operation id="4610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5256 %tmp_6641 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1607, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6641"/></StgValue>
</operation>

<operation id="4611" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5257 %add_ln58_2314 = add i16 %mult_1450, i16 %mult_1449

]]></Node>
<StgValue><ssdm name="add_ln58_2314"/></StgValue>
</operation>

<operation id="4612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5258 %tmp_6642 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2314, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6642"/></StgValue>
</operation>

<operation id="4613" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5259 %xor_ln58_5197 = xor i1 %tmp_6641, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5197"/></StgValue>
</operation>

<operation id="4614" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5260 %and_ln58_2597 = and i1 %tmp_6642, i1 %xor_ln58_5197

]]></Node>
<StgValue><ssdm name="and_ln58_2597"/></StgValue>
</operation>

<operation id="4615" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5261 %xor_ln58_5198 = xor i1 %tmp_6642, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5198"/></StgValue>
</operation>

<operation id="4616" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5262 %and_ln58_2598 = and i1 %tmp_6641, i1 %xor_ln58_5198

]]></Node>
<StgValue><ssdm name="and_ln58_2598"/></StgValue>
</operation>

<operation id="4617" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5263 %xor_ln58_5199 = xor i1 %tmp_6641, i1 %tmp_6642

]]></Node>
<StgValue><ssdm name="xor_ln58_5199"/></StgValue>
</operation>

<operation id="4618" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5264 %xor_ln58_5200 = xor i1 %xor_ln58_5199, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5200"/></StgValue>
</operation>

<operation id="4619" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5265 %or_ln58_1297 = or i1 %and_ln58_2597, i1 %xor_ln58_5200

]]></Node>
<StgValue><ssdm name="or_ln58_1297"/></StgValue>
</operation>

<operation id="4620" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5266 %select_ln58_3897 = select i1 %xor_ln58_5199, i16 32767, i16 %add_ln58_2314

]]></Node>
<StgValue><ssdm name="select_ln58_3897"/></StgValue>
</operation>

<operation id="4621" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5267 %select_ln58_3898 = select i1 %and_ln58_2598, i16 32768, i16 %add_ln58_2314

]]></Node>
<StgValue><ssdm name="select_ln58_3898"/></StgValue>
</operation>

<operation id="4622" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5268 %select_ln58_3899 = select i1 %or_ln58_1297, i16 %select_ln58_3897, i16 %select_ln58_3898

]]></Node>
<StgValue><ssdm name="select_ln58_3899"/></StgValue>
</operation>

<operation id="4623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5269 %sext_ln58_2075 = sext i16 %mult_1457

]]></Node>
<StgValue><ssdm name="sext_ln58_2075"/></StgValue>
</operation>

<operation id="4624" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5270 %add_ln58_1608 = add i17 %sext_ln58_2075, i17 %sext_ln58_2066

]]></Node>
<StgValue><ssdm name="add_ln58_1608"/></StgValue>
</operation>

<operation id="4625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5271 %tmp_6643 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1608, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6643"/></StgValue>
</operation>

<operation id="4626" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5272 %add_ln58_2315 = add i16 %mult_1457, i16 %mult_1450

]]></Node>
<StgValue><ssdm name="add_ln58_2315"/></StgValue>
</operation>

<operation id="4627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5273 %tmp_6644 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2315, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6644"/></StgValue>
</operation>

<operation id="4628" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5274 %xor_ln58_5201 = xor i1 %tmp_6643, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5201"/></StgValue>
</operation>

<operation id="4629" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5275 %and_ln58_2599 = and i1 %tmp_6644, i1 %xor_ln58_5201

]]></Node>
<StgValue><ssdm name="and_ln58_2599"/></StgValue>
</operation>

<operation id="4630" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5276 %xor_ln58_5202 = xor i1 %tmp_6644, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5202"/></StgValue>
</operation>

<operation id="4631" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5277 %and_ln58_2600 = and i1 %tmp_6643, i1 %xor_ln58_5202

]]></Node>
<StgValue><ssdm name="and_ln58_2600"/></StgValue>
</operation>

<operation id="4632" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5278 %xor_ln58_5203 = xor i1 %tmp_6643, i1 %tmp_6644

]]></Node>
<StgValue><ssdm name="xor_ln58_5203"/></StgValue>
</operation>

<operation id="4633" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5279 %xor_ln58_5204 = xor i1 %xor_ln58_5203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5204"/></StgValue>
</operation>

<operation id="4634" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5280 %or_ln58_1298 = or i1 %and_ln58_2599, i1 %xor_ln58_5204

]]></Node>
<StgValue><ssdm name="or_ln58_1298"/></StgValue>
</operation>

<operation id="4635" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5281 %select_ln58_3900 = select i1 %xor_ln58_5203, i16 32767, i16 %add_ln58_2315

]]></Node>
<StgValue><ssdm name="select_ln58_3900"/></StgValue>
</operation>

<operation id="4636" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5282 %select_ln58_3901 = select i1 %and_ln58_2600, i16 32768, i16 %add_ln58_2315

]]></Node>
<StgValue><ssdm name="select_ln58_3901"/></StgValue>
</operation>

<operation id="4637" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5283 %select_ln58_3902 = select i1 %or_ln58_1298, i16 %select_ln58_3900, i16 %select_ln58_3901

]]></Node>
<StgValue><ssdm name="select_ln58_3902"/></StgValue>
</operation>

<operation id="4638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5284 %sext_ln58_2076 = sext i16 %select_ln58_3884

]]></Node>
<StgValue><ssdm name="sext_ln58_2076"/></StgValue>
</operation>

<operation id="4639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5285 %sext_ln58_2077 = sext i16 %mult_1458

]]></Node>
<StgValue><ssdm name="sext_ln58_2077"/></StgValue>
</operation>

<operation id="4640" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5286 %add_ln58_1609 = add i17 %sext_ln58_2077, i17 %sext_ln58_2076

]]></Node>
<StgValue><ssdm name="add_ln58_1609"/></StgValue>
</operation>

<operation id="4641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5287 %tmp_6645 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1609, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6645"/></StgValue>
</operation>

<operation id="4642" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5288 %add_ln58_2316 = add i16 %mult_1458, i16 %select_ln58_3884

]]></Node>
<StgValue><ssdm name="add_ln58_2316"/></StgValue>
</operation>

<operation id="4643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5289 %tmp_6646 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2316, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6646"/></StgValue>
</operation>

<operation id="4644" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5290 %xor_ln58_5205 = xor i1 %tmp_6645, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5205"/></StgValue>
</operation>

<operation id="4645" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5291 %and_ln58_2601 = and i1 %tmp_6646, i1 %xor_ln58_5205

]]></Node>
<StgValue><ssdm name="and_ln58_2601"/></StgValue>
</operation>

<operation id="4646" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5292 %xor_ln58_5206 = xor i1 %tmp_6646, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5206"/></StgValue>
</operation>

<operation id="4647" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5293 %and_ln58_2602 = and i1 %tmp_6645, i1 %xor_ln58_5206

]]></Node>
<StgValue><ssdm name="and_ln58_2602"/></StgValue>
</operation>

<operation id="4648" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5294 %xor_ln58_5207 = xor i1 %tmp_6645, i1 %tmp_6646

]]></Node>
<StgValue><ssdm name="xor_ln58_5207"/></StgValue>
</operation>

<operation id="4649" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5295 %xor_ln58_5208 = xor i1 %xor_ln58_5207, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5208"/></StgValue>
</operation>

<operation id="4650" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5296 %or_ln58_1299 = or i1 %and_ln58_2601, i1 %xor_ln58_5208

]]></Node>
<StgValue><ssdm name="or_ln58_1299"/></StgValue>
</operation>

<operation id="4651" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5297 %select_ln58_3903 = select i1 %xor_ln58_5207, i16 32767, i16 %add_ln58_2316

]]></Node>
<StgValue><ssdm name="select_ln58_3903"/></StgValue>
</operation>

<operation id="4652" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5298 %select_ln58_3904 = select i1 %and_ln58_2602, i16 32768, i16 %add_ln58_2316

]]></Node>
<StgValue><ssdm name="select_ln58_3904"/></StgValue>
</operation>

<operation id="4653" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5299 %select_ln58_3905 = select i1 %or_ln58_1299, i16 %select_ln58_3903, i16 %select_ln58_3904

]]></Node>
<StgValue><ssdm name="select_ln58_3905"/></StgValue>
</operation>

<operation id="4654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5300 %sext_ln58_2078 = sext i16 %select_ln58_3887

]]></Node>
<StgValue><ssdm name="sext_ln58_2078"/></StgValue>
</operation>

<operation id="4655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5301 %sext_ln58_2079 = sext i16 %mult_1459

]]></Node>
<StgValue><ssdm name="sext_ln58_2079"/></StgValue>
</operation>

<operation id="4656" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5302 %add_ln58_1610 = add i17 %sext_ln58_2079, i17 %sext_ln58_2078

]]></Node>
<StgValue><ssdm name="add_ln58_1610"/></StgValue>
</operation>

<operation id="4657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5303 %tmp_6647 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1610, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6647"/></StgValue>
</operation>

<operation id="4658" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5304 %add_ln58_2317 = add i16 %mult_1459, i16 %select_ln58_3887

]]></Node>
<StgValue><ssdm name="add_ln58_2317"/></StgValue>
</operation>

<operation id="4659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5305 %tmp_6648 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2317, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6648"/></StgValue>
</operation>

<operation id="4660" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5306 %xor_ln58_5209 = xor i1 %tmp_6647, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5209"/></StgValue>
</operation>

<operation id="4661" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5307 %and_ln58_2603 = and i1 %tmp_6648, i1 %xor_ln58_5209

]]></Node>
<StgValue><ssdm name="and_ln58_2603"/></StgValue>
</operation>

<operation id="4662" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5308 %xor_ln58_5210 = xor i1 %tmp_6648, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5210"/></StgValue>
</operation>

<operation id="4663" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5309 %and_ln58_2604 = and i1 %tmp_6647, i1 %xor_ln58_5210

]]></Node>
<StgValue><ssdm name="and_ln58_2604"/></StgValue>
</operation>

<operation id="4664" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5310 %xor_ln58_5211 = xor i1 %tmp_6647, i1 %tmp_6648

]]></Node>
<StgValue><ssdm name="xor_ln58_5211"/></StgValue>
</operation>

<operation id="4665" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5311 %xor_ln58_5212 = xor i1 %xor_ln58_5211, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5212"/></StgValue>
</operation>

<operation id="4666" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5312 %or_ln58_1300 = or i1 %and_ln58_2603, i1 %xor_ln58_5212

]]></Node>
<StgValue><ssdm name="or_ln58_1300"/></StgValue>
</operation>

<operation id="4667" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5313 %select_ln58_3906 = select i1 %xor_ln58_5211, i16 32767, i16 %add_ln58_2317

]]></Node>
<StgValue><ssdm name="select_ln58_3906"/></StgValue>
</operation>

<operation id="4668" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5314 %select_ln58_3907 = select i1 %and_ln58_2604, i16 32768, i16 %add_ln58_2317

]]></Node>
<StgValue><ssdm name="select_ln58_3907"/></StgValue>
</operation>

<operation id="4669" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5317" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5315 %select_ln58_3908 = select i1 %or_ln58_1300, i16 %select_ln58_3906, i16 %select_ln58_3907

]]></Node>
<StgValue><ssdm name="select_ln58_3908"/></StgValue>
</operation>

<operation id="4670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5316 %sext_ln58_2080 = sext i16 %mult_1443

]]></Node>
<StgValue><ssdm name="sext_ln58_2080"/></StgValue>
</operation>

<operation id="4671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5317 %sext_ln58_2081 = sext i16 %mult_1460

]]></Node>
<StgValue><ssdm name="sext_ln58_2081"/></StgValue>
</operation>

<operation id="4672" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5318 %add_ln58_1611 = add i17 %sext_ln58_2081, i17 %sext_ln58_2080

]]></Node>
<StgValue><ssdm name="add_ln58_1611"/></StgValue>
</operation>

<operation id="4673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5319 %tmp_6649 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1611, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6649"/></StgValue>
</operation>

<operation id="4674" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5320 %add_ln58_2318 = add i16 %mult_1460, i16 %mult_1443

]]></Node>
<StgValue><ssdm name="add_ln58_2318"/></StgValue>
</operation>

<operation id="4675" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5321 %tmp_6650 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2318, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6650"/></StgValue>
</operation>

<operation id="4676" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5322 %xor_ln58_5213 = xor i1 %tmp_6649, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5213"/></StgValue>
</operation>

<operation id="4677" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5323 %and_ln58_2605 = and i1 %tmp_6650, i1 %xor_ln58_5213

]]></Node>
<StgValue><ssdm name="and_ln58_2605"/></StgValue>
</operation>

<operation id="4678" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5324 %xor_ln58_5214 = xor i1 %tmp_6650, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5214"/></StgValue>
</operation>

<operation id="4679" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5325 %and_ln58_2606 = and i1 %tmp_6649, i1 %xor_ln58_5214

]]></Node>
<StgValue><ssdm name="and_ln58_2606"/></StgValue>
</operation>

<operation id="4680" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5326 %xor_ln58_5215 = xor i1 %tmp_6649, i1 %tmp_6650

]]></Node>
<StgValue><ssdm name="xor_ln58_5215"/></StgValue>
</operation>

<operation id="4681" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5327 %xor_ln58_5216 = xor i1 %xor_ln58_5215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5216"/></StgValue>
</operation>

<operation id="4682" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5328 %or_ln58_1301 = or i1 %and_ln58_2605, i1 %xor_ln58_5216

]]></Node>
<StgValue><ssdm name="or_ln58_1301"/></StgValue>
</operation>

<operation id="4683" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5329 %select_ln58_3909 = select i1 %xor_ln58_5215, i16 32767, i16 %add_ln58_2318

]]></Node>
<StgValue><ssdm name="select_ln58_3909"/></StgValue>
</operation>

<operation id="4684" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5330 %select_ln58_3910 = select i1 %and_ln58_2606, i16 32768, i16 %add_ln58_2318

]]></Node>
<StgValue><ssdm name="select_ln58_3910"/></StgValue>
</operation>

<operation id="4685" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5331 %select_ln58_3911 = select i1 %or_ln58_1301, i16 %select_ln58_3909, i16 %select_ln58_3910

]]></Node>
<StgValue><ssdm name="select_ln58_3911"/></StgValue>
</operation>

<operation id="4686" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5334" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5332 %sext_ln58_2082 = sext i16 %mult_1452

]]></Node>
<StgValue><ssdm name="sext_ln58_2082"/></StgValue>
</operation>

<operation id="4687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5333 %sext_ln58_2083 = sext i16 %mult_1461

]]></Node>
<StgValue><ssdm name="sext_ln58_2083"/></StgValue>
</operation>

<operation id="4688" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5334 %add_ln58_1612 = add i17 %sext_ln58_2083, i17 %sext_ln58_2082

]]></Node>
<StgValue><ssdm name="add_ln58_1612"/></StgValue>
</operation>

<operation id="4689" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5335 %tmp_6651 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1612, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6651"/></StgValue>
</operation>

<operation id="4690" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5336 %add_ln58_2319 = add i16 %mult_1461, i16 %mult_1452

]]></Node>
<StgValue><ssdm name="add_ln58_2319"/></StgValue>
</operation>

<operation id="4691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5337 %tmp_6652 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2319, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6652"/></StgValue>
</operation>

<operation id="4692" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5338 %xor_ln58_5217 = xor i1 %tmp_6651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5217"/></StgValue>
</operation>

<operation id="4693" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5339 %and_ln58_2607 = and i1 %tmp_6652, i1 %xor_ln58_5217

]]></Node>
<StgValue><ssdm name="and_ln58_2607"/></StgValue>
</operation>

<operation id="4694" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5340 %xor_ln58_5218 = xor i1 %tmp_6652, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5218"/></StgValue>
</operation>

<operation id="4695" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5341 %and_ln58_2608 = and i1 %tmp_6651, i1 %xor_ln58_5218

]]></Node>
<StgValue><ssdm name="and_ln58_2608"/></StgValue>
</operation>

<operation id="4696" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5342 %xor_ln58_5219 = xor i1 %tmp_6651, i1 %tmp_6652

]]></Node>
<StgValue><ssdm name="xor_ln58_5219"/></StgValue>
</operation>

<operation id="4697" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5343 %xor_ln58_5220 = xor i1 %xor_ln58_5219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5220"/></StgValue>
</operation>

<operation id="4698" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5344 %or_ln58_1302 = or i1 %and_ln58_2607, i1 %xor_ln58_5220

]]></Node>
<StgValue><ssdm name="or_ln58_1302"/></StgValue>
</operation>

<operation id="4699" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5345 %select_ln58_3912 = select i1 %xor_ln58_5219, i16 32767, i16 %add_ln58_2319

]]></Node>
<StgValue><ssdm name="select_ln58_3912"/></StgValue>
</operation>

<operation id="4700" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5346 %select_ln58_3913 = select i1 %and_ln58_2608, i16 32768, i16 %add_ln58_2319

]]></Node>
<StgValue><ssdm name="select_ln58_3913"/></StgValue>
</operation>

<operation id="4701" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5347 %select_ln58_3914 = select i1 %or_ln58_1302, i16 %select_ln58_3912, i16 %select_ln58_3913

]]></Node>
<StgValue><ssdm name="select_ln58_3914"/></StgValue>
</operation>

<operation id="4702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5348 %sext_ln58_2084 = sext i16 %mult_1462

]]></Node>
<StgValue><ssdm name="sext_ln58_2084"/></StgValue>
</operation>

<operation id="4703" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5349 %add_ln58_1613 = add i17 %sext_ln58_2084, i17 %sext_ln58_2069

]]></Node>
<StgValue><ssdm name="add_ln58_1613"/></StgValue>
</operation>

<operation id="4704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5350 %tmp_6653 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1613, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6653"/></StgValue>
</operation>

<operation id="4705" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5351 %add_ln58_2320 = add i16 %mult_1462, i16 %mult_1451

]]></Node>
<StgValue><ssdm name="add_ln58_2320"/></StgValue>
</operation>

<operation id="4706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5352 %tmp_6654 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2320, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6654"/></StgValue>
</operation>

<operation id="4707" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5353 %xor_ln58_5221 = xor i1 %tmp_6653, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5221"/></StgValue>
</operation>

<operation id="4708" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5354 %and_ln58_2609 = and i1 %tmp_6654, i1 %xor_ln58_5221

]]></Node>
<StgValue><ssdm name="and_ln58_2609"/></StgValue>
</operation>

<operation id="4709" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5355 %xor_ln58_5222 = xor i1 %tmp_6654, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5222"/></StgValue>
</operation>

<operation id="4710" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5356 %and_ln58_2610 = and i1 %tmp_6653, i1 %xor_ln58_5222

]]></Node>
<StgValue><ssdm name="and_ln58_2610"/></StgValue>
</operation>

<operation id="4711" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5357 %xor_ln58_5223 = xor i1 %tmp_6653, i1 %tmp_6654

]]></Node>
<StgValue><ssdm name="xor_ln58_5223"/></StgValue>
</operation>

<operation id="4712" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5358 %xor_ln58_5224 = xor i1 %xor_ln58_5223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5224"/></StgValue>
</operation>

<operation id="4713" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5359 %or_ln58_1303 = or i1 %and_ln58_2609, i1 %xor_ln58_5224

]]></Node>
<StgValue><ssdm name="or_ln58_1303"/></StgValue>
</operation>

<operation id="4714" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5360 %select_ln58_3915 = select i1 %xor_ln58_5223, i16 32767, i16 %add_ln58_2320

]]></Node>
<StgValue><ssdm name="select_ln58_3915"/></StgValue>
</operation>

<operation id="4715" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5361 %select_ln58_3916 = select i1 %and_ln58_2610, i16 32768, i16 %add_ln58_2320

]]></Node>
<StgValue><ssdm name="select_ln58_3916"/></StgValue>
</operation>

<operation id="4716" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5362 %select_ln58_3917 = select i1 %or_ln58_1303, i16 %select_ln58_3915, i16 %select_ln58_3916

]]></Node>
<StgValue><ssdm name="select_ln58_3917"/></StgValue>
</operation>

<operation id="4717" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5363 %sext_ln58_2085 = sext i16 %select_ln58_3890

]]></Node>
<StgValue><ssdm name="sext_ln58_2085"/></StgValue>
</operation>

<operation id="4718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5364 %sext_ln58_2086 = sext i16 %mult_1463

]]></Node>
<StgValue><ssdm name="sext_ln58_2086"/></StgValue>
</operation>

<operation id="4719" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5365 %add_ln58_1614 = add i17 %sext_ln58_2086, i17 %sext_ln58_2085

]]></Node>
<StgValue><ssdm name="add_ln58_1614"/></StgValue>
</operation>

<operation id="4720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5366 %tmp_6655 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1614, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6655"/></StgValue>
</operation>

<operation id="4721" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5367 %add_ln58_2321 = add i16 %mult_1463, i16 %select_ln58_3890

]]></Node>
<StgValue><ssdm name="add_ln58_2321"/></StgValue>
</operation>

<operation id="4722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5368 %tmp_6656 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2321, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6656"/></StgValue>
</operation>

<operation id="4723" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5369 %xor_ln58_5225 = xor i1 %tmp_6655, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5225"/></StgValue>
</operation>

<operation id="4724" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5370 %and_ln58_2611 = and i1 %tmp_6656, i1 %xor_ln58_5225

]]></Node>
<StgValue><ssdm name="and_ln58_2611"/></StgValue>
</operation>

<operation id="4725" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5371 %xor_ln58_5226 = xor i1 %tmp_6656, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5226"/></StgValue>
</operation>

<operation id="4726" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5372 %and_ln58_2612 = and i1 %tmp_6655, i1 %xor_ln58_5226

]]></Node>
<StgValue><ssdm name="and_ln58_2612"/></StgValue>
</operation>

<operation id="4727" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5373 %xor_ln58_5227 = xor i1 %tmp_6655, i1 %tmp_6656

]]></Node>
<StgValue><ssdm name="xor_ln58_5227"/></StgValue>
</operation>

<operation id="4728" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5374 %xor_ln58_5228 = xor i1 %xor_ln58_5227, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5228"/></StgValue>
</operation>

<operation id="4729" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5375 %or_ln58_1304 = or i1 %and_ln58_2611, i1 %xor_ln58_5228

]]></Node>
<StgValue><ssdm name="or_ln58_1304"/></StgValue>
</operation>

<operation id="4730" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5376 %select_ln58_3918 = select i1 %xor_ln58_5227, i16 32767, i16 %add_ln58_2321

]]></Node>
<StgValue><ssdm name="select_ln58_3918"/></StgValue>
</operation>

<operation id="4731" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5377 %select_ln58_3919 = select i1 %and_ln58_2612, i16 32768, i16 %add_ln58_2321

]]></Node>
<StgValue><ssdm name="select_ln58_3919"/></StgValue>
</operation>

<operation id="4732" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5378 %select_ln58_3920 = select i1 %or_ln58_1304, i16 %select_ln58_3918, i16 %select_ln58_3919

]]></Node>
<StgValue><ssdm name="select_ln58_3920"/></StgValue>
</operation>

<operation id="4733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5379 %sext_ln58_2087 = sext i16 %mult_1446

]]></Node>
<StgValue><ssdm name="sext_ln58_2087"/></StgValue>
</operation>

<operation id="4734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5380 %sext_ln58_2088 = sext i16 %mult_1464

]]></Node>
<StgValue><ssdm name="sext_ln58_2088"/></StgValue>
</operation>

<operation id="4735" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5383" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5381 %add_ln58_1615 = add i17 %sext_ln58_2088, i17 %sext_ln58_2087

]]></Node>
<StgValue><ssdm name="add_ln58_1615"/></StgValue>
</operation>

<operation id="4736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5382 %tmp_6657 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1615, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6657"/></StgValue>
</operation>

<operation id="4737" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5383 %add_ln58_2322 = add i16 %mult_1464, i16 %mult_1446

]]></Node>
<StgValue><ssdm name="add_ln58_2322"/></StgValue>
</operation>

<operation id="4738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5384 %tmp_6658 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2322, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6658"/></StgValue>
</operation>

<operation id="4739" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5385 %xor_ln58_5229 = xor i1 %tmp_6657, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5229"/></StgValue>
</operation>

<operation id="4740" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5386 %and_ln58_2613 = and i1 %tmp_6658, i1 %xor_ln58_5229

]]></Node>
<StgValue><ssdm name="and_ln58_2613"/></StgValue>
</operation>

<operation id="4741" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5387 %xor_ln58_5230 = xor i1 %tmp_6658, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5230"/></StgValue>
</operation>

<operation id="4742" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5388 %and_ln58_2614 = and i1 %tmp_6657, i1 %xor_ln58_5230

]]></Node>
<StgValue><ssdm name="and_ln58_2614"/></StgValue>
</operation>

<operation id="4743" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5389 %xor_ln58_5231 = xor i1 %tmp_6657, i1 %tmp_6658

]]></Node>
<StgValue><ssdm name="xor_ln58_5231"/></StgValue>
</operation>

<operation id="4744" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5390 %xor_ln58_5232 = xor i1 %xor_ln58_5231, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5232"/></StgValue>
</operation>

<operation id="4745" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5391 %or_ln58_1305 = or i1 %and_ln58_2613, i1 %xor_ln58_5232

]]></Node>
<StgValue><ssdm name="or_ln58_1305"/></StgValue>
</operation>

<operation id="4746" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5392 %select_ln58_3921 = select i1 %xor_ln58_5231, i16 32767, i16 %add_ln58_2322

]]></Node>
<StgValue><ssdm name="select_ln58_3921"/></StgValue>
</operation>

<operation id="4747" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5393 %select_ln58_3922 = select i1 %and_ln58_2614, i16 32768, i16 %add_ln58_2322

]]></Node>
<StgValue><ssdm name="select_ln58_3922"/></StgValue>
</operation>

<operation id="4748" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5394 %select_ln58_3923 = select i1 %or_ln58_1305, i16 %select_ln58_3921, i16 %select_ln58_3922

]]></Node>
<StgValue><ssdm name="select_ln58_3923"/></StgValue>
</operation>

<operation id="4749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5395 %sext_ln58_2089 = sext i16 %select_ln58_3893

]]></Node>
<StgValue><ssdm name="sext_ln58_2089"/></StgValue>
</operation>

<operation id="4750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5396 %sext_ln58_2090 = sext i16 %mult_1465

]]></Node>
<StgValue><ssdm name="sext_ln58_2090"/></StgValue>
</operation>

<operation id="4751" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5397 %add_ln58_1616 = add i17 %sext_ln58_2090, i17 %sext_ln58_2089

]]></Node>
<StgValue><ssdm name="add_ln58_1616"/></StgValue>
</operation>

<operation id="4752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5398 %tmp_6659 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1616, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6659"/></StgValue>
</operation>

<operation id="4753" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5399 %add_ln58_2323 = add i16 %mult_1465, i16 %select_ln58_3893

]]></Node>
<StgValue><ssdm name="add_ln58_2323"/></StgValue>
</operation>

<operation id="4754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5400 %tmp_6660 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2323, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6660"/></StgValue>
</operation>

<operation id="4755" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5401 %xor_ln58_5233 = xor i1 %tmp_6659, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5233"/></StgValue>
</operation>

<operation id="4756" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5402 %and_ln58_2615 = and i1 %tmp_6660, i1 %xor_ln58_5233

]]></Node>
<StgValue><ssdm name="and_ln58_2615"/></StgValue>
</operation>

<operation id="4757" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5403 %xor_ln58_5234 = xor i1 %tmp_6660, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5234"/></StgValue>
</operation>

<operation id="4758" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5404 %and_ln58_2616 = and i1 %tmp_6659, i1 %xor_ln58_5234

]]></Node>
<StgValue><ssdm name="and_ln58_2616"/></StgValue>
</operation>

<operation id="4759" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5405 %xor_ln58_5235 = xor i1 %tmp_6659, i1 %tmp_6660

]]></Node>
<StgValue><ssdm name="xor_ln58_5235"/></StgValue>
</operation>

<operation id="4760" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5406 %xor_ln58_5236 = xor i1 %xor_ln58_5235, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5236"/></StgValue>
</operation>

<operation id="4761" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5407 %or_ln58_1306 = or i1 %and_ln58_2615, i1 %xor_ln58_5236

]]></Node>
<StgValue><ssdm name="or_ln58_1306"/></StgValue>
</operation>

<operation id="4762" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5408 %select_ln58_3924 = select i1 %xor_ln58_5235, i16 32767, i16 %add_ln58_2323

]]></Node>
<StgValue><ssdm name="select_ln58_3924"/></StgValue>
</operation>

<operation id="4763" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5409 %select_ln58_3925 = select i1 %and_ln58_2616, i16 32768, i16 %add_ln58_2323

]]></Node>
<StgValue><ssdm name="select_ln58_3925"/></StgValue>
</operation>

<operation id="4764" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5410 %select_ln58_3926 = select i1 %or_ln58_1306, i16 %select_ln58_3924, i16 %select_ln58_3925

]]></Node>
<StgValue><ssdm name="select_ln58_3926"/></StgValue>
</operation>

<operation id="4765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5411 %sext_ln58_2091 = sext i16 %mult_1454

]]></Node>
<StgValue><ssdm name="sext_ln58_2091"/></StgValue>
</operation>

<operation id="4766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5412 %sext_ln58_2092 = sext i16 %mult_1467

]]></Node>
<StgValue><ssdm name="sext_ln58_2092"/></StgValue>
</operation>

<operation id="4767" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5413 %add_ln58_1617 = add i17 %sext_ln58_2092, i17 %sext_ln58_2091

]]></Node>
<StgValue><ssdm name="add_ln58_1617"/></StgValue>
</operation>

<operation id="4768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5414 %tmp_6661 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1617, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6661"/></StgValue>
</operation>

<operation id="4769" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5415 %add_ln58_2324 = add i16 %mult_1467, i16 %mult_1454

]]></Node>
<StgValue><ssdm name="add_ln58_2324"/></StgValue>
</operation>

<operation id="4770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5416 %tmp_6662 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2324, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6662"/></StgValue>
</operation>

<operation id="4771" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5417 %xor_ln58_5237 = xor i1 %tmp_6661, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5237"/></StgValue>
</operation>

<operation id="4772" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5418 %and_ln58_2617 = and i1 %tmp_6662, i1 %xor_ln58_5237

]]></Node>
<StgValue><ssdm name="and_ln58_2617"/></StgValue>
</operation>

<operation id="4773" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5419 %xor_ln58_5238 = xor i1 %tmp_6662, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5238"/></StgValue>
</operation>

<operation id="4774" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5420 %and_ln58_2618 = and i1 %tmp_6661, i1 %xor_ln58_5238

]]></Node>
<StgValue><ssdm name="and_ln58_2618"/></StgValue>
</operation>

<operation id="4775" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5421 %xor_ln58_5239 = xor i1 %tmp_6661, i1 %tmp_6662

]]></Node>
<StgValue><ssdm name="xor_ln58_5239"/></StgValue>
</operation>

<operation id="4776" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5422 %xor_ln58_5240 = xor i1 %xor_ln58_5239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5240"/></StgValue>
</operation>

<operation id="4777" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5423 %or_ln58_1307 = or i1 %and_ln58_2617, i1 %xor_ln58_5240

]]></Node>
<StgValue><ssdm name="or_ln58_1307"/></StgValue>
</operation>

<operation id="4778" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5424 %select_ln58_3927 = select i1 %xor_ln58_5239, i16 32767, i16 %add_ln58_2324

]]></Node>
<StgValue><ssdm name="select_ln58_3927"/></StgValue>
</operation>

<operation id="4779" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5425 %select_ln58_3928 = select i1 %and_ln58_2618, i16 32768, i16 %add_ln58_2324

]]></Node>
<StgValue><ssdm name="select_ln58_3928"/></StgValue>
</operation>

<operation id="4780" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5426 %select_ln58_3929 = select i1 %or_ln58_1307, i16 %select_ln58_3927, i16 %select_ln58_3928

]]></Node>
<StgValue><ssdm name="select_ln58_3929"/></StgValue>
</operation>

<operation id="4781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5427 %sext_ln58_2093 = sext i16 %mult_1468

]]></Node>
<StgValue><ssdm name="sext_ln58_2093"/></StgValue>
</operation>

<operation id="4782" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5428 %add_ln58_1618 = add i17 %sext_ln58_2093, i17 %sext_ln58_2087

]]></Node>
<StgValue><ssdm name="add_ln58_1618"/></StgValue>
</operation>

<operation id="4783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5429 %tmp_6663 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1618, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6663"/></StgValue>
</operation>

<operation id="4784" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5430 %add_ln58_2325 = add i16 %mult_1468, i16 %mult_1446

]]></Node>
<StgValue><ssdm name="add_ln58_2325"/></StgValue>
</operation>

<operation id="4785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5431 %tmp_6664 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2325, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6664"/></StgValue>
</operation>

<operation id="4786" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5432 %xor_ln58_5241 = xor i1 %tmp_6663, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5241"/></StgValue>
</operation>

<operation id="4787" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5433 %and_ln58_2619 = and i1 %tmp_6664, i1 %xor_ln58_5241

]]></Node>
<StgValue><ssdm name="and_ln58_2619"/></StgValue>
</operation>

<operation id="4788" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5434 %xor_ln58_5242 = xor i1 %tmp_6664, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5242"/></StgValue>
</operation>

<operation id="4789" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5435 %and_ln58_2620 = and i1 %tmp_6663, i1 %xor_ln58_5242

]]></Node>
<StgValue><ssdm name="and_ln58_2620"/></StgValue>
</operation>

<operation id="4790" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5436 %xor_ln58_5243 = xor i1 %tmp_6663, i1 %tmp_6664

]]></Node>
<StgValue><ssdm name="xor_ln58_5243"/></StgValue>
</operation>

<operation id="4791" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5437 %xor_ln58_5244 = xor i1 %xor_ln58_5243, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5244"/></StgValue>
</operation>

<operation id="4792" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5438 %or_ln58_1308 = or i1 %and_ln58_2619, i1 %xor_ln58_5244

]]></Node>
<StgValue><ssdm name="or_ln58_1308"/></StgValue>
</operation>

<operation id="4793" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5439 %select_ln58_3930 = select i1 %xor_ln58_5243, i16 32767, i16 %add_ln58_2325

]]></Node>
<StgValue><ssdm name="select_ln58_3930"/></StgValue>
</operation>

<operation id="4794" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5440 %select_ln58_3931 = select i1 %and_ln58_2620, i16 32768, i16 %add_ln58_2325

]]></Node>
<StgValue><ssdm name="select_ln58_3931"/></StgValue>
</operation>

<operation id="4795" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5443" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5441 %select_ln58_3932 = select i1 %or_ln58_1308, i16 %select_ln58_3930, i16 %select_ln58_3931

]]></Node>
<StgValue><ssdm name="select_ln58_3932"/></StgValue>
</operation>

<operation id="4796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5444" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5442 %sext_ln58_2094 = sext i16 %mult_1470

]]></Node>
<StgValue><ssdm name="sext_ln58_2094"/></StgValue>
</operation>

<operation id="4797" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5443 %add_ln58_1619 = add i17 %sext_ln58_2094, i17 %sext_ln58_2087

]]></Node>
<StgValue><ssdm name="add_ln58_1619"/></StgValue>
</operation>

<operation id="4798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5444 %tmp_6665 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1619, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6665"/></StgValue>
</operation>

<operation id="4799" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5445 %add_ln58_2326 = add i16 %mult_1470, i16 %mult_1446

]]></Node>
<StgValue><ssdm name="add_ln58_2326"/></StgValue>
</operation>

<operation id="4800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5446 %tmp_6666 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2326, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6666"/></StgValue>
</operation>

<operation id="4801" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5447 %xor_ln58_5245 = xor i1 %tmp_6665, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5245"/></StgValue>
</operation>

<operation id="4802" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5448 %and_ln58_2621 = and i1 %tmp_6666, i1 %xor_ln58_5245

]]></Node>
<StgValue><ssdm name="and_ln58_2621"/></StgValue>
</operation>

<operation id="4803" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5449 %xor_ln58_5246 = xor i1 %tmp_6666, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5246"/></StgValue>
</operation>

<operation id="4804" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5450 %and_ln58_2622 = and i1 %tmp_6665, i1 %xor_ln58_5246

]]></Node>
<StgValue><ssdm name="and_ln58_2622"/></StgValue>
</operation>

<operation id="4805" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5451 %xor_ln58_5247 = xor i1 %tmp_6665, i1 %tmp_6666

]]></Node>
<StgValue><ssdm name="xor_ln58_5247"/></StgValue>
</operation>

<operation id="4806" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5452 %xor_ln58_5248 = xor i1 %xor_ln58_5247, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5248"/></StgValue>
</operation>

<operation id="4807" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5453 %or_ln58_1309 = or i1 %and_ln58_2621, i1 %xor_ln58_5248

]]></Node>
<StgValue><ssdm name="or_ln58_1309"/></StgValue>
</operation>

<operation id="4808" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5454 %select_ln58_3933 = select i1 %xor_ln58_5247, i16 32767, i16 %add_ln58_2326

]]></Node>
<StgValue><ssdm name="select_ln58_3933"/></StgValue>
</operation>

<operation id="4809" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5457" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5455 %select_ln58_3934 = select i1 %and_ln58_2622, i16 32768, i16 %add_ln58_2326

]]></Node>
<StgValue><ssdm name="select_ln58_3934"/></StgValue>
</operation>

<operation id="4810" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5458" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5456 %select_ln58_3935 = select i1 %or_ln58_1309, i16 %select_ln58_3933, i16 %select_ln58_3934

]]></Node>
<StgValue><ssdm name="select_ln58_3935"/></StgValue>
</operation>

<operation id="4811" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5457 %sext_ln58_2095 = sext i16 %mult_1471

]]></Node>
<StgValue><ssdm name="sext_ln58_2095"/></StgValue>
</operation>

<operation id="4812" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5458 %add_ln58_1620 = add i17 %sext_ln58_2095, i17 %sext_ln58_2066

]]></Node>
<StgValue><ssdm name="add_ln58_1620"/></StgValue>
</operation>

<operation id="4813" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5459 %tmp_6667 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1620, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6667"/></StgValue>
</operation>

<operation id="4814" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5460 %add_ln58_2327 = add i16 %mult_1471, i16 %mult_1450

]]></Node>
<StgValue><ssdm name="add_ln58_2327"/></StgValue>
</operation>

<operation id="4815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5461 %tmp_6668 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2327, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6668"/></StgValue>
</operation>

<operation id="4816" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5462 %xor_ln58_5249 = xor i1 %tmp_6667, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5249"/></StgValue>
</operation>

<operation id="4817" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5463 %and_ln58_2623 = and i1 %tmp_6668, i1 %xor_ln58_5249

]]></Node>
<StgValue><ssdm name="and_ln58_2623"/></StgValue>
</operation>

<operation id="4818" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5464 %xor_ln58_5250 = xor i1 %tmp_6668, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5250"/></StgValue>
</operation>

<operation id="4819" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5465 %and_ln58_2624 = and i1 %tmp_6667, i1 %xor_ln58_5250

]]></Node>
<StgValue><ssdm name="and_ln58_2624"/></StgValue>
</operation>

<operation id="4820" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5466 %xor_ln58_5251 = xor i1 %tmp_6667, i1 %tmp_6668

]]></Node>
<StgValue><ssdm name="xor_ln58_5251"/></StgValue>
</operation>

<operation id="4821" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5467 %xor_ln58_5252 = xor i1 %xor_ln58_5251, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5252"/></StgValue>
</operation>

<operation id="4822" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5468 %or_ln58_1310 = or i1 %and_ln58_2623, i1 %xor_ln58_5252

]]></Node>
<StgValue><ssdm name="or_ln58_1310"/></StgValue>
</operation>

<operation id="4823" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5469 %select_ln58_3936 = select i1 %xor_ln58_5251, i16 32767, i16 %add_ln58_2327

]]></Node>
<StgValue><ssdm name="select_ln58_3936"/></StgValue>
</operation>

<operation id="4824" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5470 %select_ln58_3937 = select i1 %and_ln58_2624, i16 32768, i16 %add_ln58_2327

]]></Node>
<StgValue><ssdm name="select_ln58_3937"/></StgValue>
</operation>

<operation id="4825" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5471 %select_ln58_3938 = select i1 %or_ln58_1310, i16 %select_ln58_3936, i16 %select_ln58_3937

]]></Node>
<StgValue><ssdm name="select_ln58_3938"/></StgValue>
</operation>

<operation id="4826" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5474" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5472 %sext_ln58_2096 = sext i16 %mult

]]></Node>
<StgValue><ssdm name="sext_ln58_2096"/></StgValue>
</operation>

<operation id="4827" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5475" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5473 %sext_ln58_2097 = sext i16 %mult_1472

]]></Node>
<StgValue><ssdm name="sext_ln58_2097"/></StgValue>
</operation>

<operation id="4828" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5474 %add_ln58_1621 = add i17 %sext_ln58_2097, i17 %sext_ln58_2096

]]></Node>
<StgValue><ssdm name="add_ln58_1621"/></StgValue>
</operation>

<operation id="4829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5477" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5475 %tmp_6669 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1621, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6669"/></StgValue>
</operation>

<operation id="4830" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5476 %add_ln58_2328 = add i16 %mult_1472, i16 %mult

]]></Node>
<StgValue><ssdm name="add_ln58_2328"/></StgValue>
</operation>

<operation id="4831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5477 %tmp_6670 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2328, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6670"/></StgValue>
</operation>

<operation id="4832" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5478 %xor_ln58_5253 = xor i1 %tmp_6669, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5253"/></StgValue>
</operation>

<operation id="4833" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5479 %and_ln58_2625 = and i1 %tmp_6670, i1 %xor_ln58_5253

]]></Node>
<StgValue><ssdm name="and_ln58_2625"/></StgValue>
</operation>

<operation id="4834" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5480 %xor_ln58_5254 = xor i1 %tmp_6670, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5254"/></StgValue>
</operation>

<operation id="4835" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5481 %and_ln58_2626 = and i1 %tmp_6669, i1 %xor_ln58_5254

]]></Node>
<StgValue><ssdm name="and_ln58_2626"/></StgValue>
</operation>

<operation id="4836" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5482 %xor_ln58_5255 = xor i1 %tmp_6669, i1 %tmp_6670

]]></Node>
<StgValue><ssdm name="xor_ln58_5255"/></StgValue>
</operation>

<operation id="4837" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5483 %xor_ln58_5256 = xor i1 %xor_ln58_5255, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5256"/></StgValue>
</operation>

<operation id="4838" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5484 %or_ln58_1311 = or i1 %and_ln58_2625, i1 %xor_ln58_5256

]]></Node>
<StgValue><ssdm name="or_ln58_1311"/></StgValue>
</operation>

<operation id="4839" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5485 %select_ln58_3939 = select i1 %xor_ln58_5255, i16 32767, i16 %add_ln58_2328

]]></Node>
<StgValue><ssdm name="select_ln58_3939"/></StgValue>
</operation>

<operation id="4840" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5486 %select_ln58_3940 = select i1 %and_ln58_2626, i16 32768, i16 %add_ln58_2328

]]></Node>
<StgValue><ssdm name="select_ln58_3940"/></StgValue>
</operation>

<operation id="4841" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5487 %select_ln58_3941 = select i1 %or_ln58_1311, i16 %select_ln58_3939, i16 %select_ln58_3940

]]></Node>
<StgValue><ssdm name="select_ln58_3941"/></StgValue>
</operation>

<operation id="4842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5488 %sext_ln58_2098 = sext i16 %mult_1456

]]></Node>
<StgValue><ssdm name="sext_ln58_2098"/></StgValue>
</operation>

<operation id="4843" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5491" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5489 %sext_ln58_2099 = sext i16 %mult_1473

]]></Node>
<StgValue><ssdm name="sext_ln58_2099"/></StgValue>
</operation>

<operation id="4844" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5490 %add_ln58_1622 = add i17 %sext_ln58_2099, i17 %sext_ln58_2098

]]></Node>
<StgValue><ssdm name="add_ln58_1622"/></StgValue>
</operation>

<operation id="4845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5493" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5491 %tmp_6671 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1622, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6671"/></StgValue>
</operation>

<operation id="4846" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5492 %add_ln58_2329 = add i16 %mult_1473, i16 %mult_1456

]]></Node>
<StgValue><ssdm name="add_ln58_2329"/></StgValue>
</operation>

<operation id="4847" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5495" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5493 %tmp_6672 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2329, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6672"/></StgValue>
</operation>

<operation id="4848" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5494 %xor_ln58_5257 = xor i1 %tmp_6671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5257"/></StgValue>
</operation>

<operation id="4849" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5495 %and_ln58_2627 = and i1 %tmp_6672, i1 %xor_ln58_5257

]]></Node>
<StgValue><ssdm name="and_ln58_2627"/></StgValue>
</operation>

<operation id="4850" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5496 %xor_ln58_5258 = xor i1 %tmp_6672, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5258"/></StgValue>
</operation>

<operation id="4851" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5497 %and_ln58_2628 = and i1 %tmp_6671, i1 %xor_ln58_5258

]]></Node>
<StgValue><ssdm name="and_ln58_2628"/></StgValue>
</operation>

<operation id="4852" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5498 %xor_ln58_5259 = xor i1 %tmp_6671, i1 %tmp_6672

]]></Node>
<StgValue><ssdm name="xor_ln58_5259"/></StgValue>
</operation>

<operation id="4853" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5499 %xor_ln58_5260 = xor i1 %xor_ln58_5259, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5260"/></StgValue>
</operation>

<operation id="4854" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5500 %or_ln58_1312 = or i1 %and_ln58_2627, i1 %xor_ln58_5260

]]></Node>
<StgValue><ssdm name="or_ln58_1312"/></StgValue>
</operation>

<operation id="4855" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5501 %select_ln58_3942 = select i1 %xor_ln58_5259, i16 32767, i16 %add_ln58_2329

]]></Node>
<StgValue><ssdm name="select_ln58_3942"/></StgValue>
</operation>

<operation id="4856" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5502 %select_ln58_3943 = select i1 %and_ln58_2628, i16 32768, i16 %add_ln58_2329

]]></Node>
<StgValue><ssdm name="select_ln58_3943"/></StgValue>
</operation>

<operation id="4857" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5503 %select_ln58_3944 = select i1 %or_ln58_1312, i16 %select_ln58_3942, i16 %select_ln58_3943

]]></Node>
<StgValue><ssdm name="select_ln58_3944"/></StgValue>
</operation>

<operation id="4858" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5504 %sext_ln58_2100 = sext i16 %select_ln58_3902

]]></Node>
<StgValue><ssdm name="sext_ln58_2100"/></StgValue>
</operation>

<operation id="4859" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5505 %sext_ln58_2101 = sext i16 %mult_1474

]]></Node>
<StgValue><ssdm name="sext_ln58_2101"/></StgValue>
</operation>

<operation id="4860" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5506 %add_ln58_1623 = add i17 %sext_ln58_2101, i17 %sext_ln58_2100

]]></Node>
<StgValue><ssdm name="add_ln58_1623"/></StgValue>
</operation>

<operation id="4861" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5507 %tmp_6673 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1623, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6673"/></StgValue>
</operation>

<operation id="4862" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5508 %add_ln58_2330 = add i16 %mult_1474, i16 %select_ln58_3902

]]></Node>
<StgValue><ssdm name="add_ln58_2330"/></StgValue>
</operation>

<operation id="4863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5509 %tmp_6674 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2330, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6674"/></StgValue>
</operation>

<operation id="4864" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5510 %xor_ln58_5261 = xor i1 %tmp_6673, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5261"/></StgValue>
</operation>

<operation id="4865" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5511 %and_ln58_2629 = and i1 %tmp_6674, i1 %xor_ln58_5261

]]></Node>
<StgValue><ssdm name="and_ln58_2629"/></StgValue>
</operation>

<operation id="4866" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5512 %xor_ln58_5262 = xor i1 %tmp_6674, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5262"/></StgValue>
</operation>

<operation id="4867" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5513 %and_ln58_2630 = and i1 %tmp_6673, i1 %xor_ln58_5262

]]></Node>
<StgValue><ssdm name="and_ln58_2630"/></StgValue>
</operation>

<operation id="4868" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5514 %xor_ln58_5263 = xor i1 %tmp_6673, i1 %tmp_6674

]]></Node>
<StgValue><ssdm name="xor_ln58_5263"/></StgValue>
</operation>

<operation id="4869" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5515 %xor_ln58_5264 = xor i1 %xor_ln58_5263, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5264"/></StgValue>
</operation>

<operation id="4870" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5516 %or_ln58_1313 = or i1 %and_ln58_2629, i1 %xor_ln58_5264

]]></Node>
<StgValue><ssdm name="or_ln58_1313"/></StgValue>
</operation>

<operation id="4871" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5517 %select_ln58_3945 = select i1 %xor_ln58_5263, i16 32767, i16 %add_ln58_2330

]]></Node>
<StgValue><ssdm name="select_ln58_3945"/></StgValue>
</operation>

<operation id="4872" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5518 %select_ln58_3946 = select i1 %and_ln58_2630, i16 32768, i16 %add_ln58_2330

]]></Node>
<StgValue><ssdm name="select_ln58_3946"/></StgValue>
</operation>

<operation id="4873" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5519 %select_ln58_3947 = select i1 %or_ln58_1313, i16 %select_ln58_3945, i16 %select_ln58_3946

]]></Node>
<StgValue><ssdm name="select_ln58_3947"/></StgValue>
</operation>

<operation id="4874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5520 %sext_ln58_2102 = sext i16 %select_ln58_3908

]]></Node>
<StgValue><ssdm name="sext_ln58_2102"/></StgValue>
</operation>

<operation id="4875" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5521 %sext_ln58_2103 = sext i16 %mult_1475

]]></Node>
<StgValue><ssdm name="sext_ln58_2103"/></StgValue>
</operation>

<operation id="4876" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5522 %add_ln58_1624 = add i17 %sext_ln58_2103, i17 %sext_ln58_2102

]]></Node>
<StgValue><ssdm name="add_ln58_1624"/></StgValue>
</operation>

<operation id="4877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5523 %tmp_6675 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1624, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6675"/></StgValue>
</operation>

<operation id="4878" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5524 %add_ln58_2331 = add i16 %mult_1475, i16 %select_ln58_3908

]]></Node>
<StgValue><ssdm name="add_ln58_2331"/></StgValue>
</operation>

<operation id="4879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5525 %tmp_6676 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2331, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6676"/></StgValue>
</operation>

<operation id="4880" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5526 %xor_ln58_5265 = xor i1 %tmp_6675, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5265"/></StgValue>
</operation>

<operation id="4881" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5527 %and_ln58_2631 = and i1 %tmp_6676, i1 %xor_ln58_5265

]]></Node>
<StgValue><ssdm name="and_ln58_2631"/></StgValue>
</operation>

<operation id="4882" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5528 %xor_ln58_5266 = xor i1 %tmp_6676, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5266"/></StgValue>
</operation>

<operation id="4883" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5529 %and_ln58_2632 = and i1 %tmp_6675, i1 %xor_ln58_5266

]]></Node>
<StgValue><ssdm name="and_ln58_2632"/></StgValue>
</operation>

<operation id="4884" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5530 %xor_ln58_5267 = xor i1 %tmp_6675, i1 %tmp_6676

]]></Node>
<StgValue><ssdm name="xor_ln58_5267"/></StgValue>
</operation>

<operation id="4885" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5531 %xor_ln58_5268 = xor i1 %xor_ln58_5267, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5268"/></StgValue>
</operation>

<operation id="4886" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5532 %or_ln58_1314 = or i1 %and_ln58_2631, i1 %xor_ln58_5268

]]></Node>
<StgValue><ssdm name="or_ln58_1314"/></StgValue>
</operation>

<operation id="4887" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5533 %select_ln58_3948 = select i1 %xor_ln58_5267, i16 32767, i16 %add_ln58_2331

]]></Node>
<StgValue><ssdm name="select_ln58_3948"/></StgValue>
</operation>

<operation id="4888" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5534 %select_ln58_3949 = select i1 %and_ln58_2632, i16 32768, i16 %add_ln58_2331

]]></Node>
<StgValue><ssdm name="select_ln58_3949"/></StgValue>
</operation>

<operation id="4889" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5535 %select_ln58_3950 = select i1 %or_ln58_1314, i16 %select_ln58_3948, i16 %select_ln58_3949

]]></Node>
<StgValue><ssdm name="select_ln58_3950"/></StgValue>
</operation>

<operation id="4890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5536 %sext_ln58_2104 = sext i16 %mult_1453

]]></Node>
<StgValue><ssdm name="sext_ln58_2104"/></StgValue>
</operation>

<operation id="4891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5537 %sext_ln58_2105 = sext i16 %mult_1476

]]></Node>
<StgValue><ssdm name="sext_ln58_2105"/></StgValue>
</operation>

<operation id="4892" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5538 %add_ln58_1625 = add i17 %sext_ln58_2105, i17 %sext_ln58_2104

]]></Node>
<StgValue><ssdm name="add_ln58_1625"/></StgValue>
</operation>

<operation id="4893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5539 %tmp_6677 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1625, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6677"/></StgValue>
</operation>

<operation id="4894" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5540 %add_ln58_2332 = add i16 %mult_1476, i16 %mult_1453

]]></Node>
<StgValue><ssdm name="add_ln58_2332"/></StgValue>
</operation>

<operation id="4895" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5541 %tmp_6678 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2332, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6678"/></StgValue>
</operation>

<operation id="4896" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5542 %xor_ln58_5269 = xor i1 %tmp_6677, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5269"/></StgValue>
</operation>

<operation id="4897" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5543 %and_ln58_2633 = and i1 %tmp_6678, i1 %xor_ln58_5269

]]></Node>
<StgValue><ssdm name="and_ln58_2633"/></StgValue>
</operation>

<operation id="4898" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5544 %xor_ln58_5270 = xor i1 %tmp_6678, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5270"/></StgValue>
</operation>

<operation id="4899" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5545 %and_ln58_2634 = and i1 %tmp_6677, i1 %xor_ln58_5270

]]></Node>
<StgValue><ssdm name="and_ln58_2634"/></StgValue>
</operation>

<operation id="4900" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5546 %xor_ln58_5271 = xor i1 %tmp_6677, i1 %tmp_6678

]]></Node>
<StgValue><ssdm name="xor_ln58_5271"/></StgValue>
</operation>

<operation id="4901" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5547 %xor_ln58_5272 = xor i1 %xor_ln58_5271, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5272"/></StgValue>
</operation>

<operation id="4902" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5548 %or_ln58_1315 = or i1 %and_ln58_2633, i1 %xor_ln58_5272

]]></Node>
<StgValue><ssdm name="or_ln58_1315"/></StgValue>
</operation>

<operation id="4903" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5549 %select_ln58_3951 = select i1 %xor_ln58_5271, i16 32767, i16 %add_ln58_2332

]]></Node>
<StgValue><ssdm name="select_ln58_3951"/></StgValue>
</operation>

<operation id="4904" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5550 %select_ln58_3952 = select i1 %and_ln58_2634, i16 32768, i16 %add_ln58_2332

]]></Node>
<StgValue><ssdm name="select_ln58_3952"/></StgValue>
</operation>

<operation id="4905" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5551 %select_ln58_3953 = select i1 %or_ln58_1315, i16 %select_ln58_3951, i16 %select_ln58_3952

]]></Node>
<StgValue><ssdm name="select_ln58_3953"/></StgValue>
</operation>

<operation id="4906" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5552 %sext_ln58_2106 = sext i16 %select_ln58_3917

]]></Node>
<StgValue><ssdm name="sext_ln58_2106"/></StgValue>
</operation>

<operation id="4907" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5553 %sext_ln58_2107 = sext i16 %mult_1477

]]></Node>
<StgValue><ssdm name="sext_ln58_2107"/></StgValue>
</operation>

<operation id="4908" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5554 %add_ln58_1626 = add i17 %sext_ln58_2107, i17 %sext_ln58_2106

]]></Node>
<StgValue><ssdm name="add_ln58_1626"/></StgValue>
</operation>

<operation id="4909" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5555 %tmp_6679 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1626, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6679"/></StgValue>
</operation>

<operation id="4910" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5556 %add_ln58_2333 = add i16 %mult_1477, i16 %select_ln58_3917

]]></Node>
<StgValue><ssdm name="add_ln58_2333"/></StgValue>
</operation>

<operation id="4911" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5557 %tmp_6680 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2333, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6680"/></StgValue>
</operation>

<operation id="4912" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5558 %xor_ln58_5273 = xor i1 %tmp_6679, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5273"/></StgValue>
</operation>

<operation id="4913" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5559 %and_ln58_2635 = and i1 %tmp_6680, i1 %xor_ln58_5273

]]></Node>
<StgValue><ssdm name="and_ln58_2635"/></StgValue>
</operation>

<operation id="4914" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5560 %xor_ln58_5274 = xor i1 %tmp_6680, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5274"/></StgValue>
</operation>

<operation id="4915" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5561 %and_ln58_2636 = and i1 %tmp_6679, i1 %xor_ln58_5274

]]></Node>
<StgValue><ssdm name="and_ln58_2636"/></StgValue>
</operation>

<operation id="4916" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5562 %xor_ln58_5275 = xor i1 %tmp_6679, i1 %tmp_6680

]]></Node>
<StgValue><ssdm name="xor_ln58_5275"/></StgValue>
</operation>

<operation id="4917" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5563 %xor_ln58_5276 = xor i1 %xor_ln58_5275, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5276"/></StgValue>
</operation>

<operation id="4918" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5564 %or_ln58_1316 = or i1 %and_ln58_2635, i1 %xor_ln58_5276

]]></Node>
<StgValue><ssdm name="or_ln58_1316"/></StgValue>
</operation>

<operation id="4919" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5565 %select_ln58_3954 = select i1 %xor_ln58_5275, i16 32767, i16 %add_ln58_2333

]]></Node>
<StgValue><ssdm name="select_ln58_3954"/></StgValue>
</operation>

<operation id="4920" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5566 %select_ln58_3955 = select i1 %and_ln58_2636, i16 32768, i16 %add_ln58_2333

]]></Node>
<StgValue><ssdm name="select_ln58_3955"/></StgValue>
</operation>

<operation id="4921" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5567 %select_ln58_3956 = select i1 %or_ln58_1316, i16 %select_ln58_3954, i16 %select_ln58_3955

]]></Node>
<StgValue><ssdm name="select_ln58_3956"/></StgValue>
</operation>

<operation id="4922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5568 %sext_ln58_2108 = sext i16 %mult_1447

]]></Node>
<StgValue><ssdm name="sext_ln58_2108"/></StgValue>
</operation>

<operation id="4923" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5569 %sext_ln58_2109 = sext i16 %mult_1479

]]></Node>
<StgValue><ssdm name="sext_ln58_2109"/></StgValue>
</operation>

<operation id="4924" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5570 %add_ln58_1627 = add i17 %sext_ln58_2109, i17 %sext_ln58_2108

]]></Node>
<StgValue><ssdm name="add_ln58_1627"/></StgValue>
</operation>

<operation id="4925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5571 %tmp_6681 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1627, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6681"/></StgValue>
</operation>

<operation id="4926" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5572 %add_ln58_2334 = add i16 %mult_1479, i16 %mult_1447

]]></Node>
<StgValue><ssdm name="add_ln58_2334"/></StgValue>
</operation>

<operation id="4927" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5573 %tmp_6682 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2334, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6682"/></StgValue>
</operation>

<operation id="4928" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5574 %xor_ln58_5277 = xor i1 %tmp_6681, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5277"/></StgValue>
</operation>

<operation id="4929" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5575 %and_ln58_2637 = and i1 %tmp_6682, i1 %xor_ln58_5277

]]></Node>
<StgValue><ssdm name="and_ln58_2637"/></StgValue>
</operation>

<operation id="4930" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5576 %xor_ln58_5278 = xor i1 %tmp_6682, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5278"/></StgValue>
</operation>

<operation id="4931" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5577 %and_ln58_2638 = and i1 %tmp_6681, i1 %xor_ln58_5278

]]></Node>
<StgValue><ssdm name="and_ln58_2638"/></StgValue>
</operation>

<operation id="4932" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5578 %xor_ln58_5279 = xor i1 %tmp_6681, i1 %tmp_6682

]]></Node>
<StgValue><ssdm name="xor_ln58_5279"/></StgValue>
</operation>

<operation id="4933" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5579 %xor_ln58_5280 = xor i1 %xor_ln58_5279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5280"/></StgValue>
</operation>

<operation id="4934" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5580 %or_ln58_1317 = or i1 %and_ln58_2637, i1 %xor_ln58_5280

]]></Node>
<StgValue><ssdm name="or_ln58_1317"/></StgValue>
</operation>

<operation id="4935" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5581 %select_ln58_3957 = select i1 %xor_ln58_5279, i16 32767, i16 %add_ln58_2334

]]></Node>
<StgValue><ssdm name="select_ln58_3957"/></StgValue>
</operation>

<operation id="4936" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5584" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5582 %select_ln58_3958 = select i1 %and_ln58_2638, i16 32768, i16 %add_ln58_2334

]]></Node>
<StgValue><ssdm name="select_ln58_3958"/></StgValue>
</operation>

<operation id="4937" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5583 %select_ln58_3959 = select i1 %or_ln58_1317, i16 %select_ln58_3957, i16 %select_ln58_3958

]]></Node>
<StgValue><ssdm name="select_ln58_3959"/></StgValue>
</operation>

<operation id="4938" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5586" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5584 %sext_ln58_2110 = sext i16 %select_ln58_3926

]]></Node>
<StgValue><ssdm name="sext_ln58_2110"/></StgValue>
</operation>

<operation id="4939" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5587" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5585 %sext_ln58_2111 = sext i16 %mult_1481

]]></Node>
<StgValue><ssdm name="sext_ln58_2111"/></StgValue>
</operation>

<operation id="4940" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5588" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5586 %add_ln58_1628 = add i17 %sext_ln58_2111, i17 %sext_ln58_2110

]]></Node>
<StgValue><ssdm name="add_ln58_1628"/></StgValue>
</operation>

<operation id="4941" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5587 %tmp_6683 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1628, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6683"/></StgValue>
</operation>

<operation id="4942" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5588 %add_ln58_2335 = add i16 %mult_1481, i16 %select_ln58_3926

]]></Node>
<StgValue><ssdm name="add_ln58_2335"/></StgValue>
</operation>

<operation id="4943" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5589 %tmp_6684 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2335, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6684"/></StgValue>
</operation>

<operation id="4944" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5590 %xor_ln58_5281 = xor i1 %tmp_6683, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5281"/></StgValue>
</operation>

<operation id="4945" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5591 %and_ln58_2639 = and i1 %tmp_6684, i1 %xor_ln58_5281

]]></Node>
<StgValue><ssdm name="and_ln58_2639"/></StgValue>
</operation>

<operation id="4946" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5592 %xor_ln58_5282 = xor i1 %tmp_6684, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5282"/></StgValue>
</operation>

<operation id="4947" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5593 %and_ln58_2640 = and i1 %tmp_6683, i1 %xor_ln58_5282

]]></Node>
<StgValue><ssdm name="and_ln58_2640"/></StgValue>
</operation>

<operation id="4948" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5594 %xor_ln58_5283 = xor i1 %tmp_6683, i1 %tmp_6684

]]></Node>
<StgValue><ssdm name="xor_ln58_5283"/></StgValue>
</operation>

<operation id="4949" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5595 %xor_ln58_5284 = xor i1 %xor_ln58_5283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5284"/></StgValue>
</operation>

<operation id="4950" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5596 %or_ln58_1318 = or i1 %and_ln58_2639, i1 %xor_ln58_5284

]]></Node>
<StgValue><ssdm name="or_ln58_1318"/></StgValue>
</operation>

<operation id="4951" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5597 %select_ln58_3960 = select i1 %xor_ln58_5283, i16 32767, i16 %add_ln58_2335

]]></Node>
<StgValue><ssdm name="select_ln58_3960"/></StgValue>
</operation>

<operation id="4952" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5598 %select_ln58_3961 = select i1 %and_ln58_2640, i16 32768, i16 %add_ln58_2335

]]></Node>
<StgValue><ssdm name="select_ln58_3961"/></StgValue>
</operation>

<operation id="4953" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5599 %select_ln58_3962 = select i1 %or_ln58_1318, i16 %select_ln58_3960, i16 %select_ln58_3961

]]></Node>
<StgValue><ssdm name="select_ln58_3962"/></StgValue>
</operation>

<operation id="4954" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5600 %sext_ln58_2112 = sext i16 %mult_1466

]]></Node>
<StgValue><ssdm name="sext_ln58_2112"/></StgValue>
</operation>

<operation id="4955" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5601 %sext_ln58_2113 = sext i16 %mult_1482

]]></Node>
<StgValue><ssdm name="sext_ln58_2113"/></StgValue>
</operation>

<operation id="4956" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5602 %add_ln58_1629 = add i17 %sext_ln58_2113, i17 %sext_ln58_2112

]]></Node>
<StgValue><ssdm name="add_ln58_1629"/></StgValue>
</operation>

<operation id="4957" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5605" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5603 %tmp_6685 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1629, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6685"/></StgValue>
</operation>

<operation id="4958" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5604 %add_ln58_2336 = add i16 %mult_1482, i16 %mult_1466

]]></Node>
<StgValue><ssdm name="add_ln58_2336"/></StgValue>
</operation>

<operation id="4959" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5605 %tmp_6686 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2336, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6686"/></StgValue>
</operation>

<operation id="4960" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5606 %xor_ln58_5285 = xor i1 %tmp_6685, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5285"/></StgValue>
</operation>

<operation id="4961" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5607 %and_ln58_2641 = and i1 %tmp_6686, i1 %xor_ln58_5285

]]></Node>
<StgValue><ssdm name="and_ln58_2641"/></StgValue>
</operation>

<operation id="4962" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5608 %xor_ln58_5286 = xor i1 %tmp_6686, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5286"/></StgValue>
</operation>

<operation id="4963" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5609 %and_ln58_2642 = and i1 %tmp_6685, i1 %xor_ln58_5286

]]></Node>
<StgValue><ssdm name="and_ln58_2642"/></StgValue>
</operation>

<operation id="4964" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5610 %xor_ln58_5287 = xor i1 %tmp_6685, i1 %tmp_6686

]]></Node>
<StgValue><ssdm name="xor_ln58_5287"/></StgValue>
</operation>

<operation id="4965" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5611 %xor_ln58_5288 = xor i1 %xor_ln58_5287, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5288"/></StgValue>
</operation>

<operation id="4966" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5612 %or_ln58_1319 = or i1 %and_ln58_2641, i1 %xor_ln58_5288

]]></Node>
<StgValue><ssdm name="or_ln58_1319"/></StgValue>
</operation>

<operation id="4967" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5613 %select_ln58_3963 = select i1 %xor_ln58_5287, i16 32767, i16 %add_ln58_2336

]]></Node>
<StgValue><ssdm name="select_ln58_3963"/></StgValue>
</operation>

<operation id="4968" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5614 %select_ln58_3964 = select i1 %and_ln58_2642, i16 32768, i16 %add_ln58_2336

]]></Node>
<StgValue><ssdm name="select_ln58_3964"/></StgValue>
</operation>

<operation id="4969" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5615 %select_ln58_3965 = select i1 %or_ln58_1319, i16 %select_ln58_3963, i16 %select_ln58_3964

]]></Node>
<StgValue><ssdm name="select_ln58_3965"/></StgValue>
</operation>

<operation id="4970" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5616 %sext_ln58_2114 = sext i16 %select_ln58_3935

]]></Node>
<StgValue><ssdm name="sext_ln58_2114"/></StgValue>
</operation>

<operation id="4971" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5617 %sext_ln58_2115 = sext i16 %mult_1483

]]></Node>
<StgValue><ssdm name="sext_ln58_2115"/></StgValue>
</operation>

<operation id="4972" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5618 %add_ln58_1630 = add i17 %sext_ln58_2115, i17 %sext_ln58_2114

]]></Node>
<StgValue><ssdm name="add_ln58_1630"/></StgValue>
</operation>

<operation id="4973" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5619 %tmp_6687 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1630, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6687"/></StgValue>
</operation>

<operation id="4974" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5620 %add_ln58_2337 = add i16 %mult_1483, i16 %select_ln58_3935

]]></Node>
<StgValue><ssdm name="add_ln58_2337"/></StgValue>
</operation>

<operation id="4975" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5621 %tmp_6688 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2337, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6688"/></StgValue>
</operation>

<operation id="4976" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5622 %xor_ln58_5289 = xor i1 %tmp_6687, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5289"/></StgValue>
</operation>

<operation id="4977" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5623 %and_ln58_2643 = and i1 %tmp_6688, i1 %xor_ln58_5289

]]></Node>
<StgValue><ssdm name="and_ln58_2643"/></StgValue>
</operation>

<operation id="4978" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5624 %xor_ln58_5290 = xor i1 %tmp_6688, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5290"/></StgValue>
</operation>

<operation id="4979" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5625 %and_ln58_2644 = and i1 %tmp_6687, i1 %xor_ln58_5290

]]></Node>
<StgValue><ssdm name="and_ln58_2644"/></StgValue>
</operation>

<operation id="4980" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5626 %xor_ln58_5291 = xor i1 %tmp_6687, i1 %tmp_6688

]]></Node>
<StgValue><ssdm name="xor_ln58_5291"/></StgValue>
</operation>

<operation id="4981" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5627 %xor_ln58_5292 = xor i1 %xor_ln58_5291, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5292"/></StgValue>
</operation>

<operation id="4982" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5628 %or_ln58_1320 = or i1 %and_ln58_2643, i1 %xor_ln58_5292

]]></Node>
<StgValue><ssdm name="or_ln58_1320"/></StgValue>
</operation>

<operation id="4983" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5629 %select_ln58_3966 = select i1 %xor_ln58_5291, i16 32767, i16 %add_ln58_2337

]]></Node>
<StgValue><ssdm name="select_ln58_3966"/></StgValue>
</operation>

<operation id="4984" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5630 %select_ln58_3967 = select i1 %and_ln58_2644, i16 32768, i16 %add_ln58_2337

]]></Node>
<StgValue><ssdm name="select_ln58_3967"/></StgValue>
</operation>

<operation id="4985" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5631 %select_ln58_3968 = select i1 %or_ln58_1320, i16 %select_ln58_3966, i16 %select_ln58_3967

]]></Node>
<StgValue><ssdm name="select_ln58_3968"/></StgValue>
</operation>

<operation id="4986" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5632 %sext_ln58_2116 = sext i16 %select_ln58_3938

]]></Node>
<StgValue><ssdm name="sext_ln58_2116"/></StgValue>
</operation>

<operation id="4987" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5635" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5633 %sext_ln58_2117 = sext i16 %mult_1484

]]></Node>
<StgValue><ssdm name="sext_ln58_2117"/></StgValue>
</operation>

<operation id="4988" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5634 %add_ln58_1631 = add i17 %sext_ln58_2117, i17 %sext_ln58_2116

]]></Node>
<StgValue><ssdm name="add_ln58_1631"/></StgValue>
</operation>

<operation id="4989" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5635 %tmp_6689 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1631, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6689"/></StgValue>
</operation>

<operation id="4990" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5636 %add_ln58_2338 = add i16 %mult_1484, i16 %select_ln58_3938

]]></Node>
<StgValue><ssdm name="add_ln58_2338"/></StgValue>
</operation>

<operation id="4991" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5637 %tmp_6690 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2338, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6690"/></StgValue>
</operation>

<operation id="4992" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5638 %xor_ln58_5293 = xor i1 %tmp_6689, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5293"/></StgValue>
</operation>

<operation id="4993" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5639 %and_ln58_2645 = and i1 %tmp_6690, i1 %xor_ln58_5293

]]></Node>
<StgValue><ssdm name="and_ln58_2645"/></StgValue>
</operation>

<operation id="4994" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5640 %xor_ln58_5294 = xor i1 %tmp_6690, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5294"/></StgValue>
</operation>

<operation id="4995" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5641 %and_ln58_2646 = and i1 %tmp_6689, i1 %xor_ln58_5294

]]></Node>
<StgValue><ssdm name="and_ln58_2646"/></StgValue>
</operation>

<operation id="4996" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5642 %xor_ln58_5295 = xor i1 %tmp_6689, i1 %tmp_6690

]]></Node>
<StgValue><ssdm name="xor_ln58_5295"/></StgValue>
</operation>

<operation id="4997" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5643 %xor_ln58_5296 = xor i1 %xor_ln58_5295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5296"/></StgValue>
</operation>

<operation id="4998" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5644 %or_ln58_1321 = or i1 %and_ln58_2645, i1 %xor_ln58_5296

]]></Node>
<StgValue><ssdm name="or_ln58_1321"/></StgValue>
</operation>

<operation id="4999" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5645 %select_ln58_3969 = select i1 %xor_ln58_5295, i16 32767, i16 %add_ln58_2338

]]></Node>
<StgValue><ssdm name="select_ln58_3969"/></StgValue>
</operation>

<operation id="5000" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5646 %select_ln58_3970 = select i1 %and_ln58_2646, i16 32768, i16 %add_ln58_2338

]]></Node>
<StgValue><ssdm name="select_ln58_3970"/></StgValue>
</operation>

<operation id="5001" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5647 %select_ln58_3971 = select i1 %or_ln58_1321, i16 %select_ln58_3969, i16 %select_ln58_3970

]]></Node>
<StgValue><ssdm name="select_ln58_3971"/></StgValue>
</operation>

<operation id="5002" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5648 %sext_ln58_2118 = sext i16 %select_ln58_3875

]]></Node>
<StgValue><ssdm name="sext_ln58_2118"/></StgValue>
</operation>

<operation id="5003" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5649 %sext_ln58_2119 = sext i16 %mult_1485

]]></Node>
<StgValue><ssdm name="sext_ln58_2119"/></StgValue>
</operation>

<operation id="5004" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5650 %add_ln58_1632 = add i17 %sext_ln58_2119, i17 %sext_ln58_2118

]]></Node>
<StgValue><ssdm name="add_ln58_1632"/></StgValue>
</operation>

<operation id="5005" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5651 %tmp_6691 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1632, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6691"/></StgValue>
</operation>

<operation id="5006" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5652 %add_ln58_2339 = add i16 %mult_1485, i16 %select_ln58_3875

]]></Node>
<StgValue><ssdm name="add_ln58_2339"/></StgValue>
</operation>

<operation id="5007" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5653 %tmp_6692 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2339, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6692"/></StgValue>
</operation>

<operation id="5008" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5654 %xor_ln58_5297 = xor i1 %tmp_6691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5297"/></StgValue>
</operation>

<operation id="5009" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5655 %and_ln58_2647 = and i1 %tmp_6692, i1 %xor_ln58_5297

]]></Node>
<StgValue><ssdm name="and_ln58_2647"/></StgValue>
</operation>

<operation id="5010" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5656 %xor_ln58_5298 = xor i1 %tmp_6692, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5298"/></StgValue>
</operation>

<operation id="5011" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5657 %and_ln58_2648 = and i1 %tmp_6691, i1 %xor_ln58_5298

]]></Node>
<StgValue><ssdm name="and_ln58_2648"/></StgValue>
</operation>

<operation id="5012" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5658 %xor_ln58_5299 = xor i1 %tmp_6691, i1 %tmp_6692

]]></Node>
<StgValue><ssdm name="xor_ln58_5299"/></StgValue>
</operation>

<operation id="5013" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5659 %xor_ln58_5300 = xor i1 %xor_ln58_5299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5300"/></StgValue>
</operation>

<operation id="5014" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5660 %or_ln58_1322 = or i1 %and_ln58_2647, i1 %xor_ln58_5300

]]></Node>
<StgValue><ssdm name="or_ln58_1322"/></StgValue>
</operation>

<operation id="5015" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5661 %select_ln58_3972 = select i1 %xor_ln58_5299, i16 32767, i16 %add_ln58_2339

]]></Node>
<StgValue><ssdm name="select_ln58_3972"/></StgValue>
</operation>

<operation id="5016" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5662 %select_ln58_3973 = select i1 %and_ln58_2648, i16 32768, i16 %add_ln58_2339

]]></Node>
<StgValue><ssdm name="select_ln58_3973"/></StgValue>
</operation>

<operation id="5017" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5663 %select_ln58_3974 = select i1 %or_ln58_1322, i16 %select_ln58_3972, i16 %select_ln58_3973

]]></Node>
<StgValue><ssdm name="select_ln58_3974"/></StgValue>
</operation>

<operation id="5018" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5664 %sext_ln58_2120 = sext i16 %mult_1455

]]></Node>
<StgValue><ssdm name="sext_ln58_2120"/></StgValue>
</operation>

<operation id="5019" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5665 %sext_ln58_2121 = sext i16 %mult_1486

]]></Node>
<StgValue><ssdm name="sext_ln58_2121"/></StgValue>
</operation>

<operation id="5020" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5666 %add_ln58_1633 = add i17 %sext_ln58_2121, i17 %sext_ln58_2120

]]></Node>
<StgValue><ssdm name="add_ln58_1633"/></StgValue>
</operation>

<operation id="5021" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5667 %tmp_6693 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1633, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6693"/></StgValue>
</operation>

<operation id="5022" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5668 %add_ln58_2340 = add i16 %mult_1486, i16 %mult_1455

]]></Node>
<StgValue><ssdm name="add_ln58_2340"/></StgValue>
</operation>

<operation id="5023" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5669 %tmp_6694 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2340, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6694"/></StgValue>
</operation>

<operation id="5024" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5670 %xor_ln58_5301 = xor i1 %tmp_6693, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5301"/></StgValue>
</operation>

<operation id="5025" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5671 %and_ln58_2649 = and i1 %tmp_6694, i1 %xor_ln58_5301

]]></Node>
<StgValue><ssdm name="and_ln58_2649"/></StgValue>
</operation>

<operation id="5026" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5672 %xor_ln58_5302 = xor i1 %tmp_6694, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5302"/></StgValue>
</operation>

<operation id="5027" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5673 %and_ln58_2650 = and i1 %tmp_6693, i1 %xor_ln58_5302

]]></Node>
<StgValue><ssdm name="and_ln58_2650"/></StgValue>
</operation>

<operation id="5028" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5674 %xor_ln58_5303 = xor i1 %tmp_6693, i1 %tmp_6694

]]></Node>
<StgValue><ssdm name="xor_ln58_5303"/></StgValue>
</operation>

<operation id="5029" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5675 %xor_ln58_5304 = xor i1 %xor_ln58_5303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5304"/></StgValue>
</operation>

<operation id="5030" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5676 %or_ln58_1323 = or i1 %and_ln58_2649, i1 %xor_ln58_5304

]]></Node>
<StgValue><ssdm name="or_ln58_1323"/></StgValue>
</operation>

<operation id="5031" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5677 %select_ln58_3975 = select i1 %xor_ln58_5303, i16 32767, i16 %add_ln58_2340

]]></Node>
<StgValue><ssdm name="select_ln58_3975"/></StgValue>
</operation>

<operation id="5032" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5678 %select_ln58_3976 = select i1 %and_ln58_2650, i16 32768, i16 %add_ln58_2340

]]></Node>
<StgValue><ssdm name="select_ln58_3976"/></StgValue>
</operation>

<operation id="5033" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5679 %select_ln58_3977 = select i1 %or_ln58_1323, i16 %select_ln58_3975, i16 %select_ln58_3976

]]></Node>
<StgValue><ssdm name="select_ln58_3977"/></StgValue>
</operation>

<operation id="5034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5680 %sext_ln58_2122 = sext i16 %select_ln58_3947

]]></Node>
<StgValue><ssdm name="sext_ln58_2122"/></StgValue>
</operation>

<operation id="5035" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5681 %sext_ln58_2123 = sext i16 %mult_1488

]]></Node>
<StgValue><ssdm name="sext_ln58_2123"/></StgValue>
</operation>

<operation id="5036" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5682 %add_ln58_1634 = add i17 %sext_ln58_2123, i17 %sext_ln58_2122

]]></Node>
<StgValue><ssdm name="add_ln58_1634"/></StgValue>
</operation>

<operation id="5037" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5683 %tmp_6695 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1634, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6695"/></StgValue>
</operation>

<operation id="5038" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5684 %add_ln58_2341 = add i16 %mult_1488, i16 %select_ln58_3947

]]></Node>
<StgValue><ssdm name="add_ln58_2341"/></StgValue>
</operation>

<operation id="5039" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5685 %tmp_6696 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2341, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6696"/></StgValue>
</operation>

<operation id="5040" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5686 %xor_ln58_5305 = xor i1 %tmp_6695, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5305"/></StgValue>
</operation>

<operation id="5041" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5687 %and_ln58_2651 = and i1 %tmp_6696, i1 %xor_ln58_5305

]]></Node>
<StgValue><ssdm name="and_ln58_2651"/></StgValue>
</operation>

<operation id="5042" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5688 %xor_ln58_5306 = xor i1 %tmp_6696, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5306"/></StgValue>
</operation>

<operation id="5043" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5689 %and_ln58_2652 = and i1 %tmp_6695, i1 %xor_ln58_5306

]]></Node>
<StgValue><ssdm name="and_ln58_2652"/></StgValue>
</operation>

<operation id="5044" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5690 %xor_ln58_5307 = xor i1 %tmp_6695, i1 %tmp_6696

]]></Node>
<StgValue><ssdm name="xor_ln58_5307"/></StgValue>
</operation>

<operation id="5045" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5691 %xor_ln58_5308 = xor i1 %xor_ln58_5307, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5308"/></StgValue>
</operation>

<operation id="5046" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5692 %or_ln58_1324 = or i1 %and_ln58_2651, i1 %xor_ln58_5308

]]></Node>
<StgValue><ssdm name="or_ln58_1324"/></StgValue>
</operation>

<operation id="5047" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5693 %select_ln58_3978 = select i1 %xor_ln58_5307, i16 32767, i16 %add_ln58_2341

]]></Node>
<StgValue><ssdm name="select_ln58_3978"/></StgValue>
</operation>

<operation id="5048" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5694 %select_ln58_3979 = select i1 %and_ln58_2652, i16 32768, i16 %add_ln58_2341

]]></Node>
<StgValue><ssdm name="select_ln58_3979"/></StgValue>
</operation>

<operation id="5049" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5695 %select_ln58_3980 = select i1 %or_ln58_1324, i16 %select_ln58_3978, i16 %select_ln58_3979

]]></Node>
<StgValue><ssdm name="select_ln58_3980"/></StgValue>
</operation>

<operation id="5050" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5696 %sext_ln58_2124 = sext i16 %mult_1489

]]></Node>
<StgValue><ssdm name="sext_ln58_2124"/></StgValue>
</operation>

<operation id="5051" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5697 %add_ln58_1635 = add i17 %sext_ln58_2124, i17 %sext_ln58_2066

]]></Node>
<StgValue><ssdm name="add_ln58_1635"/></StgValue>
</operation>

<operation id="5052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5698 %tmp_6697 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1635, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6697"/></StgValue>
</operation>

<operation id="5053" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5699 %add_ln58_2342 = add i16 %mult_1489, i16 %mult_1450

]]></Node>
<StgValue><ssdm name="add_ln58_2342"/></StgValue>
</operation>

<operation id="5054" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5700 %tmp_6698 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2342, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6698"/></StgValue>
</operation>

<operation id="5055" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5701 %xor_ln58_5309 = xor i1 %tmp_6697, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5309"/></StgValue>
</operation>

<operation id="5056" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5702 %and_ln58_2653 = and i1 %tmp_6698, i1 %xor_ln58_5309

]]></Node>
<StgValue><ssdm name="and_ln58_2653"/></StgValue>
</operation>

<operation id="5057" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5703 %xor_ln58_5310 = xor i1 %tmp_6698, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5310"/></StgValue>
</operation>

<operation id="5058" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5704 %and_ln58_2654 = and i1 %tmp_6697, i1 %xor_ln58_5310

]]></Node>
<StgValue><ssdm name="and_ln58_2654"/></StgValue>
</operation>

<operation id="5059" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5705 %xor_ln58_5311 = xor i1 %tmp_6697, i1 %tmp_6698

]]></Node>
<StgValue><ssdm name="xor_ln58_5311"/></StgValue>
</operation>

<operation id="5060" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5706 %xor_ln58_5312 = xor i1 %xor_ln58_5311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5312"/></StgValue>
</operation>

<operation id="5061" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5707 %or_ln58_1325 = or i1 %and_ln58_2653, i1 %xor_ln58_5312

]]></Node>
<StgValue><ssdm name="or_ln58_1325"/></StgValue>
</operation>

<operation id="5062" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5708 %select_ln58_3981 = select i1 %xor_ln58_5311, i16 32767, i16 %add_ln58_2342

]]></Node>
<StgValue><ssdm name="select_ln58_3981"/></StgValue>
</operation>

<operation id="5063" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5709 %select_ln58_3982 = select i1 %and_ln58_2654, i16 32768, i16 %add_ln58_2342

]]></Node>
<StgValue><ssdm name="select_ln58_3982"/></StgValue>
</operation>

<operation id="5064" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5710 %select_ln58_3983 = select i1 %or_ln58_1325, i16 %select_ln58_3981, i16 %select_ln58_3982

]]></Node>
<StgValue><ssdm name="select_ln58_3983"/></StgValue>
</operation>

<operation id="5065" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5711 %sext_ln58_2125 = sext i16 %select_ln58_3905

]]></Node>
<StgValue><ssdm name="sext_ln58_2125"/></StgValue>
</operation>

<operation id="5066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5712 %sext_ln58_2126 = sext i16 %mult_1490

]]></Node>
<StgValue><ssdm name="sext_ln58_2126"/></StgValue>
</operation>

<operation id="5067" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5713 %add_ln58_1636 = add i17 %sext_ln58_2126, i17 %sext_ln58_2125

]]></Node>
<StgValue><ssdm name="add_ln58_1636"/></StgValue>
</operation>

<operation id="5068" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5714 %tmp_6699 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1636, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6699"/></StgValue>
</operation>

<operation id="5069" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5715 %add_ln58_2343 = add i16 %mult_1490, i16 %select_ln58_3905

]]></Node>
<StgValue><ssdm name="add_ln58_2343"/></StgValue>
</operation>

<operation id="5070" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5716 %tmp_6700 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2343, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6700"/></StgValue>
</operation>

<operation id="5071" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5717 %xor_ln58_5313 = xor i1 %tmp_6699, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5313"/></StgValue>
</operation>

<operation id="5072" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5718 %and_ln58_2655 = and i1 %tmp_6700, i1 %xor_ln58_5313

]]></Node>
<StgValue><ssdm name="and_ln58_2655"/></StgValue>
</operation>

<operation id="5073" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5719 %xor_ln58_5314 = xor i1 %tmp_6700, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5314"/></StgValue>
</operation>

<operation id="5074" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5720 %and_ln58_2656 = and i1 %tmp_6699, i1 %xor_ln58_5314

]]></Node>
<StgValue><ssdm name="and_ln58_2656"/></StgValue>
</operation>

<operation id="5075" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5721 %xor_ln58_5315 = xor i1 %tmp_6699, i1 %tmp_6700

]]></Node>
<StgValue><ssdm name="xor_ln58_5315"/></StgValue>
</operation>

<operation id="5076" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5722 %xor_ln58_5316 = xor i1 %xor_ln58_5315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5316"/></StgValue>
</operation>

<operation id="5077" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5723 %or_ln58_1326 = or i1 %and_ln58_2655, i1 %xor_ln58_5316

]]></Node>
<StgValue><ssdm name="or_ln58_1326"/></StgValue>
</operation>

<operation id="5078" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5724 %select_ln58_3984 = select i1 %xor_ln58_5315, i16 32767, i16 %add_ln58_2343

]]></Node>
<StgValue><ssdm name="select_ln58_3984"/></StgValue>
</operation>

<operation id="5079" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5725 %select_ln58_3985 = select i1 %and_ln58_2656, i16 32768, i16 %add_ln58_2343

]]></Node>
<StgValue><ssdm name="select_ln58_3985"/></StgValue>
</operation>

<operation id="5080" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5728" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5726 %select_ln58_3986 = select i1 %or_ln58_1326, i16 %select_ln58_3984, i16 %select_ln58_3985

]]></Node>
<StgValue><ssdm name="select_ln58_3986"/></StgValue>
</operation>

<operation id="5081" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5727 %sext_ln58_2127 = sext i16 %select_ln58_3911

]]></Node>
<StgValue><ssdm name="sext_ln58_2127"/></StgValue>
</operation>

<operation id="5082" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5728 %sext_ln58_2128 = sext i16 %mult_1491

]]></Node>
<StgValue><ssdm name="sext_ln58_2128"/></StgValue>
</operation>

<operation id="5083" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5729 %add_ln58_1637 = add i17 %sext_ln58_2128, i17 %sext_ln58_2127

]]></Node>
<StgValue><ssdm name="add_ln58_1637"/></StgValue>
</operation>

<operation id="5084" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5730 %tmp_6701 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1637, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6701"/></StgValue>
</operation>

<operation id="5085" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5731 %add_ln58_2344 = add i16 %mult_1491, i16 %select_ln58_3911

]]></Node>
<StgValue><ssdm name="add_ln58_2344"/></StgValue>
</operation>

<operation id="5086" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5732 %tmp_6702 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2344, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6702"/></StgValue>
</operation>

<operation id="5087" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5733 %xor_ln58_5317 = xor i1 %tmp_6701, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5317"/></StgValue>
</operation>

<operation id="5088" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5734 %and_ln58_2657 = and i1 %tmp_6702, i1 %xor_ln58_5317

]]></Node>
<StgValue><ssdm name="and_ln58_2657"/></StgValue>
</operation>

<operation id="5089" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5735 %xor_ln58_5318 = xor i1 %tmp_6702, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5318"/></StgValue>
</operation>

<operation id="5090" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5736 %and_ln58_2658 = and i1 %tmp_6701, i1 %xor_ln58_5318

]]></Node>
<StgValue><ssdm name="and_ln58_2658"/></StgValue>
</operation>

<operation id="5091" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5737 %xor_ln58_5319 = xor i1 %tmp_6701, i1 %tmp_6702

]]></Node>
<StgValue><ssdm name="xor_ln58_5319"/></StgValue>
</operation>

<operation id="5092" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5738 %xor_ln58_5320 = xor i1 %xor_ln58_5319, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5320"/></StgValue>
</operation>

<operation id="5093" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5739 %or_ln58_1327 = or i1 %and_ln58_2657, i1 %xor_ln58_5320

]]></Node>
<StgValue><ssdm name="or_ln58_1327"/></StgValue>
</operation>

<operation id="5094" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5740 %select_ln58_3987 = select i1 %xor_ln58_5319, i16 32767, i16 %add_ln58_2344

]]></Node>
<StgValue><ssdm name="select_ln58_3987"/></StgValue>
</operation>

<operation id="5095" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5741 %select_ln58_3988 = select i1 %and_ln58_2658, i16 32768, i16 %add_ln58_2344

]]></Node>
<StgValue><ssdm name="select_ln58_3988"/></StgValue>
</operation>

<operation id="5096" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5742 %select_ln58_3989 = select i1 %or_ln58_1327, i16 %select_ln58_3987, i16 %select_ln58_3988

]]></Node>
<StgValue><ssdm name="select_ln58_3989"/></StgValue>
</operation>

<operation id="5097" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5743 %sext_ln58_2129 = sext i16 %mult_1444

]]></Node>
<StgValue><ssdm name="sext_ln58_2129"/></StgValue>
</operation>

<operation id="5098" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5744 %sext_ln58_2130 = sext i16 %mult_1492

]]></Node>
<StgValue><ssdm name="sext_ln58_2130"/></StgValue>
</operation>

<operation id="5099" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5745 %add_ln58_1638 = add i17 %sext_ln58_2130, i17 %sext_ln58_2129

]]></Node>
<StgValue><ssdm name="add_ln58_1638"/></StgValue>
</operation>

<operation id="5100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5746 %tmp_6703 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1638, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6703"/></StgValue>
</operation>

<operation id="5101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5747 %add_ln58_2345 = add i16 %mult_1492, i16 %mult_1444

]]></Node>
<StgValue><ssdm name="add_ln58_2345"/></StgValue>
</operation>

<operation id="5102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5750" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5748 %tmp_6704 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2345, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6704"/></StgValue>
</operation>

<operation id="5103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5749 %xor_ln58_5321 = xor i1 %tmp_6703, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5321"/></StgValue>
</operation>

<operation id="5104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5750 %and_ln58_2659 = and i1 %tmp_6704, i1 %xor_ln58_5321

]]></Node>
<StgValue><ssdm name="and_ln58_2659"/></StgValue>
</operation>

<operation id="5105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5751 %xor_ln58_5322 = xor i1 %tmp_6704, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5322"/></StgValue>
</operation>

<operation id="5106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5752 %and_ln58_2660 = and i1 %tmp_6703, i1 %xor_ln58_5322

]]></Node>
<StgValue><ssdm name="and_ln58_2660"/></StgValue>
</operation>

<operation id="5107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5753 %xor_ln58_5323 = xor i1 %tmp_6703, i1 %tmp_6704

]]></Node>
<StgValue><ssdm name="xor_ln58_5323"/></StgValue>
</operation>

<operation id="5108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5754 %xor_ln58_5324 = xor i1 %xor_ln58_5323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5324"/></StgValue>
</operation>

<operation id="5109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5755 %or_ln58_1328 = or i1 %and_ln58_2659, i1 %xor_ln58_5324

]]></Node>
<StgValue><ssdm name="or_ln58_1328"/></StgValue>
</operation>

<operation id="5110" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5756 %select_ln58_3990 = select i1 %xor_ln58_5323, i16 32767, i16 %add_ln58_2345

]]></Node>
<StgValue><ssdm name="select_ln58_3990"/></StgValue>
</operation>

<operation id="5111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5757 %select_ln58_3991 = select i1 %and_ln58_2660, i16 32768, i16 %add_ln58_2345

]]></Node>
<StgValue><ssdm name="select_ln58_3991"/></StgValue>
</operation>

<operation id="5112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5758 %select_ln58_3992 = select i1 %or_ln58_1328, i16 %select_ln58_3990, i16 %select_ln58_3991

]]></Node>
<StgValue><ssdm name="select_ln58_3992"/></StgValue>
</operation>

<operation id="5113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5759 %sext_ln58_2131 = sext i16 %select_ln58_3914

]]></Node>
<StgValue><ssdm name="sext_ln58_2131"/></StgValue>
</operation>

<operation id="5114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5760 %sext_ln58_2132 = sext i16 %mult_1493

]]></Node>
<StgValue><ssdm name="sext_ln58_2132"/></StgValue>
</operation>

<operation id="5115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5761 %add_ln58_1639 = add i17 %sext_ln58_2132, i17 %sext_ln58_2131

]]></Node>
<StgValue><ssdm name="add_ln58_1639"/></StgValue>
</operation>

<operation id="5116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5762 %tmp_6705 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1639, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6705"/></StgValue>
</operation>

<operation id="5117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5763 %add_ln58_2346 = add i16 %mult_1493, i16 %select_ln58_3914

]]></Node>
<StgValue><ssdm name="add_ln58_2346"/></StgValue>
</operation>

<operation id="5118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5764 %tmp_6706 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2346, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6706"/></StgValue>
</operation>

<operation id="5119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5765 %xor_ln58_5325 = xor i1 %tmp_6705, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5325"/></StgValue>
</operation>

<operation id="5120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5766 %and_ln58_2661 = and i1 %tmp_6706, i1 %xor_ln58_5325

]]></Node>
<StgValue><ssdm name="and_ln58_2661"/></StgValue>
</operation>

<operation id="5121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5767 %xor_ln58_5326 = xor i1 %tmp_6706, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5326"/></StgValue>
</operation>

<operation id="5122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5768 %and_ln58_2662 = and i1 %tmp_6705, i1 %xor_ln58_5326

]]></Node>
<StgValue><ssdm name="and_ln58_2662"/></StgValue>
</operation>

<operation id="5123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5769 %xor_ln58_5327 = xor i1 %tmp_6705, i1 %tmp_6706

]]></Node>
<StgValue><ssdm name="xor_ln58_5327"/></StgValue>
</operation>

<operation id="5124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5770 %xor_ln58_5328 = xor i1 %xor_ln58_5327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5328"/></StgValue>
</operation>

<operation id="5125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5771 %or_ln58_1329 = or i1 %and_ln58_2661, i1 %xor_ln58_5328

]]></Node>
<StgValue><ssdm name="or_ln58_1329"/></StgValue>
</operation>

<operation id="5126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5772 %select_ln58_3993 = select i1 %xor_ln58_5327, i16 32767, i16 %add_ln58_2346

]]></Node>
<StgValue><ssdm name="select_ln58_3993"/></StgValue>
</operation>

<operation id="5127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5773 %select_ln58_3994 = select i1 %and_ln58_2662, i16 32768, i16 %add_ln58_2346

]]></Node>
<StgValue><ssdm name="select_ln58_3994"/></StgValue>
</operation>

<operation id="5128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5774 %select_ln58_3995 = select i1 %or_ln58_1329, i16 %select_ln58_3993, i16 %select_ln58_3994

]]></Node>
<StgValue><ssdm name="select_ln58_3995"/></StgValue>
</operation>

<operation id="5129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5775 %sext_ln58_2133 = sext i16 %select_ln58_3956

]]></Node>
<StgValue><ssdm name="sext_ln58_2133"/></StgValue>
</operation>

<operation id="5130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5776 %sext_ln58_2134 = sext i16 %mult_1494

]]></Node>
<StgValue><ssdm name="sext_ln58_2134"/></StgValue>
</operation>

<operation id="5131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5777 %add_ln58_1640 = add i17 %sext_ln58_2134, i17 %sext_ln58_2133

]]></Node>
<StgValue><ssdm name="add_ln58_1640"/></StgValue>
</operation>

<operation id="5132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5778 %tmp_6707 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1640, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6707"/></StgValue>
</operation>

<operation id="5133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5779 %add_ln58_2347 = add i16 %mult_1494, i16 %select_ln58_3956

]]></Node>
<StgValue><ssdm name="add_ln58_2347"/></StgValue>
</operation>

<operation id="5134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5780 %tmp_6708 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2347, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6708"/></StgValue>
</operation>

<operation id="5135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5781 %xor_ln58_5329 = xor i1 %tmp_6707, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5329"/></StgValue>
</operation>

<operation id="5136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5782 %and_ln58_2663 = and i1 %tmp_6708, i1 %xor_ln58_5329

]]></Node>
<StgValue><ssdm name="and_ln58_2663"/></StgValue>
</operation>

<operation id="5137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5783 %xor_ln58_5330 = xor i1 %tmp_6708, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5330"/></StgValue>
</operation>

<operation id="5138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5784 %and_ln58_2664 = and i1 %tmp_6707, i1 %xor_ln58_5330

]]></Node>
<StgValue><ssdm name="and_ln58_2664"/></StgValue>
</operation>

<operation id="5139" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5785 %xor_ln58_5331 = xor i1 %tmp_6707, i1 %tmp_6708

]]></Node>
<StgValue><ssdm name="xor_ln58_5331"/></StgValue>
</operation>

<operation id="5140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5786 %xor_ln58_5332 = xor i1 %xor_ln58_5331, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5332"/></StgValue>
</operation>

<operation id="5141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5787 %or_ln58_1330 = or i1 %and_ln58_2663, i1 %xor_ln58_5332

]]></Node>
<StgValue><ssdm name="or_ln58_1330"/></StgValue>
</operation>

<operation id="5142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5788 %select_ln58_3996 = select i1 %xor_ln58_5331, i16 32767, i16 %add_ln58_2347

]]></Node>
<StgValue><ssdm name="select_ln58_3996"/></StgValue>
</operation>

<operation id="5143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5789 %select_ln58_3997 = select i1 %and_ln58_2664, i16 32768, i16 %add_ln58_2347

]]></Node>
<StgValue><ssdm name="select_ln58_3997"/></StgValue>
</operation>

<operation id="5144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5792" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5790 %select_ln58_3998 = select i1 %or_ln58_1330, i16 %select_ln58_3996, i16 %select_ln58_3997

]]></Node>
<StgValue><ssdm name="select_ln58_3998"/></StgValue>
</operation>

<operation id="5145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5791 %sext_ln58_2135 = sext i16 %mult_1495

]]></Node>
<StgValue><ssdm name="sext_ln58_2135"/></StgValue>
</operation>

<operation id="5146" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5792 %add_ln58_1641 = add i17 %sext_ln58_2135, i17 %sext_ln58_2069

]]></Node>
<StgValue><ssdm name="add_ln58_1641"/></StgValue>
</operation>

<operation id="5147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5793 %tmp_6709 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1641, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6709"/></StgValue>
</operation>

<operation id="5148" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5794 %add_ln58_2348 = add i16 %mult_1495, i16 %mult_1451

]]></Node>
<StgValue><ssdm name="add_ln58_2348"/></StgValue>
</operation>

<operation id="5149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5795 %tmp_6710 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2348, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6710"/></StgValue>
</operation>

<operation id="5150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5796 %xor_ln58_5333 = xor i1 %tmp_6709, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5333"/></StgValue>
</operation>

<operation id="5151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5797 %and_ln58_2665 = and i1 %tmp_6710, i1 %xor_ln58_5333

]]></Node>
<StgValue><ssdm name="and_ln58_2665"/></StgValue>
</operation>

<operation id="5152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5798 %xor_ln58_5334 = xor i1 %tmp_6710, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5334"/></StgValue>
</operation>

<operation id="5153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5799 %and_ln58_2666 = and i1 %tmp_6709, i1 %xor_ln58_5334

]]></Node>
<StgValue><ssdm name="and_ln58_2666"/></StgValue>
</operation>

<operation id="5154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5800 %xor_ln58_5335 = xor i1 %tmp_6709, i1 %tmp_6710

]]></Node>
<StgValue><ssdm name="xor_ln58_5335"/></StgValue>
</operation>

<operation id="5155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5801 %xor_ln58_5336 = xor i1 %xor_ln58_5335, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5336"/></StgValue>
</operation>

<operation id="5156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5802 %or_ln58_1331 = or i1 %and_ln58_2665, i1 %xor_ln58_5336

]]></Node>
<StgValue><ssdm name="or_ln58_1331"/></StgValue>
</operation>

<operation id="5157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5803 %select_ln58_3999 = select i1 %xor_ln58_5335, i16 32767, i16 %add_ln58_2348

]]></Node>
<StgValue><ssdm name="select_ln58_3999"/></StgValue>
</operation>

<operation id="5158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5804 %select_ln58_4000 = select i1 %and_ln58_2666, i16 32768, i16 %add_ln58_2348

]]></Node>
<StgValue><ssdm name="select_ln58_4000"/></StgValue>
</operation>

<operation id="5159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5805 %select_ln58_4001 = select i1 %or_ln58_1331, i16 %select_ln58_3999, i16 %select_ln58_4000

]]></Node>
<StgValue><ssdm name="select_ln58_4001"/></StgValue>
</operation>

<operation id="5160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5806 %sext_ln58_2136 = sext i16 %select_ln58_3923

]]></Node>
<StgValue><ssdm name="sext_ln58_2136"/></StgValue>
</operation>

<operation id="5161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5807 %sext_ln58_2137 = sext i16 %mult_1496

]]></Node>
<StgValue><ssdm name="sext_ln58_2137"/></StgValue>
</operation>

<operation id="5162" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5808 %add_ln58_1642 = add i17 %sext_ln58_2137, i17 %sext_ln58_2136

]]></Node>
<StgValue><ssdm name="add_ln58_1642"/></StgValue>
</operation>

<operation id="5163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5809 %tmp_6711 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1642, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6711"/></StgValue>
</operation>

<operation id="5164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5810 %add_ln58_2349 = add i16 %mult_1496, i16 %select_ln58_3923

]]></Node>
<StgValue><ssdm name="add_ln58_2349"/></StgValue>
</operation>

<operation id="5165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5811 %tmp_6712 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2349, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6712"/></StgValue>
</operation>

<operation id="5166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5812 %xor_ln58_5337 = xor i1 %tmp_6711, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5337"/></StgValue>
</operation>

<operation id="5167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5813 %and_ln58_2667 = and i1 %tmp_6712, i1 %xor_ln58_5337

]]></Node>
<StgValue><ssdm name="and_ln58_2667"/></StgValue>
</operation>

<operation id="5168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5814 %xor_ln58_5338 = xor i1 %tmp_6712, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5338"/></StgValue>
</operation>

<operation id="5169" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5815 %and_ln58_2668 = and i1 %tmp_6711, i1 %xor_ln58_5338

]]></Node>
<StgValue><ssdm name="and_ln58_2668"/></StgValue>
</operation>

<operation id="5170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5816 %xor_ln58_5339 = xor i1 %tmp_6711, i1 %tmp_6712

]]></Node>
<StgValue><ssdm name="xor_ln58_5339"/></StgValue>
</operation>

<operation id="5171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5817 %xor_ln58_5340 = xor i1 %xor_ln58_5339, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5340"/></StgValue>
</operation>

<operation id="5172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5818 %or_ln58_1332 = or i1 %and_ln58_2667, i1 %xor_ln58_5340

]]></Node>
<StgValue><ssdm name="or_ln58_1332"/></StgValue>
</operation>

<operation id="5173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5819 %select_ln58_4002 = select i1 %xor_ln58_5339, i16 32767, i16 %add_ln58_2349

]]></Node>
<StgValue><ssdm name="select_ln58_4002"/></StgValue>
</operation>

<operation id="5174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5822" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5820 %select_ln58_4003 = select i1 %and_ln58_2668, i16 32768, i16 %add_ln58_2349

]]></Node>
<StgValue><ssdm name="select_ln58_4003"/></StgValue>
</operation>

<operation id="5175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5821 %select_ln58_4004 = select i1 %or_ln58_1332, i16 %select_ln58_4002, i16 %select_ln58_4003

]]></Node>
<StgValue><ssdm name="select_ln58_4004"/></StgValue>
</operation>

<operation id="5176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5838 %sext_ln58_2140 = sext i16 %select_ln58_3965

]]></Node>
<StgValue><ssdm name="sext_ln58_2140"/></StgValue>
</operation>

<operation id="5177" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5839 %add_ln58_1644 = add i17 %sext_ln58_2132, i17 %sext_ln58_2140

]]></Node>
<StgValue><ssdm name="add_ln58_1644"/></StgValue>
</operation>

<operation id="5178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5840 %tmp_6715 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1644, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6715"/></StgValue>
</operation>

<operation id="5179" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5841 %add_ln58_2351 = add i16 %mult_1493, i16 %select_ln58_3965

]]></Node>
<StgValue><ssdm name="add_ln58_2351"/></StgValue>
</operation>

<operation id="5180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5842 %tmp_6716 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2351, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6716"/></StgValue>
</operation>

<operation id="5181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5843 %xor_ln58_5345 = xor i1 %tmp_6715, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5345"/></StgValue>
</operation>

<operation id="5182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5844 %and_ln58_2671 = and i1 %tmp_6716, i1 %xor_ln58_5345

]]></Node>
<StgValue><ssdm name="and_ln58_2671"/></StgValue>
</operation>

<operation id="5183" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5845 %xor_ln58_5346 = xor i1 %tmp_6716, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5346"/></StgValue>
</operation>

<operation id="5184" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5846 %and_ln58_2672 = and i1 %tmp_6715, i1 %xor_ln58_5346

]]></Node>
<StgValue><ssdm name="and_ln58_2672"/></StgValue>
</operation>

<operation id="5185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5847 %xor_ln58_5347 = xor i1 %tmp_6715, i1 %tmp_6716

]]></Node>
<StgValue><ssdm name="xor_ln58_5347"/></StgValue>
</operation>

<operation id="5186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5848 %xor_ln58_5348 = xor i1 %xor_ln58_5347, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5348"/></StgValue>
</operation>

<operation id="5187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5849 %or_ln58_1334 = or i1 %and_ln58_2671, i1 %xor_ln58_5348

]]></Node>
<StgValue><ssdm name="or_ln58_1334"/></StgValue>
</operation>

<operation id="5188" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5850 %select_ln58_4008 = select i1 %xor_ln58_5347, i16 32767, i16 %add_ln58_2351

]]></Node>
<StgValue><ssdm name="select_ln58_4008"/></StgValue>
</operation>

<operation id="5189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5851 %select_ln58_4009 = select i1 %and_ln58_2672, i16 32768, i16 %add_ln58_2351

]]></Node>
<StgValue><ssdm name="select_ln58_4009"/></StgValue>
</operation>

<operation id="5190" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5852 %select_ln58_4010 = select i1 %or_ln58_1334, i16 %select_ln58_4008, i16 %select_ln58_4009

]]></Node>
<StgValue><ssdm name="select_ln58_4010"/></StgValue>
</operation>

<operation id="5191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5853 %sext_ln58_2141 = sext i16 %select_ln58_3896

]]></Node>
<StgValue><ssdm name="sext_ln58_2141"/></StgValue>
</operation>

<operation id="5192" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5856" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5854 %add_ln58_1645 = add i17 %sext_ln58_2132, i17 %sext_ln58_2141

]]></Node>
<StgValue><ssdm name="add_ln58_1645"/></StgValue>
</operation>

<operation id="5193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5857" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5855 %tmp_6717 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1645, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6717"/></StgValue>
</operation>

<operation id="5194" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5856 %add_ln58_2352 = add i16 %mult_1493, i16 %select_ln58_3896

]]></Node>
<StgValue><ssdm name="add_ln58_2352"/></StgValue>
</operation>

<operation id="5195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5859" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5857 %tmp_6718 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2352, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6718"/></StgValue>
</operation>

<operation id="5196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5858 %xor_ln58_5349 = xor i1 %tmp_6717, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5349"/></StgValue>
</operation>

<operation id="5197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5859 %and_ln58_2673 = and i1 %tmp_6718, i1 %xor_ln58_5349

]]></Node>
<StgValue><ssdm name="and_ln58_2673"/></StgValue>
</operation>

<operation id="5198" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5860 %xor_ln58_5350 = xor i1 %tmp_6718, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5350"/></StgValue>
</operation>

<operation id="5199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5861 %and_ln58_2674 = and i1 %tmp_6717, i1 %xor_ln58_5350

]]></Node>
<StgValue><ssdm name="and_ln58_2674"/></StgValue>
</operation>

<operation id="5200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5862 %xor_ln58_5351 = xor i1 %tmp_6717, i1 %tmp_6718

]]></Node>
<StgValue><ssdm name="xor_ln58_5351"/></StgValue>
</operation>

<operation id="5201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5863 %xor_ln58_5352 = xor i1 %xor_ln58_5351, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5352"/></StgValue>
</operation>

<operation id="5202" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5864 %or_ln58_1335 = or i1 %and_ln58_2673, i1 %xor_ln58_5352

]]></Node>
<StgValue><ssdm name="or_ln58_1335"/></StgValue>
</operation>

<operation id="5203" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5865 %select_ln58_4011 = select i1 %xor_ln58_5351, i16 32767, i16 %add_ln58_2352

]]></Node>
<StgValue><ssdm name="select_ln58_4011"/></StgValue>
</operation>

<operation id="5204" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5866 %select_ln58_4012 = select i1 %and_ln58_2674, i16 32768, i16 %add_ln58_2352

]]></Node>
<StgValue><ssdm name="select_ln58_4012"/></StgValue>
</operation>

<operation id="5205" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5869" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5867 %select_ln58_4013 = select i1 %or_ln58_1335, i16 %select_ln58_4011, i16 %select_ln58_4012

]]></Node>
<StgValue><ssdm name="select_ln58_4013"/></StgValue>
</operation>

<operation id="5206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5870" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5868 %sext_ln58_2142 = sext i16 %select_ln58_3932

]]></Node>
<StgValue><ssdm name="sext_ln58_2142"/></StgValue>
</operation>

<operation id="5207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5871" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5869 %sext_ln58_2143 = sext i16 %mult_1498

]]></Node>
<StgValue><ssdm name="sext_ln58_2143"/></StgValue>
</operation>

<operation id="5208" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5872" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5870 %add_ln58_1646 = add i17 %sext_ln58_2143, i17 %sext_ln58_2142

]]></Node>
<StgValue><ssdm name="add_ln58_1646"/></StgValue>
</operation>

<operation id="5209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5873" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5871 %tmp_6719 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1646, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6719"/></StgValue>
</operation>

<operation id="5210" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5872 %add_ln58_2353 = add i16 %mult_1498, i16 %select_ln58_3932

]]></Node>
<StgValue><ssdm name="add_ln58_2353"/></StgValue>
</operation>

<operation id="5211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5875" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5873 %tmp_6720 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2353, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6720"/></StgValue>
</operation>

<operation id="5212" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5874 %xor_ln58_5353 = xor i1 %tmp_6719, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5353"/></StgValue>
</operation>

<operation id="5213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5875 %and_ln58_2675 = and i1 %tmp_6720, i1 %xor_ln58_5353

]]></Node>
<StgValue><ssdm name="and_ln58_2675"/></StgValue>
</operation>

<operation id="5214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5876 %xor_ln58_5354 = xor i1 %tmp_6720, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5354"/></StgValue>
</operation>

<operation id="5215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5877 %and_ln58_2676 = and i1 %tmp_6719, i1 %xor_ln58_5354

]]></Node>
<StgValue><ssdm name="and_ln58_2676"/></StgValue>
</operation>

<operation id="5216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5878 %xor_ln58_5355 = xor i1 %tmp_6719, i1 %tmp_6720

]]></Node>
<StgValue><ssdm name="xor_ln58_5355"/></StgValue>
</operation>

<operation id="5217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5879 %xor_ln58_5356 = xor i1 %xor_ln58_5355, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5356"/></StgValue>
</operation>

<operation id="5218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5880 %or_ln58_1336 = or i1 %and_ln58_2675, i1 %xor_ln58_5356

]]></Node>
<StgValue><ssdm name="or_ln58_1336"/></StgValue>
</operation>

<operation id="5219" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5881 %select_ln58_4014 = select i1 %xor_ln58_5355, i16 32767, i16 %add_ln58_2353

]]></Node>
<StgValue><ssdm name="select_ln58_4014"/></StgValue>
</operation>

<operation id="5220" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5882 %select_ln58_4015 = select i1 %and_ln58_2676, i16 32768, i16 %add_ln58_2353

]]></Node>
<StgValue><ssdm name="select_ln58_4015"/></StgValue>
</operation>

<operation id="5221" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5883 %select_ln58_4016 = select i1 %or_ln58_1336, i16 %select_ln58_4014, i16 %select_ln58_4015

]]></Node>
<StgValue><ssdm name="select_ln58_4016"/></StgValue>
</operation>

<operation id="5222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5884 %sext_ln58_2144 = sext i16 %select_ln58_3899

]]></Node>
<StgValue><ssdm name="sext_ln58_2144"/></StgValue>
</operation>

<operation id="5223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5887" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5885 %sext_ln58_2145 = sext i16 %mult_1499

]]></Node>
<StgValue><ssdm name="sext_ln58_2145"/></StgValue>
</operation>

<operation id="5224" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5886 %add_ln58_1647 = add i17 %sext_ln58_2145, i17 %sext_ln58_2144

]]></Node>
<StgValue><ssdm name="add_ln58_1647"/></StgValue>
</operation>

<operation id="5225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5889" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5887 %tmp_6721 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1647, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6721"/></StgValue>
</operation>

<operation id="5226" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5888 %add_ln58_2354 = add i16 %mult_1499, i16 %select_ln58_3899

]]></Node>
<StgValue><ssdm name="add_ln58_2354"/></StgValue>
</operation>

<operation id="5227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5891" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5889 %tmp_6722 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2354, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6722"/></StgValue>
</operation>

<operation id="5228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5890 %xor_ln58_5357 = xor i1 %tmp_6721, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5357"/></StgValue>
</operation>

<operation id="5229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5891 %and_ln58_2677 = and i1 %tmp_6722, i1 %xor_ln58_5357

]]></Node>
<StgValue><ssdm name="and_ln58_2677"/></StgValue>
</operation>

<operation id="5230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5892 %xor_ln58_5358 = xor i1 %tmp_6722, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5358"/></StgValue>
</operation>

<operation id="5231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5893 %and_ln58_2678 = and i1 %tmp_6721, i1 %xor_ln58_5358

]]></Node>
<StgValue><ssdm name="and_ln58_2678"/></StgValue>
</operation>

<operation id="5232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5894 %xor_ln58_5359 = xor i1 %tmp_6721, i1 %tmp_6722

]]></Node>
<StgValue><ssdm name="xor_ln58_5359"/></StgValue>
</operation>

<operation id="5233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5895 %xor_ln58_5360 = xor i1 %xor_ln58_5359, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5360"/></StgValue>
</operation>

<operation id="5234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5896 %or_ln58_1337 = or i1 %and_ln58_2677, i1 %xor_ln58_5360

]]></Node>
<StgValue><ssdm name="or_ln58_1337"/></StgValue>
</operation>

<operation id="5235" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5899" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5897 %select_ln58_4017 = select i1 %xor_ln58_5359, i16 32767, i16 %add_ln58_2354

]]></Node>
<StgValue><ssdm name="select_ln58_4017"/></StgValue>
</operation>

<operation id="5236" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5900" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5898 %select_ln58_4018 = select i1 %and_ln58_2678, i16 32768, i16 %add_ln58_2354

]]></Node>
<StgValue><ssdm name="select_ln58_4018"/></StgValue>
</operation>

<operation id="5237" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5901" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5899 %select_ln58_4019 = select i1 %or_ln58_1337, i16 %select_ln58_4017, i16 %select_ln58_4018

]]></Node>
<StgValue><ssdm name="select_ln58_4019"/></StgValue>
</operation>

<operation id="5238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5902" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5900 %sext_ln58_2146 = sext i16 %mult_1469

]]></Node>
<StgValue><ssdm name="sext_ln58_2146"/></StgValue>
</operation>

<operation id="5239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5901 %sext_ln58_2147 = sext i16 %mult_1500

]]></Node>
<StgValue><ssdm name="sext_ln58_2147"/></StgValue>
</operation>

<operation id="5240" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5904" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5902 %add_ln58_1648 = add i17 %sext_ln58_2147, i17 %sext_ln58_2146

]]></Node>
<StgValue><ssdm name="add_ln58_1648"/></StgValue>
</operation>

<operation id="5241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5905" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5903 %tmp_6723 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1648, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6723"/></StgValue>
</operation>

<operation id="5242" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5904 %add_ln58_2355 = add i16 %mult_1500, i16 %mult_1469

]]></Node>
<StgValue><ssdm name="add_ln58_2355"/></StgValue>
</operation>

<operation id="5243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5907" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5905 %tmp_6724 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2355, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6724"/></StgValue>
</operation>

<operation id="5244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5906 %xor_ln58_5361 = xor i1 %tmp_6723, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5361"/></StgValue>
</operation>

<operation id="5245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5907 %and_ln58_2679 = and i1 %tmp_6724, i1 %xor_ln58_5361

]]></Node>
<StgValue><ssdm name="and_ln58_2679"/></StgValue>
</operation>

<operation id="5246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5908 %xor_ln58_5362 = xor i1 %tmp_6724, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5362"/></StgValue>
</operation>

<operation id="5247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5909 %and_ln58_2680 = and i1 %tmp_6723, i1 %xor_ln58_5362

]]></Node>
<StgValue><ssdm name="and_ln58_2680"/></StgValue>
</operation>

<operation id="5248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5910 %xor_ln58_5363 = xor i1 %tmp_6723, i1 %tmp_6724

]]></Node>
<StgValue><ssdm name="xor_ln58_5363"/></StgValue>
</operation>

<operation id="5249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5911 %xor_ln58_5364 = xor i1 %xor_ln58_5363, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5364"/></StgValue>
</operation>

<operation id="5250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5912 %or_ln58_1338 = or i1 %and_ln58_2679, i1 %xor_ln58_5364

]]></Node>
<StgValue><ssdm name="or_ln58_1338"/></StgValue>
</operation>

<operation id="5251" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5913 %select_ln58_4020 = select i1 %xor_ln58_5363, i16 32767, i16 %add_ln58_2355

]]></Node>
<StgValue><ssdm name="select_ln58_4020"/></StgValue>
</operation>

<operation id="5252" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5914 %select_ln58_4021 = select i1 %and_ln58_2680, i16 32768, i16 %add_ln58_2355

]]></Node>
<StgValue><ssdm name="select_ln58_4021"/></StgValue>
</operation>

<operation id="5253" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5915 %select_ln58_4022 = select i1 %or_ln58_1338, i16 %select_ln58_4020, i16 %select_ln58_4021

]]></Node>
<StgValue><ssdm name="select_ln58_4022"/></StgValue>
</operation>

<operation id="5254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5918" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5916 %sext_ln58_2148 = sext i16 %select_ln58_3971

]]></Node>
<StgValue><ssdm name="sext_ln58_2148"/></StgValue>
</operation>

<operation id="5255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5917 %sext_ln58_2149 = sext i16 %mult_1501

]]></Node>
<StgValue><ssdm name="sext_ln58_2149"/></StgValue>
</operation>

<operation id="5256" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5918 %add_ln58_1649 = add i17 %sext_ln58_2149, i17 %sext_ln58_2148

]]></Node>
<StgValue><ssdm name="add_ln58_1649"/></StgValue>
</operation>

<operation id="5257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5919 %tmp_6725 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1649, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6725"/></StgValue>
</operation>

<operation id="5258" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5920 %add_ln58_2356 = add i16 %mult_1501, i16 %select_ln58_3971

]]></Node>
<StgValue><ssdm name="add_ln58_2356"/></StgValue>
</operation>

<operation id="5259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5923" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5921 %tmp_6726 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2356, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6726"/></StgValue>
</operation>

<operation id="5260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5922 %xor_ln58_5365 = xor i1 %tmp_6725, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5365"/></StgValue>
</operation>

<operation id="5261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5923 %and_ln58_2681 = and i1 %tmp_6726, i1 %xor_ln58_5365

]]></Node>
<StgValue><ssdm name="and_ln58_2681"/></StgValue>
</operation>

<operation id="5262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5924 %xor_ln58_5366 = xor i1 %tmp_6726, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5366"/></StgValue>
</operation>

<operation id="5263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5925 %and_ln58_2682 = and i1 %tmp_6725, i1 %xor_ln58_5366

]]></Node>
<StgValue><ssdm name="and_ln58_2682"/></StgValue>
</operation>

<operation id="5264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5926 %xor_ln58_5367 = xor i1 %tmp_6725, i1 %tmp_6726

]]></Node>
<StgValue><ssdm name="xor_ln58_5367"/></StgValue>
</operation>

<operation id="5265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5927 %xor_ln58_5368 = xor i1 %xor_ln58_5367, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5368"/></StgValue>
</operation>

<operation id="5266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5928 %or_ln58_1339 = or i1 %and_ln58_2681, i1 %xor_ln58_5368

]]></Node>
<StgValue><ssdm name="or_ln58_1339"/></StgValue>
</operation>

<operation id="5267" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5931" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5929 %select_ln58_4023 = select i1 %xor_ln58_5367, i16 32767, i16 %add_ln58_2356

]]></Node>
<StgValue><ssdm name="select_ln58_4023"/></StgValue>
</operation>

<operation id="5268" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5932" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5930 %select_ln58_4024 = select i1 %and_ln58_2682, i16 32768, i16 %add_ln58_2356

]]></Node>
<StgValue><ssdm name="select_ln58_4024"/></StgValue>
</operation>

<operation id="5269" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5933" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5931 %select_ln58_4025 = select i1 %or_ln58_1339, i16 %select_ln58_4023, i16 %select_ln58_4024

]]></Node>
<StgValue><ssdm name="select_ln58_4025"/></StgValue>
</operation>

<operation id="5270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5948 %sext_ln58_2152 = sext i16 %select_ln58_4001

]]></Node>
<StgValue><ssdm name="sext_ln58_2152"/></StgValue>
</operation>

<operation id="5271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5951" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5949 %sext_ln58_2153 = sext i16 %mult_1503

]]></Node>
<StgValue><ssdm name="sext_ln58_2153"/></StgValue>
</operation>

<operation id="5272" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5950 %add_ln58_1651 = add i17 %sext_ln58_2153, i17 %sext_ln58_2152

]]></Node>
<StgValue><ssdm name="add_ln58_1651"/></StgValue>
</operation>

<operation id="5273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5953" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5951 %tmp_6729 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1651, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6729"/></StgValue>
</operation>

<operation id="5274" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5952 %add_ln58_2358 = add i16 %mult_1503, i16 %select_ln58_4001

]]></Node>
<StgValue><ssdm name="add_ln58_2358"/></StgValue>
</operation>

<operation id="5275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5955" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5953 %tmp_6730 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2358, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6730"/></StgValue>
</operation>

<operation id="5276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5954 %xor_ln58_5373 = xor i1 %tmp_6729, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5373"/></StgValue>
</operation>

<operation id="5277" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5955 %and_ln58_2685 = and i1 %tmp_6730, i1 %xor_ln58_5373

]]></Node>
<StgValue><ssdm name="and_ln58_2685"/></StgValue>
</operation>

<operation id="5278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5956 %xor_ln58_5374 = xor i1 %tmp_6730, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5374"/></StgValue>
</operation>

<operation id="5279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5957 %and_ln58_2686 = and i1 %tmp_6729, i1 %xor_ln58_5374

]]></Node>
<StgValue><ssdm name="and_ln58_2686"/></StgValue>
</operation>

<operation id="5280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5958 %xor_ln58_5375 = xor i1 %tmp_6729, i1 %tmp_6730

]]></Node>
<StgValue><ssdm name="xor_ln58_5375"/></StgValue>
</operation>

<operation id="5281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5959 %xor_ln58_5376 = xor i1 %xor_ln58_5375, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5376"/></StgValue>
</operation>

<operation id="5282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5960 %or_ln58_1341 = or i1 %and_ln58_2685, i1 %xor_ln58_5376

]]></Node>
<StgValue><ssdm name="or_ln58_1341"/></StgValue>
</operation>

<operation id="5283" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5961 %select_ln58_4029 = select i1 %xor_ln58_5375, i16 32767, i16 %add_ln58_2358

]]></Node>
<StgValue><ssdm name="select_ln58_4029"/></StgValue>
</operation>

<operation id="5284" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5962 %select_ln58_4030 = select i1 %and_ln58_2686, i16 32768, i16 %add_ln58_2358

]]></Node>
<StgValue><ssdm name="select_ln58_4030"/></StgValue>
</operation>

<operation id="5285" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5963 %select_ln58_4031 = select i1 %or_ln58_1341, i16 %select_ln58_4029, i16 %select_ln58_4030

]]></Node>
<StgValue><ssdm name="select_ln58_4031"/></StgValue>
</operation>

<operation id="5286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5964 %sext_ln58_2154 = sext i16 %select_ln58_4004

]]></Node>
<StgValue><ssdm name="sext_ln58_2154"/></StgValue>
</operation>

<operation id="5287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5967" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5965 %sext_ln58_2155 = sext i16 %mult_1504

]]></Node>
<StgValue><ssdm name="sext_ln58_2155"/></StgValue>
</operation>

<operation id="5288" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5966 %add_ln58_1652 = add i17 %sext_ln58_2155, i17 %sext_ln58_2154

]]></Node>
<StgValue><ssdm name="add_ln58_1652"/></StgValue>
</operation>

<operation id="5289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5967 %tmp_6731 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1652, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6731"/></StgValue>
</operation>

<operation id="5290" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5968 %add_ln58_2359 = add i16 %mult_1504, i16 %select_ln58_4004

]]></Node>
<StgValue><ssdm name="add_ln58_2359"/></StgValue>
</operation>

<operation id="5291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5969 %tmp_6732 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2359, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6732"/></StgValue>
</operation>

<operation id="5292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5970 %xor_ln58_5377 = xor i1 %tmp_6731, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5377"/></StgValue>
</operation>

<operation id="5293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5971 %and_ln58_2687 = and i1 %tmp_6732, i1 %xor_ln58_5377

]]></Node>
<StgValue><ssdm name="and_ln58_2687"/></StgValue>
</operation>

<operation id="5294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5972 %xor_ln58_5378 = xor i1 %tmp_6732, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5378"/></StgValue>
</operation>

<operation id="5295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5973 %and_ln58_2688 = and i1 %tmp_6731, i1 %xor_ln58_5378

]]></Node>
<StgValue><ssdm name="and_ln58_2688"/></StgValue>
</operation>

<operation id="5296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5974 %xor_ln58_5379 = xor i1 %tmp_6731, i1 %tmp_6732

]]></Node>
<StgValue><ssdm name="xor_ln58_5379"/></StgValue>
</operation>

<operation id="5297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5975 %xor_ln58_5380 = xor i1 %xor_ln58_5379, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5380"/></StgValue>
</operation>

<operation id="5298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5976 %or_ln58_1342 = or i1 %and_ln58_2687, i1 %xor_ln58_5380

]]></Node>
<StgValue><ssdm name="or_ln58_1342"/></StgValue>
</operation>

<operation id="5299" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5979" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5977 %select_ln58_4032 = select i1 %xor_ln58_5379, i16 32767, i16 %add_ln58_2359

]]></Node>
<StgValue><ssdm name="select_ln58_4032"/></StgValue>
</operation>

<operation id="5300" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5980" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5978 %select_ln58_4033 = select i1 %and_ln58_2688, i16 32768, i16 %add_ln58_2359

]]></Node>
<StgValue><ssdm name="select_ln58_4033"/></StgValue>
</operation>

<operation id="5301" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5981" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5979 %select_ln58_4034 = select i1 %or_ln58_1342, i16 %select_ln58_4032, i16 %select_ln58_4033

]]></Node>
<StgValue><ssdm name="select_ln58_4034"/></StgValue>
</operation>

<operation id="5302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5980 %sext_ln58_2156 = sext i16 %select_ln58_3959

]]></Node>
<StgValue><ssdm name="sext_ln58_2156"/></StgValue>
</operation>

<operation id="5303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5981 %sext_ln58_2157 = sext i16 %mult_1505

]]></Node>
<StgValue><ssdm name="sext_ln58_2157"/></StgValue>
</operation>

<operation id="5304" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5982 %add_ln58_1653 = add i17 %sext_ln58_2157, i17 %sext_ln58_2156

]]></Node>
<StgValue><ssdm name="add_ln58_1653"/></StgValue>
</operation>

<operation id="5305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5983 %tmp_6733 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1653, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6733"/></StgValue>
</operation>

<operation id="5306" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5984 %add_ln58_2360 = add i16 %mult_1505, i16 %select_ln58_3959

]]></Node>
<StgValue><ssdm name="add_ln58_2360"/></StgValue>
</operation>

<operation id="5307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5987" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5985 %tmp_6734 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2360, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6734"/></StgValue>
</operation>

<operation id="5308" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5986 %xor_ln58_5381 = xor i1 %tmp_6733, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5381"/></StgValue>
</operation>

<operation id="5309" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5987 %and_ln58_2689 = and i1 %tmp_6734, i1 %xor_ln58_5381

]]></Node>
<StgValue><ssdm name="and_ln58_2689"/></StgValue>
</operation>

<operation id="5310" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5988 %xor_ln58_5382 = xor i1 %tmp_6734, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5382"/></StgValue>
</operation>

<operation id="5311" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5989 %and_ln58_2690 = and i1 %tmp_6733, i1 %xor_ln58_5382

]]></Node>
<StgValue><ssdm name="and_ln58_2690"/></StgValue>
</operation>

<operation id="5312" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5990 %xor_ln58_5383 = xor i1 %tmp_6733, i1 %tmp_6734

]]></Node>
<StgValue><ssdm name="xor_ln58_5383"/></StgValue>
</operation>

<operation id="5313" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5991 %xor_ln58_5384 = xor i1 %xor_ln58_5383, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5384"/></StgValue>
</operation>

<operation id="5314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5992 %or_ln58_1343 = or i1 %and_ln58_2689, i1 %xor_ln58_5384

]]></Node>
<StgValue><ssdm name="or_ln58_1343"/></StgValue>
</operation>

<operation id="5315" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5995" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5993 %select_ln58_4035 = select i1 %xor_ln58_5383, i16 32767, i16 %add_ln58_2360

]]></Node>
<StgValue><ssdm name="select_ln58_4035"/></StgValue>
</operation>

<operation id="5316" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5996" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5994 %select_ln58_4036 = select i1 %and_ln58_2690, i16 32768, i16 %add_ln58_2360

]]></Node>
<StgValue><ssdm name="select_ln58_4036"/></StgValue>
</operation>

<operation id="5317" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5997" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5995 %select_ln58_4037 = select i1 %or_ln58_1343, i16 %select_ln58_4035, i16 %select_ln58_4036

]]></Node>
<StgValue><ssdm name="select_ln58_4037"/></StgValue>
</operation>

<operation id="5318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5998" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5996 %sext_ln58_2158 = sext i16 %mult_1480

]]></Node>
<StgValue><ssdm name="sext_ln58_2158"/></StgValue>
</operation>

<operation id="5319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5997 %sext_ln58_2159 = sext i16 %mult_1506

]]></Node>
<StgValue><ssdm name="sext_ln58_2159"/></StgValue>
</operation>

<operation id="5320" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5998 %add_ln58_1654 = add i17 %sext_ln58_2159, i17 %sext_ln58_2158

]]></Node>
<StgValue><ssdm name="add_ln58_1654"/></StgValue>
</operation>

<operation id="5321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5999 %tmp_6735 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1654, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6735"/></StgValue>
</operation>

<operation id="5322" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6000 %add_ln58_2361 = add i16 %mult_1506, i16 %mult_1480

]]></Node>
<StgValue><ssdm name="add_ln58_2361"/></StgValue>
</operation>

<operation id="5323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6001 %tmp_6736 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2361, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6736"/></StgValue>
</operation>

<operation id="5324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6002 %xor_ln58_5385 = xor i1 %tmp_6735, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5385"/></StgValue>
</operation>

<operation id="5325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6003 %and_ln58_2691 = and i1 %tmp_6736, i1 %xor_ln58_5385

]]></Node>
<StgValue><ssdm name="and_ln58_2691"/></StgValue>
</operation>

<operation id="5326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6004 %xor_ln58_5386 = xor i1 %tmp_6736, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5386"/></StgValue>
</operation>

<operation id="5327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6005 %and_ln58_2692 = and i1 %tmp_6735, i1 %xor_ln58_5386

]]></Node>
<StgValue><ssdm name="and_ln58_2692"/></StgValue>
</operation>

<operation id="5328" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6006 %xor_ln58_5387 = xor i1 %tmp_6735, i1 %tmp_6736

]]></Node>
<StgValue><ssdm name="xor_ln58_5387"/></StgValue>
</operation>

<operation id="5329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6007 %xor_ln58_5388 = xor i1 %xor_ln58_5387, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5388"/></StgValue>
</operation>

<operation id="5330" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6008 %or_ln58_1344 = or i1 %and_ln58_2691, i1 %xor_ln58_5388

]]></Node>
<StgValue><ssdm name="or_ln58_1344"/></StgValue>
</operation>

<operation id="5331" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6009 %select_ln58_4038 = select i1 %xor_ln58_5387, i16 32767, i16 %add_ln58_2361

]]></Node>
<StgValue><ssdm name="select_ln58_4038"/></StgValue>
</operation>

<operation id="5332" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6010 %select_ln58_4039 = select i1 %and_ln58_2692, i16 32768, i16 %add_ln58_2361

]]></Node>
<StgValue><ssdm name="select_ln58_4039"/></StgValue>
</operation>

<operation id="5333" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6011 %select_ln58_4040 = select i1 %or_ln58_1344, i16 %select_ln58_4038, i16 %select_ln58_4039

]]></Node>
<StgValue><ssdm name="select_ln58_4040"/></StgValue>
</operation>

<operation id="5334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6012 %sext_ln58_2160 = sext i16 %mult_1507

]]></Node>
<StgValue><ssdm name="sext_ln58_2160"/></StgValue>
</operation>

<operation id="5335" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6013 %add_ln58_1655 = add i17 %sext_ln58_2160, i17 %sext_ln58_2078

]]></Node>
<StgValue><ssdm name="add_ln58_1655"/></StgValue>
</operation>

<operation id="5336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6014 %tmp_6737 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1655, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6737"/></StgValue>
</operation>

<operation id="5337" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6015 %add_ln58_2362 = add i16 %mult_1507, i16 %select_ln58_3887

]]></Node>
<StgValue><ssdm name="add_ln58_2362"/></StgValue>
</operation>

<operation id="5338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6016 %tmp_6738 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2362, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6738"/></StgValue>
</operation>

<operation id="5339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6017 %xor_ln58_5389 = xor i1 %tmp_6737, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5389"/></StgValue>
</operation>

<operation id="5340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6018 %and_ln58_2693 = and i1 %tmp_6738, i1 %xor_ln58_5389

]]></Node>
<StgValue><ssdm name="and_ln58_2693"/></StgValue>
</operation>

<operation id="5341" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6019 %xor_ln58_5390 = xor i1 %tmp_6738, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5390"/></StgValue>
</operation>

<operation id="5342" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6020 %and_ln58_2694 = and i1 %tmp_6737, i1 %xor_ln58_5390

]]></Node>
<StgValue><ssdm name="and_ln58_2694"/></StgValue>
</operation>

<operation id="5343" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6021 %xor_ln58_5391 = xor i1 %tmp_6737, i1 %tmp_6738

]]></Node>
<StgValue><ssdm name="xor_ln58_5391"/></StgValue>
</operation>

<operation id="5344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6022 %xor_ln58_5392 = xor i1 %xor_ln58_5391, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5392"/></StgValue>
</operation>

<operation id="5345" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6023 %or_ln58_1345 = or i1 %and_ln58_2693, i1 %xor_ln58_5392

]]></Node>
<StgValue><ssdm name="or_ln58_1345"/></StgValue>
</operation>

<operation id="5346" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6024 %select_ln58_4041 = select i1 %xor_ln58_5391, i16 32767, i16 %add_ln58_2362

]]></Node>
<StgValue><ssdm name="select_ln58_4041"/></StgValue>
</operation>

<operation id="5347" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6027" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6025 %select_ln58_4042 = select i1 %and_ln58_2694, i16 32768, i16 %add_ln58_2362

]]></Node>
<StgValue><ssdm name="select_ln58_4042"/></StgValue>
</operation>

<operation id="5348" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6028" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6026 %select_ln58_4043 = select i1 %or_ln58_1345, i16 %select_ln58_4041, i16 %select_ln58_4042

]]></Node>
<StgValue><ssdm name="select_ln58_4043"/></StgValue>
</operation>

<operation id="5349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6027 %sext_ln58_2161 = sext i16 %select_ln58_3929

]]></Node>
<StgValue><ssdm name="sext_ln58_2161"/></StgValue>
</operation>

<operation id="5350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6030" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6028 %sext_ln58_2162 = sext i16 %mult_1508

]]></Node>
<StgValue><ssdm name="sext_ln58_2162"/></StgValue>
</operation>

<operation id="5351" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6031" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6029 %add_ln58_1656 = add i17 %sext_ln58_2162, i17 %sext_ln58_2161

]]></Node>
<StgValue><ssdm name="add_ln58_1656"/></StgValue>
</operation>

<operation id="5352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6030 %tmp_6739 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1656, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6739"/></StgValue>
</operation>

<operation id="5353" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6031 %add_ln58_2363 = add i16 %mult_1508, i16 %select_ln58_3929

]]></Node>
<StgValue><ssdm name="add_ln58_2363"/></StgValue>
</operation>

<operation id="5354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6034" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6032 %tmp_6740 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2363, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6740"/></StgValue>
</operation>

<operation id="5355" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6033 %xor_ln58_5393 = xor i1 %tmp_6739, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5393"/></StgValue>
</operation>

<operation id="5356" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6034 %and_ln58_2695 = and i1 %tmp_6740, i1 %xor_ln58_5393

]]></Node>
<StgValue><ssdm name="and_ln58_2695"/></StgValue>
</operation>

<operation id="5357" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6035 %xor_ln58_5394 = xor i1 %tmp_6740, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5394"/></StgValue>
</operation>

<operation id="5358" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6036 %and_ln58_2696 = and i1 %tmp_6739, i1 %xor_ln58_5394

]]></Node>
<StgValue><ssdm name="and_ln58_2696"/></StgValue>
</operation>

<operation id="5359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6037 %xor_ln58_5395 = xor i1 %tmp_6739, i1 %tmp_6740

]]></Node>
<StgValue><ssdm name="xor_ln58_5395"/></StgValue>
</operation>

<operation id="5360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6038 %xor_ln58_5396 = xor i1 %xor_ln58_5395, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5396"/></StgValue>
</operation>

<operation id="5361" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6039 %or_ln58_1346 = or i1 %and_ln58_2695, i1 %xor_ln58_5396

]]></Node>
<StgValue><ssdm name="or_ln58_1346"/></StgValue>
</operation>

<operation id="5362" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6040 %select_ln58_4044 = select i1 %xor_ln58_5395, i16 32767, i16 %add_ln58_2363

]]></Node>
<StgValue><ssdm name="select_ln58_4044"/></StgValue>
</operation>

<operation id="5363" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6041 %select_ln58_4045 = select i1 %and_ln58_2696, i16 32768, i16 %add_ln58_2363

]]></Node>
<StgValue><ssdm name="select_ln58_4045"/></StgValue>
</operation>

<operation id="5364" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6042 %select_ln58_4046 = select i1 %or_ln58_1346, i16 %select_ln58_4044, i16 %select_ln58_4045

]]></Node>
<StgValue><ssdm name="select_ln58_4046"/></StgValue>
</operation>

<operation id="5365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6043 %sext_ln58_2163 = sext i16 %select_ln58_4013

]]></Node>
<StgValue><ssdm name="sext_ln58_2163"/></StgValue>
</operation>

<operation id="5366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6044 %sext_ln58_2164 = sext i16 %mult_1509

]]></Node>
<StgValue><ssdm name="sext_ln58_2164"/></StgValue>
</operation>

<operation id="5367" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6045 %add_ln58_1657 = add i17 %sext_ln58_2164, i17 %sext_ln58_2163

]]></Node>
<StgValue><ssdm name="add_ln58_1657"/></StgValue>
</operation>

<operation id="5368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6046 %tmp_6741 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1657, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6741"/></StgValue>
</operation>

<operation id="5369" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6047 %add_ln58_2364 = add i16 %mult_1509, i16 %select_ln58_4013

]]></Node>
<StgValue><ssdm name="add_ln58_2364"/></StgValue>
</operation>

<operation id="5370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6048 %tmp_6742 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2364, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6742"/></StgValue>
</operation>

<operation id="5371" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6049 %xor_ln58_5397 = xor i1 %tmp_6741, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5397"/></StgValue>
</operation>

<operation id="5372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6050 %and_ln58_2697 = and i1 %tmp_6742, i1 %xor_ln58_5397

]]></Node>
<StgValue><ssdm name="and_ln58_2697"/></StgValue>
</operation>

<operation id="5373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6051 %xor_ln58_5398 = xor i1 %tmp_6742, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5398"/></StgValue>
</operation>

<operation id="5374" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6052 %and_ln58_2698 = and i1 %tmp_6741, i1 %xor_ln58_5398

]]></Node>
<StgValue><ssdm name="and_ln58_2698"/></StgValue>
</operation>

<operation id="5375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6053 %xor_ln58_5399 = xor i1 %tmp_6741, i1 %tmp_6742

]]></Node>
<StgValue><ssdm name="xor_ln58_5399"/></StgValue>
</operation>

<operation id="5376" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6054 %xor_ln58_5400 = xor i1 %xor_ln58_5399, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5400"/></StgValue>
</operation>

<operation id="5377" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6055 %or_ln58_1347 = or i1 %and_ln58_2697, i1 %xor_ln58_5400

]]></Node>
<StgValue><ssdm name="or_ln58_1347"/></StgValue>
</operation>

<operation id="5378" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6058" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6056 %select_ln58_4047 = select i1 %xor_ln58_5399, i16 32767, i16 %add_ln58_2364

]]></Node>
<StgValue><ssdm name="select_ln58_4047"/></StgValue>
</operation>

<operation id="5379" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6059" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6057 %select_ln58_4048 = select i1 %and_ln58_2698, i16 32768, i16 %add_ln58_2364

]]></Node>
<StgValue><ssdm name="select_ln58_4048"/></StgValue>
</operation>

<operation id="5380" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6058 %select_ln58_4049 = select i1 %or_ln58_1347, i16 %select_ln58_4047, i16 %select_ln58_4048

]]></Node>
<StgValue><ssdm name="select_ln58_4049"/></StgValue>
</operation>

<operation id="5381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6061" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6059 %sext_ln58_2165 = sext i16 %select_ln58_3977

]]></Node>
<StgValue><ssdm name="sext_ln58_2165"/></StgValue>
</operation>

<operation id="5382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6062" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6060 %sext_ln58_2166 = sext i16 %mult_1510

]]></Node>
<StgValue><ssdm name="sext_ln58_2166"/></StgValue>
</operation>

<operation id="5383" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6061 %add_ln58_1658 = add i17 %sext_ln58_2166, i17 %sext_ln58_2165

]]></Node>
<StgValue><ssdm name="add_ln58_1658"/></StgValue>
</operation>

<operation id="5384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6064" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6062 %tmp_6743 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1658, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6743"/></StgValue>
</operation>

<operation id="5385" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6063 %add_ln58_2365 = add i16 %mult_1510, i16 %select_ln58_3977

]]></Node>
<StgValue><ssdm name="add_ln58_2365"/></StgValue>
</operation>

<operation id="5386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6064 %tmp_6744 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2365, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6744"/></StgValue>
</operation>

<operation id="5387" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6065 %xor_ln58_5401 = xor i1 %tmp_6743, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5401"/></StgValue>
</operation>

<operation id="5388" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6066 %and_ln58_2699 = and i1 %tmp_6744, i1 %xor_ln58_5401

]]></Node>
<StgValue><ssdm name="and_ln58_2699"/></StgValue>
</operation>

<operation id="5389" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6067 %xor_ln58_5402 = xor i1 %tmp_6744, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5402"/></StgValue>
</operation>

<operation id="5390" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6068 %and_ln58_2700 = and i1 %tmp_6743, i1 %xor_ln58_5402

]]></Node>
<StgValue><ssdm name="and_ln58_2700"/></StgValue>
</operation>

<operation id="5391" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6069 %xor_ln58_5403 = xor i1 %tmp_6743, i1 %tmp_6744

]]></Node>
<StgValue><ssdm name="xor_ln58_5403"/></StgValue>
</operation>

<operation id="5392" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6070 %xor_ln58_5404 = xor i1 %xor_ln58_5403, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5404"/></StgValue>
</operation>

<operation id="5393" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6071 %or_ln58_1348 = or i1 %and_ln58_2699, i1 %xor_ln58_5404

]]></Node>
<StgValue><ssdm name="or_ln58_1348"/></StgValue>
</operation>

<operation id="5394" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6074" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6072 %select_ln58_4050 = select i1 %xor_ln58_5403, i16 32767, i16 %add_ln58_2365

]]></Node>
<StgValue><ssdm name="select_ln58_4050"/></StgValue>
</operation>

<operation id="5395" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6075" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6073 %select_ln58_4051 = select i1 %and_ln58_2700, i16 32768, i16 %add_ln58_2365

]]></Node>
<StgValue><ssdm name="select_ln58_4051"/></StgValue>
</operation>

<operation id="5396" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6074 %select_ln58_4052 = select i1 %or_ln58_1348, i16 %select_ln58_4050, i16 %select_ln58_4051

]]></Node>
<StgValue><ssdm name="select_ln58_4052"/></StgValue>
</operation>

<operation id="5397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6075 %sext_ln58_2167 = sext i16 %mult_1487

]]></Node>
<StgValue><ssdm name="sext_ln58_2167"/></StgValue>
</operation>

<operation id="5398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6078" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6076 %sext_ln58_2168 = sext i16 %mult_1511

]]></Node>
<StgValue><ssdm name="sext_ln58_2168"/></StgValue>
</operation>

<operation id="5399" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6079" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6077 %add_ln58_1659 = add i17 %sext_ln58_2168, i17 %sext_ln58_2167

]]></Node>
<StgValue><ssdm name="add_ln58_1659"/></StgValue>
</operation>

<operation id="5400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6080" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6078 %tmp_6745 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1659, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6745"/></StgValue>
</operation>

<operation id="5401" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6079 %add_ln58_2366 = add i16 %mult_1511, i16 %mult_1487

]]></Node>
<StgValue><ssdm name="add_ln58_2366"/></StgValue>
</operation>

<operation id="5402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6082" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6080 %tmp_6746 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2366, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6746"/></StgValue>
</operation>

<operation id="5403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6081 %xor_ln58_5405 = xor i1 %tmp_6745, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5405"/></StgValue>
</operation>

<operation id="5404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6082 %and_ln58_2701 = and i1 %tmp_6746, i1 %xor_ln58_5405

]]></Node>
<StgValue><ssdm name="and_ln58_2701"/></StgValue>
</operation>

<operation id="5405" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6083 %xor_ln58_5406 = xor i1 %tmp_6746, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5406"/></StgValue>
</operation>

<operation id="5406" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6084 %and_ln58_2702 = and i1 %tmp_6745, i1 %xor_ln58_5406

]]></Node>
<StgValue><ssdm name="and_ln58_2702"/></StgValue>
</operation>

<operation id="5407" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6085 %xor_ln58_5407 = xor i1 %tmp_6745, i1 %tmp_6746

]]></Node>
<StgValue><ssdm name="xor_ln58_5407"/></StgValue>
</operation>

<operation id="5408" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6086 %xor_ln58_5408 = xor i1 %xor_ln58_5407, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5408"/></StgValue>
</operation>

<operation id="5409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6087 %or_ln58_1349 = or i1 %and_ln58_2701, i1 %xor_ln58_5408

]]></Node>
<StgValue><ssdm name="or_ln58_1349"/></StgValue>
</operation>

<operation id="5410" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6088 %select_ln58_4053 = select i1 %xor_ln58_5407, i16 32767, i16 %add_ln58_2366

]]></Node>
<StgValue><ssdm name="select_ln58_4053"/></StgValue>
</operation>

<operation id="5411" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6091" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6089 %select_ln58_4054 = select i1 %and_ln58_2702, i16 32768, i16 %add_ln58_2366

]]></Node>
<StgValue><ssdm name="select_ln58_4054"/></StgValue>
</operation>

<operation id="5412" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6092" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6090 %select_ln58_4055 = select i1 %or_ln58_1349, i16 %select_ln58_4053, i16 %select_ln58_4054

]]></Node>
<StgValue><ssdm name="select_ln58_4055"/></StgValue>
</operation>

<operation id="5413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6091 %sext_ln58_2169 = sext i16 %select_ln58_3944

]]></Node>
<StgValue><ssdm name="sext_ln58_2169"/></StgValue>
</operation>

<operation id="5414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6092 %sext_ln58_2170 = sext i16 %mult_1512

]]></Node>
<StgValue><ssdm name="sext_ln58_2170"/></StgValue>
</operation>

<operation id="5415" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6093 %add_ln58_1660 = add i17 %sext_ln58_2170, i17 %sext_ln58_2169

]]></Node>
<StgValue><ssdm name="add_ln58_1660"/></StgValue>
</operation>

<operation id="5416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6094 %tmp_6747 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1660, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6747"/></StgValue>
</operation>

<operation id="5417" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6095 %add_ln58_2367 = add i16 %mult_1512, i16 %select_ln58_3944

]]></Node>
<StgValue><ssdm name="add_ln58_2367"/></StgValue>
</operation>

<operation id="5418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6098" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6096 %tmp_6748 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2367, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6748"/></StgValue>
</operation>

<operation id="5419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6097 %xor_ln58_5409 = xor i1 %tmp_6747, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5409"/></StgValue>
</operation>

<operation id="5420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6098 %and_ln58_2703 = and i1 %tmp_6748, i1 %xor_ln58_5409

]]></Node>
<StgValue><ssdm name="and_ln58_2703"/></StgValue>
</operation>

<operation id="5421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6099 %xor_ln58_5410 = xor i1 %tmp_6748, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5410"/></StgValue>
</operation>

<operation id="5422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6100 %and_ln58_2704 = and i1 %tmp_6747, i1 %xor_ln58_5410

]]></Node>
<StgValue><ssdm name="and_ln58_2704"/></StgValue>
</operation>

<operation id="5423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6101 %xor_ln58_5411 = xor i1 %tmp_6747, i1 %tmp_6748

]]></Node>
<StgValue><ssdm name="xor_ln58_5411"/></StgValue>
</operation>

<operation id="5424" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6102 %xor_ln58_5412 = xor i1 %xor_ln58_5411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5412"/></StgValue>
</operation>

<operation id="5425" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6103 %or_ln58_1350 = or i1 %and_ln58_2703, i1 %xor_ln58_5412

]]></Node>
<StgValue><ssdm name="or_ln58_1350"/></StgValue>
</operation>

<operation id="5426" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6104 %select_ln58_4056 = select i1 %xor_ln58_5411, i16 32767, i16 %add_ln58_2367

]]></Node>
<StgValue><ssdm name="select_ln58_4056"/></StgValue>
</operation>

<operation id="5427" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6105 %select_ln58_4057 = select i1 %and_ln58_2704, i16 32768, i16 %add_ln58_2367

]]></Node>
<StgValue><ssdm name="select_ln58_4057"/></StgValue>
</operation>

<operation id="5428" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6108" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6106 %select_ln58_4058 = select i1 %or_ln58_1350, i16 %select_ln58_4056, i16 %select_ln58_4057

]]></Node>
<StgValue><ssdm name="select_ln58_4058"/></StgValue>
</operation>

<operation id="5429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6125" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6123 %sext_ln58_2173 = sext i16 %select_ln58_3983

]]></Node>
<StgValue><ssdm name="sext_ln58_2173"/></StgValue>
</operation>

<operation id="5430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6126" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6124 %sext_ln58_2174 = sext i16 %mult_1514

]]></Node>
<StgValue><ssdm name="sext_ln58_2174"/></StgValue>
</operation>

<operation id="5431" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6127" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6125 %add_ln58_1662 = add i17 %sext_ln58_2174, i17 %sext_ln58_2173

]]></Node>
<StgValue><ssdm name="add_ln58_1662"/></StgValue>
</operation>

<operation id="5432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6128" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6126 %tmp_6751 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1662, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6751"/></StgValue>
</operation>

<operation id="5433" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6127 %add_ln58_2369 = add i16 %mult_1514, i16 %select_ln58_3983

]]></Node>
<StgValue><ssdm name="add_ln58_2369"/></StgValue>
</operation>

<operation id="5434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6128 %tmp_6752 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2369, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6752"/></StgValue>
</operation>

<operation id="5435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6129 %xor_ln58_5417 = xor i1 %tmp_6751, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5417"/></StgValue>
</operation>

<operation id="5436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6130 %and_ln58_2707 = and i1 %tmp_6752, i1 %xor_ln58_5417

]]></Node>
<StgValue><ssdm name="and_ln58_2707"/></StgValue>
</operation>

<operation id="5437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6131 %xor_ln58_5418 = xor i1 %tmp_6752, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5418"/></StgValue>
</operation>

<operation id="5438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6132 %and_ln58_2708 = and i1 %tmp_6751, i1 %xor_ln58_5418

]]></Node>
<StgValue><ssdm name="and_ln58_2708"/></StgValue>
</operation>

<operation id="5439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6133 %xor_ln58_5419 = xor i1 %tmp_6751, i1 %tmp_6752

]]></Node>
<StgValue><ssdm name="xor_ln58_5419"/></StgValue>
</operation>

<operation id="5440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6134 %xor_ln58_5420 = xor i1 %xor_ln58_5419, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5420"/></StgValue>
</operation>

<operation id="5441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6135 %or_ln58_1352 = or i1 %and_ln58_2707, i1 %xor_ln58_5420

]]></Node>
<StgValue><ssdm name="or_ln58_1352"/></StgValue>
</operation>

<operation id="5442" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6136 %select_ln58_4062 = select i1 %xor_ln58_5419, i16 32767, i16 %add_ln58_2369

]]></Node>
<StgValue><ssdm name="select_ln58_4062"/></StgValue>
</operation>

<operation id="5443" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6139" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6137 %select_ln58_4063 = select i1 %and_ln58_2708, i16 32768, i16 %add_ln58_2369

]]></Node>
<StgValue><ssdm name="select_ln58_4063"/></StgValue>
</operation>

<operation id="5444" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6140" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6138 %select_ln58_4064 = select i1 %or_ln58_1352, i16 %select_ln58_4062, i16 %select_ln58_4063

]]></Node>
<StgValue><ssdm name="select_ln58_4064"/></StgValue>
</operation>

<operation id="5445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6141" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6139 %sext_ln58_2175 = sext i16 %select_ln58_3992

]]></Node>
<StgValue><ssdm name="sext_ln58_2175"/></StgValue>
</operation>

<operation id="5446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6142" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6140 %sext_ln58_2176 = sext i16 %mult_1515

]]></Node>
<StgValue><ssdm name="sext_ln58_2176"/></StgValue>
</operation>

<operation id="5447" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6141 %add_ln58_1663 = add i17 %sext_ln58_2176, i17 %sext_ln58_2175

]]></Node>
<StgValue><ssdm name="add_ln58_1663"/></StgValue>
</operation>

<operation id="5448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6144" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6142 %tmp_6753 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1663, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6753"/></StgValue>
</operation>

<operation id="5449" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6143 %add_ln58_2370 = add i16 %mult_1515, i16 %select_ln58_3992

]]></Node>
<StgValue><ssdm name="add_ln58_2370"/></StgValue>
</operation>

<operation id="5450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6146" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6144 %tmp_6754 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2370, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6754"/></StgValue>
</operation>

<operation id="5451" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6145 %xor_ln58_5421 = xor i1 %tmp_6753, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5421"/></StgValue>
</operation>

<operation id="5452" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6146 %and_ln58_2709 = and i1 %tmp_6754, i1 %xor_ln58_5421

]]></Node>
<StgValue><ssdm name="and_ln58_2709"/></StgValue>
</operation>

<operation id="5453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6147 %xor_ln58_5422 = xor i1 %tmp_6754, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5422"/></StgValue>
</operation>

<operation id="5454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6148 %and_ln58_2710 = and i1 %tmp_6753, i1 %xor_ln58_5422

]]></Node>
<StgValue><ssdm name="and_ln58_2710"/></StgValue>
</operation>

<operation id="5455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6149 %xor_ln58_5423 = xor i1 %tmp_6753, i1 %tmp_6754

]]></Node>
<StgValue><ssdm name="xor_ln58_5423"/></StgValue>
</operation>

<operation id="5456" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6150 %xor_ln58_5424 = xor i1 %xor_ln58_5423, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5424"/></StgValue>
</operation>

<operation id="5457" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6151 %or_ln58_1353 = or i1 %and_ln58_2709, i1 %xor_ln58_5424

]]></Node>
<StgValue><ssdm name="or_ln58_1353"/></StgValue>
</operation>

<operation id="5458" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6152 %select_ln58_4065 = select i1 %xor_ln58_5423, i16 32767, i16 %add_ln58_2370

]]></Node>
<StgValue><ssdm name="select_ln58_4065"/></StgValue>
</operation>

<operation id="5459" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6153 %select_ln58_4066 = select i1 %and_ln58_2710, i16 32768, i16 %add_ln58_2370

]]></Node>
<StgValue><ssdm name="select_ln58_4066"/></StgValue>
</operation>

<operation id="5460" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6154 %select_ln58_4067 = select i1 %or_ln58_1353, i16 %select_ln58_4065, i16 %select_ln58_4066

]]></Node>
<StgValue><ssdm name="select_ln58_4067"/></StgValue>
</operation>

<operation id="5461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6157" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6155 %sext_ln58_2177 = sext i16 %select_ln58_3953

]]></Node>
<StgValue><ssdm name="sext_ln58_2177"/></StgValue>
</operation>

<operation id="5462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6158" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6156 %sext_ln58_2178 = sext i16 %mult_1516

]]></Node>
<StgValue><ssdm name="sext_ln58_2178"/></StgValue>
</operation>

<operation id="5463" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6159" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6157 %add_ln58_1664 = add i17 %sext_ln58_2178, i17 %sext_ln58_2177

]]></Node>
<StgValue><ssdm name="add_ln58_1664"/></StgValue>
</operation>

<operation id="5464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6160" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6158 %tmp_6755 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1664, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6755"/></StgValue>
</operation>

<operation id="5465" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6159 %add_ln58_2371 = add i16 %mult_1516, i16 %select_ln58_3953

]]></Node>
<StgValue><ssdm name="add_ln58_2371"/></StgValue>
</operation>

<operation id="5466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6160 %tmp_6756 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2371, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6756"/></StgValue>
</operation>

<operation id="5467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6161 %xor_ln58_5425 = xor i1 %tmp_6755, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5425"/></StgValue>
</operation>

<operation id="5468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6162 %and_ln58_2711 = and i1 %tmp_6756, i1 %xor_ln58_5425

]]></Node>
<StgValue><ssdm name="and_ln58_2711"/></StgValue>
</operation>

<operation id="5469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6163 %xor_ln58_5426 = xor i1 %tmp_6756, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5426"/></StgValue>
</operation>

<operation id="5470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6164 %and_ln58_2712 = and i1 %tmp_6755, i1 %xor_ln58_5426

]]></Node>
<StgValue><ssdm name="and_ln58_2712"/></StgValue>
</operation>

<operation id="5471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6165 %xor_ln58_5427 = xor i1 %tmp_6755, i1 %tmp_6756

]]></Node>
<StgValue><ssdm name="xor_ln58_5427"/></StgValue>
</operation>

<operation id="5472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6166 %xor_ln58_5428 = xor i1 %xor_ln58_5427, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5428"/></StgValue>
</operation>

<operation id="5473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6167 %or_ln58_1354 = or i1 %and_ln58_2711, i1 %xor_ln58_5428

]]></Node>
<StgValue><ssdm name="or_ln58_1354"/></StgValue>
</operation>

<operation id="5474" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6170" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6168 %select_ln58_4068 = select i1 %xor_ln58_5427, i16 32767, i16 %add_ln58_2371

]]></Node>
<StgValue><ssdm name="select_ln58_4068"/></StgValue>
</operation>

<operation id="5475" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6169 %select_ln58_4069 = select i1 %and_ln58_2712, i16 32768, i16 %add_ln58_2371

]]></Node>
<StgValue><ssdm name="select_ln58_4069"/></StgValue>
</operation>

<operation id="5476" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6172" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6170 %select_ln58_4070 = select i1 %or_ln58_1354, i16 %select_ln58_4068, i16 %select_ln58_4069

]]></Node>
<StgValue><ssdm name="select_ln58_4070"/></StgValue>
</operation>

<operation id="5477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6187 %sext_ln58_2181 = sext i16 %select_ln58_3920

]]></Node>
<StgValue><ssdm name="sext_ln58_2181"/></StgValue>
</operation>

<operation id="5478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6190" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6188 %sext_ln58_2182 = sext i16 %mult_1518

]]></Node>
<StgValue><ssdm name="sext_ln58_2182"/></StgValue>
</operation>

<operation id="5479" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6189 %add_ln58_1666 = add i17 %sext_ln58_2182, i17 %sext_ln58_2181

]]></Node>
<StgValue><ssdm name="add_ln58_1666"/></StgValue>
</operation>

<operation id="5480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6192" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6190 %tmp_6759 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1666, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6759"/></StgValue>
</operation>

<operation id="5481" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6191 %add_ln58_2373 = add i16 %mult_1518, i16 %select_ln58_3920

]]></Node>
<StgValue><ssdm name="add_ln58_2373"/></StgValue>
</operation>

<operation id="5482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6192 %tmp_6760 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2373, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6760"/></StgValue>
</operation>

<operation id="5483" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6193 %xor_ln58_5433 = xor i1 %tmp_6759, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5433"/></StgValue>
</operation>

<operation id="5484" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6194 %and_ln58_2715 = and i1 %tmp_6760, i1 %xor_ln58_5433

]]></Node>
<StgValue><ssdm name="and_ln58_2715"/></StgValue>
</operation>

<operation id="5485" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6195 %xor_ln58_5434 = xor i1 %tmp_6760, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5434"/></StgValue>
</operation>

<operation id="5486" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6196 %and_ln58_2716 = and i1 %tmp_6759, i1 %xor_ln58_5434

]]></Node>
<StgValue><ssdm name="and_ln58_2716"/></StgValue>
</operation>

<operation id="5487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6197 %xor_ln58_5435 = xor i1 %tmp_6759, i1 %tmp_6760

]]></Node>
<StgValue><ssdm name="xor_ln58_5435"/></StgValue>
</operation>

<operation id="5488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6198 %xor_ln58_5436 = xor i1 %xor_ln58_5435, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5436"/></StgValue>
</operation>

<operation id="5489" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6199 %or_ln58_1356 = or i1 %and_ln58_2715, i1 %xor_ln58_5436

]]></Node>
<StgValue><ssdm name="or_ln58_1356"/></StgValue>
</operation>

<operation id="5490" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6200 %select_ln58_4074 = select i1 %xor_ln58_5435, i16 32767, i16 %add_ln58_2373

]]></Node>
<StgValue><ssdm name="select_ln58_4074"/></StgValue>
</operation>

<operation id="5491" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6201 %select_ln58_4075 = select i1 %and_ln58_2716, i16 32768, i16 %add_ln58_2373

]]></Node>
<StgValue><ssdm name="select_ln58_4075"/></StgValue>
</operation>

<operation id="5492" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6202 %select_ln58_4076 = select i1 %or_ln58_1356, i16 %select_ln58_4074, i16 %select_ln58_4075

]]></Node>
<StgValue><ssdm name="select_ln58_4076"/></StgValue>
</operation>

<operation id="5493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6221" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6219 %sext_ln58_2185 = sext i16 %select_ln58_4019

]]></Node>
<StgValue><ssdm name="sext_ln58_2185"/></StgValue>
</operation>

<operation id="5494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6222" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6220 %sext_ln58_2186 = sext i16 %mult_1520

]]></Node>
<StgValue><ssdm name="sext_ln58_2186"/></StgValue>
</operation>

<operation id="5495" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6223" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6221 %add_ln58_1668 = add i17 %sext_ln58_2186, i17 %sext_ln58_2185

]]></Node>
<StgValue><ssdm name="add_ln58_1668"/></StgValue>
</operation>

<operation id="5496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6224" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6222 %tmp_6763 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1668, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6763"/></StgValue>
</operation>

<operation id="5497" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6223 %add_ln58_2375 = add i16 %mult_1520, i16 %select_ln58_4019

]]></Node>
<StgValue><ssdm name="add_ln58_2375"/></StgValue>
</operation>

<operation id="5498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6224 %tmp_6764 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2375, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6764"/></StgValue>
</operation>

<operation id="5499" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6225 %xor_ln58_5441 = xor i1 %tmp_6763, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5441"/></StgValue>
</operation>

<operation id="5500" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6226 %and_ln58_2719 = and i1 %tmp_6764, i1 %xor_ln58_5441

]]></Node>
<StgValue><ssdm name="and_ln58_2719"/></StgValue>
</operation>

<operation id="5501" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6227 %xor_ln58_5442 = xor i1 %tmp_6764, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5442"/></StgValue>
</operation>

<operation id="5502" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6228 %and_ln58_2720 = and i1 %tmp_6763, i1 %xor_ln58_5442

]]></Node>
<StgValue><ssdm name="and_ln58_2720"/></StgValue>
</operation>

<operation id="5503" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6229 %xor_ln58_5443 = xor i1 %tmp_6763, i1 %tmp_6764

]]></Node>
<StgValue><ssdm name="xor_ln58_5443"/></StgValue>
</operation>

<operation id="5504" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6230 %xor_ln58_5444 = xor i1 %xor_ln58_5443, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5444"/></StgValue>
</operation>

<operation id="5505" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6231 %or_ln58_1358 = or i1 %and_ln58_2719, i1 %xor_ln58_5444

]]></Node>
<StgValue><ssdm name="or_ln58_1358"/></StgValue>
</operation>

<operation id="5506" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6234" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6232 %select_ln58_4080 = select i1 %xor_ln58_5443, i16 32767, i16 %add_ln58_2375

]]></Node>
<StgValue><ssdm name="select_ln58_4080"/></StgValue>
</operation>

<operation id="5507" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6233 %select_ln58_4081 = select i1 %and_ln58_2720, i16 32768, i16 %add_ln58_2375

]]></Node>
<StgValue><ssdm name="select_ln58_4081"/></StgValue>
</operation>

<operation id="5508" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6236" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6234 %select_ln58_4082 = select i1 %or_ln58_1358, i16 %select_ln58_4080, i16 %select_ln58_4081

]]></Node>
<StgValue><ssdm name="select_ln58_4082"/></StgValue>
</operation>

<operation id="5509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6237" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6235 %sext_ln58_2187 = sext i16 %select_ln58_3968

]]></Node>
<StgValue><ssdm name="sext_ln58_2187"/></StgValue>
</operation>

<operation id="5510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6238" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6236 %sext_ln58_2188 = sext i16 %mult_1521

]]></Node>
<StgValue><ssdm name="sext_ln58_2188"/></StgValue>
</operation>

<operation id="5511" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6239" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6237 %add_ln58_1669 = add i17 %sext_ln58_2188, i17 %sext_ln58_2187

]]></Node>
<StgValue><ssdm name="add_ln58_1669"/></StgValue>
</operation>

<operation id="5512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6240" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6238 %tmp_6765 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1669, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6765"/></StgValue>
</operation>

<operation id="5513" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6239 %add_ln58_2376 = add i16 %mult_1521, i16 %select_ln58_3968

]]></Node>
<StgValue><ssdm name="add_ln58_2376"/></StgValue>
</operation>

<operation id="5514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6242" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6240 %tmp_6766 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2376, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6766"/></StgValue>
</operation>

<operation id="5515" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6241 %xor_ln58_5445 = xor i1 %tmp_6765, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5445"/></StgValue>
</operation>

<operation id="5516" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6242 %and_ln58_2721 = and i1 %tmp_6766, i1 %xor_ln58_5445

]]></Node>
<StgValue><ssdm name="and_ln58_2721"/></StgValue>
</operation>

<operation id="5517" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6243 %xor_ln58_5446 = xor i1 %tmp_6766, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5446"/></StgValue>
</operation>

<operation id="5518" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6244 %and_ln58_2722 = and i1 %tmp_6765, i1 %xor_ln58_5446

]]></Node>
<StgValue><ssdm name="and_ln58_2722"/></StgValue>
</operation>

<operation id="5519" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6245 %xor_ln58_5447 = xor i1 %tmp_6765, i1 %tmp_6766

]]></Node>
<StgValue><ssdm name="xor_ln58_5447"/></StgValue>
</operation>

<operation id="5520" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6246 %xor_ln58_5448 = xor i1 %xor_ln58_5447, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5448"/></StgValue>
</operation>

<operation id="5521" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6247 %or_ln58_1359 = or i1 %and_ln58_2721, i1 %xor_ln58_5448

]]></Node>
<StgValue><ssdm name="or_ln58_1359"/></StgValue>
</operation>

<operation id="5522" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6248 %select_ln58_4083 = select i1 %xor_ln58_5447, i16 32767, i16 %add_ln58_2376

]]></Node>
<StgValue><ssdm name="select_ln58_4083"/></StgValue>
</operation>

<operation id="5523" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6251" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6249 %select_ln58_4084 = select i1 %and_ln58_2722, i16 32768, i16 %add_ln58_2376

]]></Node>
<StgValue><ssdm name="select_ln58_4084"/></StgValue>
</operation>

<operation id="5524" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6252" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6250 %select_ln58_4085 = select i1 %or_ln58_1359, i16 %select_ln58_4083, i16 %select_ln58_4084

]]></Node>
<StgValue><ssdm name="select_ln58_4085"/></StgValue>
</operation>

<operation id="5525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6253" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6251 %sext_ln58_2189 = sext i16 %select_ln58_3974

]]></Node>
<StgValue><ssdm name="sext_ln58_2189"/></StgValue>
</operation>

<operation id="5526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6254" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6252 %sext_ln58_2190 = sext i16 %mult_1522

]]></Node>
<StgValue><ssdm name="sext_ln58_2190"/></StgValue>
</operation>

<operation id="5527" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6255" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6253 %add_ln58_1670 = add i17 %sext_ln58_2190, i17 %sext_ln58_2189

]]></Node>
<StgValue><ssdm name="add_ln58_1670"/></StgValue>
</operation>

<operation id="5528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6256" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6254 %tmp_6767 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1670, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6767"/></StgValue>
</operation>

<operation id="5529" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6255 %add_ln58_2377 = add i16 %mult_1522, i16 %select_ln58_3974

]]></Node>
<StgValue><ssdm name="add_ln58_2377"/></StgValue>
</operation>

<operation id="5530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6256 %tmp_6768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2377, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6768"/></StgValue>
</operation>

<operation id="5531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6257 %xor_ln58_5449 = xor i1 %tmp_6767, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5449"/></StgValue>
</operation>

<operation id="5532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6258 %and_ln58_2723 = and i1 %tmp_6768, i1 %xor_ln58_5449

]]></Node>
<StgValue><ssdm name="and_ln58_2723"/></StgValue>
</operation>

<operation id="5533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6259 %xor_ln58_5450 = xor i1 %tmp_6768, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5450"/></StgValue>
</operation>

<operation id="5534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6260 %and_ln58_2724 = and i1 %tmp_6767, i1 %xor_ln58_5450

]]></Node>
<StgValue><ssdm name="and_ln58_2724"/></StgValue>
</operation>

<operation id="5535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6261 %xor_ln58_5451 = xor i1 %tmp_6767, i1 %tmp_6768

]]></Node>
<StgValue><ssdm name="xor_ln58_5451"/></StgValue>
</operation>

<operation id="5536" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6262 %xor_ln58_5452 = xor i1 %xor_ln58_5451, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5452"/></StgValue>
</operation>

<operation id="5537" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6263 %or_ln58_1360 = or i1 %and_ln58_2723, i1 %xor_ln58_5452

]]></Node>
<StgValue><ssdm name="or_ln58_1360"/></StgValue>
</operation>

<operation id="5538" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6264 %select_ln58_4086 = select i1 %xor_ln58_5451, i16 32767, i16 %add_ln58_2377

]]></Node>
<StgValue><ssdm name="select_ln58_4086"/></StgValue>
</operation>

<operation id="5539" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6267" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6265 %select_ln58_4087 = select i1 %and_ln58_2724, i16 32768, i16 %add_ln58_2377

]]></Node>
<StgValue><ssdm name="select_ln58_4087"/></StgValue>
</operation>

<operation id="5540" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6266 %select_ln58_4088 = select i1 %or_ln58_1360, i16 %select_ln58_4086, i16 %select_ln58_4087

]]></Node>
<StgValue><ssdm name="select_ln58_4088"/></StgValue>
</operation>

<operation id="5541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6269" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6267 %sext_ln58_2191 = sext i16 %select_ln58_4052

]]></Node>
<StgValue><ssdm name="sext_ln58_2191"/></StgValue>
</operation>

<operation id="5542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6270" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6268 %sext_ln58_2192 = sext i16 %mult_1523

]]></Node>
<StgValue><ssdm name="sext_ln58_2192"/></StgValue>
</operation>

<operation id="5543" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6271" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6269 %add_ln58_1671 = add i17 %sext_ln58_2192, i17 %sext_ln58_2191

]]></Node>
<StgValue><ssdm name="add_ln58_1671"/></StgValue>
</operation>

<operation id="5544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6272" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6270 %tmp_6769 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1671, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6769"/></StgValue>
</operation>

<operation id="5545" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6271 %add_ln58_2378 = add i16 %mult_1523, i16 %select_ln58_4052

]]></Node>
<StgValue><ssdm name="add_ln58_2378"/></StgValue>
</operation>

<operation id="5546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6274" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6272 %tmp_6770 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2378, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6770"/></StgValue>
</operation>

<operation id="5547" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6273 %xor_ln58_5453 = xor i1 %tmp_6769, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5453"/></StgValue>
</operation>

<operation id="5548" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6274 %and_ln58_2725 = and i1 %tmp_6770, i1 %xor_ln58_5453

]]></Node>
<StgValue><ssdm name="and_ln58_2725"/></StgValue>
</operation>

<operation id="5549" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6275 %xor_ln58_5454 = xor i1 %tmp_6770, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5454"/></StgValue>
</operation>

<operation id="5550" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6276 %and_ln58_2726 = and i1 %tmp_6769, i1 %xor_ln58_5454

]]></Node>
<StgValue><ssdm name="and_ln58_2726"/></StgValue>
</operation>

<operation id="5551" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6277 %xor_ln58_5455 = xor i1 %tmp_6769, i1 %tmp_6770

]]></Node>
<StgValue><ssdm name="xor_ln58_5455"/></StgValue>
</operation>

<operation id="5552" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6278 %xor_ln58_5456 = xor i1 %xor_ln58_5455, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5456"/></StgValue>
</operation>

<operation id="5553" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6279 %or_ln58_1361 = or i1 %and_ln58_2725, i1 %xor_ln58_5456

]]></Node>
<StgValue><ssdm name="or_ln58_1361"/></StgValue>
</operation>

<operation id="5554" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6280 %select_ln58_4089 = select i1 %xor_ln58_5455, i16 32767, i16 %add_ln58_2378

]]></Node>
<StgValue><ssdm name="select_ln58_4089"/></StgValue>
</operation>

<operation id="5555" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6283" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6281 %select_ln58_4090 = select i1 %and_ln58_2726, i16 32768, i16 %add_ln58_2378

]]></Node>
<StgValue><ssdm name="select_ln58_4090"/></StgValue>
</operation>

<operation id="5556" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6282 %select_ln58_4091 = select i1 %or_ln58_1361, i16 %select_ln58_4089, i16 %select_ln58_4090

]]></Node>
<StgValue><ssdm name="select_ln58_4091"/></StgValue>
</operation>

<operation id="5557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6285" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6283 %sext_ln58_2193 = sext i16 %select_ln58_4055

]]></Node>
<StgValue><ssdm name="sext_ln58_2193"/></StgValue>
</operation>

<operation id="5558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6286" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6284 %sext_ln58_2194 = sext i16 %mult_1524

]]></Node>
<StgValue><ssdm name="sext_ln58_2194"/></StgValue>
</operation>

<operation id="5559" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6287" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6285 %add_ln58_1672 = add i17 %sext_ln58_2194, i17 %sext_ln58_2193

]]></Node>
<StgValue><ssdm name="add_ln58_1672"/></StgValue>
</operation>

<operation id="5560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6288" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6286 %tmp_6771 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1672, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6771"/></StgValue>
</operation>

<operation id="5561" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6287 %add_ln58_2379 = add i16 %mult_1524, i16 %select_ln58_4055

]]></Node>
<StgValue><ssdm name="add_ln58_2379"/></StgValue>
</operation>

<operation id="5562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6288 %tmp_6772 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2379, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6772"/></StgValue>
</operation>

<operation id="5563" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6289 %xor_ln58_5457 = xor i1 %tmp_6771, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5457"/></StgValue>
</operation>

<operation id="5564" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6290 %and_ln58_2727 = and i1 %tmp_6772, i1 %xor_ln58_5457

]]></Node>
<StgValue><ssdm name="and_ln58_2727"/></StgValue>
</operation>

<operation id="5565" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6291 %xor_ln58_5458 = xor i1 %tmp_6772, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5458"/></StgValue>
</operation>

<operation id="5566" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6292 %and_ln58_2728 = and i1 %tmp_6771, i1 %xor_ln58_5458

]]></Node>
<StgValue><ssdm name="and_ln58_2728"/></StgValue>
</operation>

<operation id="5567" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6293 %xor_ln58_5459 = xor i1 %tmp_6771, i1 %tmp_6772

]]></Node>
<StgValue><ssdm name="xor_ln58_5459"/></StgValue>
</operation>

<operation id="5568" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6294 %xor_ln58_5460 = xor i1 %xor_ln58_5459, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5460"/></StgValue>
</operation>

<operation id="5569" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6295 %or_ln58_1362 = or i1 %and_ln58_2727, i1 %xor_ln58_5460

]]></Node>
<StgValue><ssdm name="or_ln58_1362"/></StgValue>
</operation>

<operation id="5570" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6296 %select_ln58_4092 = select i1 %xor_ln58_5459, i16 32767, i16 %add_ln58_2379

]]></Node>
<StgValue><ssdm name="select_ln58_4092"/></StgValue>
</operation>

<operation id="5571" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6297 %select_ln58_4093 = select i1 %and_ln58_2728, i16 32768, i16 %add_ln58_2379

]]></Node>
<StgValue><ssdm name="select_ln58_4093"/></StgValue>
</operation>

<operation id="5572" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6298 %select_ln58_4094 = select i1 %or_ln58_1362, i16 %select_ln58_4092, i16 %select_ln58_4093

]]></Node>
<StgValue><ssdm name="select_ln58_4094"/></StgValue>
</operation>

<operation id="5573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6301" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6299 %sext_ln58_2195 = sext i16 %select_ln58_4058

]]></Node>
<StgValue><ssdm name="sext_ln58_2195"/></StgValue>
</operation>

<operation id="5574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6302" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6300 %sext_ln58_2196 = sext i16 %mult_1525

]]></Node>
<StgValue><ssdm name="sext_ln58_2196"/></StgValue>
</operation>

<operation id="5575" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6303" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6301 %add_ln58_1673 = add i17 %sext_ln58_2196, i17 %sext_ln58_2195

]]></Node>
<StgValue><ssdm name="add_ln58_1673"/></StgValue>
</operation>

<operation id="5576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6304" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6302 %tmp_6773 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1673, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6773"/></StgValue>
</operation>

<operation id="5577" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6303 %add_ln58_2380 = add i16 %mult_1525, i16 %select_ln58_4058

]]></Node>
<StgValue><ssdm name="add_ln58_2380"/></StgValue>
</operation>

<operation id="5578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6306" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6304 %tmp_6774 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2380, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6774"/></StgValue>
</operation>

<operation id="5579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6305 %xor_ln58_5461 = xor i1 %tmp_6773, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5461"/></StgValue>
</operation>

<operation id="5580" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6306 %and_ln58_2729 = and i1 %tmp_6774, i1 %xor_ln58_5461

]]></Node>
<StgValue><ssdm name="and_ln58_2729"/></StgValue>
</operation>

<operation id="5581" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6307 %xor_ln58_5462 = xor i1 %tmp_6774, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5462"/></StgValue>
</operation>

<operation id="5582" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6308 %and_ln58_2730 = and i1 %tmp_6773, i1 %xor_ln58_5462

]]></Node>
<StgValue><ssdm name="and_ln58_2730"/></StgValue>
</operation>

<operation id="5583" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6309 %xor_ln58_5463 = xor i1 %tmp_6773, i1 %tmp_6774

]]></Node>
<StgValue><ssdm name="xor_ln58_5463"/></StgValue>
</operation>

<operation id="5584" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6310 %xor_ln58_5464 = xor i1 %xor_ln58_5463, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5464"/></StgValue>
</operation>

<operation id="5585" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6311 %or_ln58_1363 = or i1 %and_ln58_2729, i1 %xor_ln58_5464

]]></Node>
<StgValue><ssdm name="or_ln58_1363"/></StgValue>
</operation>

<operation id="5586" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6314" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6312 %select_ln58_4095 = select i1 %xor_ln58_5463, i16 32767, i16 %add_ln58_2380

]]></Node>
<StgValue><ssdm name="select_ln58_4095"/></StgValue>
</operation>

<operation id="5587" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6313 %select_ln58_4096 = select i1 %and_ln58_2730, i16 32768, i16 %add_ln58_2380

]]></Node>
<StgValue><ssdm name="select_ln58_4096"/></StgValue>
</operation>

<operation id="5588" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6314 %select_ln58_4097 = select i1 %or_ln58_1363, i16 %select_ln58_4095, i16 %select_ln58_4096

]]></Node>
<StgValue><ssdm name="select_ln58_4097"/></StgValue>
</operation>

<operation id="5589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6317" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6315 %sext_ln58_2197 = sext i16 %select_ln58_4064

]]></Node>
<StgValue><ssdm name="sext_ln58_2197"/></StgValue>
</operation>

<operation id="5590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6318" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6316 %sext_ln58_2198 = sext i16 %mult_1526

]]></Node>
<StgValue><ssdm name="sext_ln58_2198"/></StgValue>
</operation>

<operation id="5591" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6319" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6317 %add_ln58_1674 = add i17 %sext_ln58_2198, i17 %sext_ln58_2197

]]></Node>
<StgValue><ssdm name="add_ln58_1674"/></StgValue>
</operation>

<operation id="5592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6320" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6318 %tmp_6775 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1674, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6775"/></StgValue>
</operation>

<operation id="5593" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6319 %add_ln58_2381 = add i16 %mult_1526, i16 %select_ln58_4064

]]></Node>
<StgValue><ssdm name="add_ln58_2381"/></StgValue>
</operation>

<operation id="5594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6320 %tmp_6776 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2381, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6776"/></StgValue>
</operation>

<operation id="5595" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6321 %xor_ln58_5465 = xor i1 %tmp_6775, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5465"/></StgValue>
</operation>

<operation id="5596" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6322 %and_ln58_2731 = and i1 %tmp_6776, i1 %xor_ln58_5465

]]></Node>
<StgValue><ssdm name="and_ln58_2731"/></StgValue>
</operation>

<operation id="5597" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6323 %xor_ln58_5466 = xor i1 %tmp_6776, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5466"/></StgValue>
</operation>

<operation id="5598" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6324 %and_ln58_2732 = and i1 %tmp_6775, i1 %xor_ln58_5466

]]></Node>
<StgValue><ssdm name="and_ln58_2732"/></StgValue>
</operation>

<operation id="5599" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6325 %xor_ln58_5467 = xor i1 %tmp_6775, i1 %tmp_6776

]]></Node>
<StgValue><ssdm name="xor_ln58_5467"/></StgValue>
</operation>

<operation id="5600" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6326 %xor_ln58_5468 = xor i1 %xor_ln58_5467, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5468"/></StgValue>
</operation>

<operation id="5601" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6327 %or_ln58_1364 = or i1 %and_ln58_2731, i1 %xor_ln58_5468

]]></Node>
<StgValue><ssdm name="or_ln58_1364"/></StgValue>
</operation>

<operation id="5602" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6330" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6328 %select_ln58_4098 = select i1 %xor_ln58_5467, i16 32767, i16 %add_ln58_2381

]]></Node>
<StgValue><ssdm name="select_ln58_4098"/></StgValue>
</operation>

<operation id="5603" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6331" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6329 %select_ln58_4099 = select i1 %and_ln58_2732, i16 32768, i16 %add_ln58_2381

]]></Node>
<StgValue><ssdm name="select_ln58_4099"/></StgValue>
</operation>

<operation id="5604" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6330 %select_ln58_4100 = select i1 %or_ln58_1364, i16 %select_ln58_4098, i16 %select_ln58_4099

]]></Node>
<StgValue><ssdm name="select_ln58_4100"/></StgValue>
</operation>

<operation id="5605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6333" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6331 %sext_ln58_2199 = sext i16 %select_ln58_3989

]]></Node>
<StgValue><ssdm name="sext_ln58_2199"/></StgValue>
</operation>

<operation id="5606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6334" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6332 %sext_ln58_2200 = sext i16 %mult_1527

]]></Node>
<StgValue><ssdm name="sext_ln58_2200"/></StgValue>
</operation>

<operation id="5607" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6335" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6333 %add_ln58_1675 = add i17 %sext_ln58_2200, i17 %sext_ln58_2199

]]></Node>
<StgValue><ssdm name="add_ln58_1675"/></StgValue>
</operation>

<operation id="5608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6336" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6334 %tmp_6777 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1675, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6777"/></StgValue>
</operation>

<operation id="5609" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6335 %add_ln58_2382 = add i16 %mult_1527, i16 %select_ln58_3989

]]></Node>
<StgValue><ssdm name="add_ln58_2382"/></StgValue>
</operation>

<operation id="5610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6336 %tmp_6778 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2382, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6778"/></StgValue>
</operation>

<operation id="5611" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6337 %xor_ln58_5469 = xor i1 %tmp_6777, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5469"/></StgValue>
</operation>

<operation id="5612" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6338 %and_ln58_2733 = and i1 %tmp_6778, i1 %xor_ln58_5469

]]></Node>
<StgValue><ssdm name="and_ln58_2733"/></StgValue>
</operation>

<operation id="5613" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6339 %xor_ln58_5470 = xor i1 %tmp_6778, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5470"/></StgValue>
</operation>

<operation id="5614" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6340 %and_ln58_2734 = and i1 %tmp_6777, i1 %xor_ln58_5470

]]></Node>
<StgValue><ssdm name="and_ln58_2734"/></StgValue>
</operation>

<operation id="5615" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6341 %xor_ln58_5471 = xor i1 %tmp_6777, i1 %tmp_6778

]]></Node>
<StgValue><ssdm name="xor_ln58_5471"/></StgValue>
</operation>

<operation id="5616" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6342 %xor_ln58_5472 = xor i1 %xor_ln58_5471, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5472"/></StgValue>
</operation>

<operation id="5617" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6343 %or_ln58_1365 = or i1 %and_ln58_2733, i1 %xor_ln58_5472

]]></Node>
<StgValue><ssdm name="or_ln58_1365"/></StgValue>
</operation>

<operation id="5618" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6346" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6344 %select_ln58_4101 = select i1 %xor_ln58_5471, i16 32767, i16 %add_ln58_2382

]]></Node>
<StgValue><ssdm name="select_ln58_4101"/></StgValue>
</operation>

<operation id="5619" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6345 %select_ln58_4102 = select i1 %and_ln58_2734, i16 32768, i16 %add_ln58_2382

]]></Node>
<StgValue><ssdm name="select_ln58_4102"/></StgValue>
</operation>

<operation id="5620" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6348" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6346 %select_ln58_4103 = select i1 %or_ln58_1365, i16 %select_ln58_4101, i16 %select_ln58_4102

]]></Node>
<StgValue><ssdm name="select_ln58_4103"/></StgValue>
</operation>

<operation id="5621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6349" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6347 %sext_ln58_2201 = sext i16 %select_ln58_3995

]]></Node>
<StgValue><ssdm name="sext_ln58_2201"/></StgValue>
</operation>

<operation id="5622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6350" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6348 %sext_ln58_2202 = sext i16 %mult_1528

]]></Node>
<StgValue><ssdm name="sext_ln58_2202"/></StgValue>
</operation>

<operation id="5623" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6349 %add_ln58_1676 = add i17 %sext_ln58_2202, i17 %sext_ln58_2201

]]></Node>
<StgValue><ssdm name="add_ln58_1676"/></StgValue>
</operation>

<operation id="5624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6352" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6350 %tmp_6779 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1676, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6779"/></StgValue>
</operation>

<operation id="5625" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6351 %add_ln58_2383 = add i16 %mult_1528, i16 %select_ln58_3995

]]></Node>
<StgValue><ssdm name="add_ln58_2383"/></StgValue>
</operation>

<operation id="5626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6352 %tmp_6780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2383, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6780"/></StgValue>
</operation>

<operation id="5627" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6353 %xor_ln58_5473 = xor i1 %tmp_6779, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5473"/></StgValue>
</operation>

<operation id="5628" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6354 %and_ln58_2735 = and i1 %tmp_6780, i1 %xor_ln58_5473

]]></Node>
<StgValue><ssdm name="and_ln58_2735"/></StgValue>
</operation>

<operation id="5629" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6355 %xor_ln58_5474 = xor i1 %tmp_6780, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5474"/></StgValue>
</operation>

<operation id="5630" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6356 %and_ln58_2736 = and i1 %tmp_6779, i1 %xor_ln58_5474

]]></Node>
<StgValue><ssdm name="and_ln58_2736"/></StgValue>
</operation>

<operation id="5631" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6357 %xor_ln58_5475 = xor i1 %tmp_6779, i1 %tmp_6780

]]></Node>
<StgValue><ssdm name="xor_ln58_5475"/></StgValue>
</operation>

<operation id="5632" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6358 %xor_ln58_5476 = xor i1 %xor_ln58_5475, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5476"/></StgValue>
</operation>

<operation id="5633" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6359 %or_ln58_1366 = or i1 %and_ln58_2735, i1 %xor_ln58_5476

]]></Node>
<StgValue><ssdm name="or_ln58_1366"/></StgValue>
</operation>

<operation id="5634" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6362" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6360 %select_ln58_4104 = select i1 %xor_ln58_5475, i16 32767, i16 %add_ln58_2383

]]></Node>
<StgValue><ssdm name="select_ln58_4104"/></StgValue>
</operation>

<operation id="5635" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6363" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6361 %select_ln58_4105 = select i1 %and_ln58_2736, i16 32768, i16 %add_ln58_2383

]]></Node>
<StgValue><ssdm name="select_ln58_4105"/></StgValue>
</operation>

<operation id="5636" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6362 %select_ln58_4106 = select i1 %or_ln58_1366, i16 %select_ln58_4104, i16 %select_ln58_4105

]]></Node>
<StgValue><ssdm name="select_ln58_4106"/></StgValue>
</operation>

<operation id="5637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6365" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6363 %sext_ln58_2203 = sext i16 %select_ln58_4070

]]></Node>
<StgValue><ssdm name="sext_ln58_2203"/></StgValue>
</operation>

<operation id="5638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6366" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6364 %sext_ln58_2204 = sext i16 %mult_1529

]]></Node>
<StgValue><ssdm name="sext_ln58_2204"/></StgValue>
</operation>

<operation id="5639" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6367" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6365 %add_ln58_1677 = add i17 %sext_ln58_2204, i17 %sext_ln58_2203

]]></Node>
<StgValue><ssdm name="add_ln58_1677"/></StgValue>
</operation>

<operation id="5640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6368" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6366 %tmp_6781 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1677, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6781"/></StgValue>
</operation>

<operation id="5641" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6367 %add_ln58_2384 = add i16 %mult_1529, i16 %select_ln58_4070

]]></Node>
<StgValue><ssdm name="add_ln58_2384"/></StgValue>
</operation>

<operation id="5642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6370" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6368 %tmp_6782 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2384, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6782"/></StgValue>
</operation>

<operation id="5643" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6369 %xor_ln58_5477 = xor i1 %tmp_6781, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5477"/></StgValue>
</operation>

<operation id="5644" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6370 %and_ln58_2737 = and i1 %tmp_6782, i1 %xor_ln58_5477

]]></Node>
<StgValue><ssdm name="and_ln58_2737"/></StgValue>
</operation>

<operation id="5645" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6371 %xor_ln58_5478 = xor i1 %tmp_6782, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5478"/></StgValue>
</operation>

<operation id="5646" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6372 %and_ln58_2738 = and i1 %tmp_6781, i1 %xor_ln58_5478

]]></Node>
<StgValue><ssdm name="and_ln58_2738"/></StgValue>
</operation>

<operation id="5647" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6373 %xor_ln58_5479 = xor i1 %tmp_6781, i1 %tmp_6782

]]></Node>
<StgValue><ssdm name="xor_ln58_5479"/></StgValue>
</operation>

<operation id="5648" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6374 %xor_ln58_5480 = xor i1 %xor_ln58_5479, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5480"/></StgValue>
</operation>

<operation id="5649" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6375 %or_ln58_1367 = or i1 %and_ln58_2737, i1 %xor_ln58_5480

]]></Node>
<StgValue><ssdm name="or_ln58_1367"/></StgValue>
</operation>

<operation id="5650" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6376 %select_ln58_4107 = select i1 %xor_ln58_5479, i16 32767, i16 %add_ln58_2384

]]></Node>
<StgValue><ssdm name="select_ln58_4107"/></StgValue>
</operation>

<operation id="5651" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6377 %select_ln58_4108 = select i1 %and_ln58_2738, i16 32768, i16 %add_ln58_2384

]]></Node>
<StgValue><ssdm name="select_ln58_4108"/></StgValue>
</operation>

<operation id="5652" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6378 %select_ln58_4109 = select i1 %or_ln58_1367, i16 %select_ln58_4107, i16 %select_ln58_4108

]]></Node>
<StgValue><ssdm name="select_ln58_4109"/></StgValue>
</operation>

<operation id="5653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6381" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6379 %sext_ln58_2205 = sext i16 %select_ln58_4031

]]></Node>
<StgValue><ssdm name="sext_ln58_2205"/></StgValue>
</operation>

<operation id="5654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6382" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6380 %sext_ln58_2206 = sext i16 %mult_1530

]]></Node>
<StgValue><ssdm name="sext_ln58_2206"/></StgValue>
</operation>

<operation id="5655" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6383" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6381 %add_ln58_1678 = add i17 %sext_ln58_2206, i17 %sext_ln58_2205

]]></Node>
<StgValue><ssdm name="add_ln58_1678"/></StgValue>
</operation>

<operation id="5656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6384" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6382 %tmp_6783 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1678, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6783"/></StgValue>
</operation>

<operation id="5657" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6383 %add_ln58_2385 = add i16 %mult_1530, i16 %select_ln58_4031

]]></Node>
<StgValue><ssdm name="add_ln58_2385"/></StgValue>
</operation>

<operation id="5658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6384 %tmp_6784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2385, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6784"/></StgValue>
</operation>

<operation id="5659" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6385 %xor_ln58_5481 = xor i1 %tmp_6783, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5481"/></StgValue>
</operation>

<operation id="5660" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6386 %and_ln58_2739 = and i1 %tmp_6784, i1 %xor_ln58_5481

]]></Node>
<StgValue><ssdm name="and_ln58_2739"/></StgValue>
</operation>

<operation id="5661" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6387 %xor_ln58_5482 = xor i1 %tmp_6784, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5482"/></StgValue>
</operation>

<operation id="5662" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6388 %and_ln58_2740 = and i1 %tmp_6783, i1 %xor_ln58_5482

]]></Node>
<StgValue><ssdm name="and_ln58_2740"/></StgValue>
</operation>

<operation id="5663" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6389 %xor_ln58_5483 = xor i1 %tmp_6783, i1 %tmp_6784

]]></Node>
<StgValue><ssdm name="xor_ln58_5483"/></StgValue>
</operation>

<operation id="5664" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6390 %xor_ln58_5484 = xor i1 %xor_ln58_5483, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5484"/></StgValue>
</operation>

<operation id="5665" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6391 %or_ln58_1368 = or i1 %and_ln58_2739, i1 %xor_ln58_5484

]]></Node>
<StgValue><ssdm name="or_ln58_1368"/></StgValue>
</operation>

<operation id="5666" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6394" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6392 %select_ln58_4110 = select i1 %xor_ln58_5483, i16 32767, i16 %add_ln58_2385

]]></Node>
<StgValue><ssdm name="select_ln58_4110"/></StgValue>
</operation>

<operation id="5667" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6393 %select_ln58_4111 = select i1 %and_ln58_2740, i16 32768, i16 %add_ln58_2385

]]></Node>
<StgValue><ssdm name="select_ln58_4111"/></StgValue>
</operation>

<operation id="5668" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6396" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6394 %select_ln58_4112 = select i1 %or_ln58_1368, i16 %select_ln58_4110, i16 %select_ln58_4111

]]></Node>
<StgValue><ssdm name="select_ln58_4112"/></StgValue>
</operation>

<operation id="5669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6397" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6395 %sext_ln58_2207 = sext i16 %select_ln58_4037

]]></Node>
<StgValue><ssdm name="sext_ln58_2207"/></StgValue>
</operation>

<operation id="5670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6398" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6396 %sext_ln58_2208 = sext i16 %mult_1531

]]></Node>
<StgValue><ssdm name="sext_ln58_2208"/></StgValue>
</operation>

<operation id="5671" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6399" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6397 %add_ln58_1679 = add i17 %sext_ln58_2208, i17 %sext_ln58_2207

]]></Node>
<StgValue><ssdm name="add_ln58_1679"/></StgValue>
</operation>

<operation id="5672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6400" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6398 %tmp_6785 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1679, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6785"/></StgValue>
</operation>

<operation id="5673" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6399 %add_ln58_2386 = add i16 %mult_1531, i16 %select_ln58_4037

]]></Node>
<StgValue><ssdm name="add_ln58_2386"/></StgValue>
</operation>

<operation id="5674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6402" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6400 %tmp_6786 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2386, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6786"/></StgValue>
</operation>

<operation id="5675" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6401 %xor_ln58_5485 = xor i1 %tmp_6785, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5485"/></StgValue>
</operation>

<operation id="5676" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6402 %and_ln58_2741 = and i1 %tmp_6786, i1 %xor_ln58_5485

]]></Node>
<StgValue><ssdm name="and_ln58_2741"/></StgValue>
</operation>

<operation id="5677" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6403 %xor_ln58_5486 = xor i1 %tmp_6786, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5486"/></StgValue>
</operation>

<operation id="5678" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6404 %and_ln58_2742 = and i1 %tmp_6785, i1 %xor_ln58_5486

]]></Node>
<StgValue><ssdm name="and_ln58_2742"/></StgValue>
</operation>

<operation id="5679" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6405 %xor_ln58_5487 = xor i1 %tmp_6785, i1 %tmp_6786

]]></Node>
<StgValue><ssdm name="xor_ln58_5487"/></StgValue>
</operation>

<operation id="5680" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6406 %xor_ln58_5488 = xor i1 %xor_ln58_5487, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5488"/></StgValue>
</operation>

<operation id="5681" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6407 %or_ln58_1369 = or i1 %and_ln58_2741, i1 %xor_ln58_5488

]]></Node>
<StgValue><ssdm name="or_ln58_1369"/></StgValue>
</operation>

<operation id="5682" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6408 %select_ln58_4113 = select i1 %xor_ln58_5487, i16 32767, i16 %add_ln58_2386

]]></Node>
<StgValue><ssdm name="select_ln58_4113"/></StgValue>
</operation>

<operation id="5683" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6409 %select_ln58_4114 = select i1 %and_ln58_2742, i16 32768, i16 %add_ln58_2386

]]></Node>
<StgValue><ssdm name="select_ln58_4114"/></StgValue>
</operation>

<operation id="5684" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6410 %select_ln58_4115 = select i1 %or_ln58_1369, i16 %select_ln58_4113, i16 %select_ln58_4114

]]></Node>
<StgValue><ssdm name="select_ln58_4115"/></StgValue>
</operation>

<operation id="5685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6413" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6411 %sext_ln58_2209 = sext i16 %select_ln58_4040

]]></Node>
<StgValue><ssdm name="sext_ln58_2209"/></StgValue>
</operation>

<operation id="5686" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6414" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6412 %sext_ln58_2210 = sext i16 %mult_1532

]]></Node>
<StgValue><ssdm name="sext_ln58_2210"/></StgValue>
</operation>

<operation id="5687" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6415" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6413 %add_ln58_1680 = add i17 %sext_ln58_2210, i17 %sext_ln58_2209

]]></Node>
<StgValue><ssdm name="add_ln58_1680"/></StgValue>
</operation>

<operation id="5688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6416" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6414 %tmp_6787 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1680, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6787"/></StgValue>
</operation>

<operation id="5689" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6415 %add_ln58_2387 = add i16 %mult_1532, i16 %select_ln58_4040

]]></Node>
<StgValue><ssdm name="add_ln58_2387"/></StgValue>
</operation>

<operation id="5690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6416 %tmp_6788 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2387, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6788"/></StgValue>
</operation>

<operation id="5691" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6417 %xor_ln58_5489 = xor i1 %tmp_6787, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5489"/></StgValue>
</operation>

<operation id="5692" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6418 %and_ln58_2743 = and i1 %tmp_6788, i1 %xor_ln58_5489

]]></Node>
<StgValue><ssdm name="and_ln58_2743"/></StgValue>
</operation>

<operation id="5693" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6419 %xor_ln58_5490 = xor i1 %tmp_6788, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5490"/></StgValue>
</operation>

<operation id="5694" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6420 %and_ln58_2744 = and i1 %tmp_6787, i1 %xor_ln58_5490

]]></Node>
<StgValue><ssdm name="and_ln58_2744"/></StgValue>
</operation>

<operation id="5695" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6421 %xor_ln58_5491 = xor i1 %tmp_6787, i1 %tmp_6788

]]></Node>
<StgValue><ssdm name="xor_ln58_5491"/></StgValue>
</operation>

<operation id="5696" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6422 %xor_ln58_5492 = xor i1 %xor_ln58_5491, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5492"/></StgValue>
</operation>

<operation id="5697" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6423 %or_ln58_1370 = or i1 %and_ln58_2743, i1 %xor_ln58_5492

]]></Node>
<StgValue><ssdm name="or_ln58_1370"/></StgValue>
</operation>

<operation id="5698" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6424 %select_ln58_4116 = select i1 %xor_ln58_5491, i16 32767, i16 %add_ln58_2387

]]></Node>
<StgValue><ssdm name="select_ln58_4116"/></StgValue>
</operation>

<operation id="5699" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6425 %select_ln58_4117 = select i1 %and_ln58_2744, i16 32768, i16 %add_ln58_2387

]]></Node>
<StgValue><ssdm name="select_ln58_4117"/></StgValue>
</operation>

<operation id="5700" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6428" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6426 %select_ln58_4118 = select i1 %or_ln58_1370, i16 %select_ln58_4116, i16 %select_ln58_4117

]]></Node>
<StgValue><ssdm name="select_ln58_4118"/></StgValue>
</operation>

<operation id="5701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6429" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6427 %sext_ln58_2211 = sext i16 %select_ln58_4043

]]></Node>
<StgValue><ssdm name="sext_ln58_2211"/></StgValue>
</operation>

<operation id="5702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6430" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6428 %sext_ln58_2212 = sext i16 %mult_1533

]]></Node>
<StgValue><ssdm name="sext_ln58_2212"/></StgValue>
</operation>

<operation id="5703" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6431" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6429 %add_ln58_1681 = add i17 %sext_ln58_2212, i17 %sext_ln58_2211

]]></Node>
<StgValue><ssdm name="add_ln58_1681"/></StgValue>
</operation>

<operation id="5704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6432" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6430 %tmp_6789 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1681, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6789"/></StgValue>
</operation>

<operation id="5705" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6431 %add_ln58_2388 = add i16 %mult_1533, i16 %select_ln58_4043

]]></Node>
<StgValue><ssdm name="add_ln58_2388"/></StgValue>
</operation>

<operation id="5706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6434" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6432 %tmp_6790 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2388, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6790"/></StgValue>
</operation>

<operation id="5707" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6433 %xor_ln58_5493 = xor i1 %tmp_6789, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5493"/></StgValue>
</operation>

<operation id="5708" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6434 %and_ln58_2745 = and i1 %tmp_6790, i1 %xor_ln58_5493

]]></Node>
<StgValue><ssdm name="and_ln58_2745"/></StgValue>
</operation>

<operation id="5709" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6435 %xor_ln58_5494 = xor i1 %tmp_6790, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5494"/></StgValue>
</operation>

<operation id="5710" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6436 %and_ln58_2746 = and i1 %tmp_6789, i1 %xor_ln58_5494

]]></Node>
<StgValue><ssdm name="and_ln58_2746"/></StgValue>
</operation>

<operation id="5711" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6437 %xor_ln58_5495 = xor i1 %tmp_6789, i1 %tmp_6790

]]></Node>
<StgValue><ssdm name="xor_ln58_5495"/></StgValue>
</operation>

<operation id="5712" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6438 %xor_ln58_5496 = xor i1 %xor_ln58_5495, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5496"/></StgValue>
</operation>

<operation id="5713" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6439 %or_ln58_1371 = or i1 %and_ln58_2745, i1 %xor_ln58_5496

]]></Node>
<StgValue><ssdm name="or_ln58_1371"/></StgValue>
</operation>

<operation id="5714" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6440 %select_ln58_4119 = select i1 %xor_ln58_5495, i16 32767, i16 %add_ln58_2388

]]></Node>
<StgValue><ssdm name="select_ln58_4119"/></StgValue>
</operation>

<operation id="5715" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6443" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6441 %select_ln58_4120 = select i1 %and_ln58_2746, i16 32768, i16 %add_ln58_2388

]]></Node>
<StgValue><ssdm name="select_ln58_4120"/></StgValue>
</operation>

<operation id="5716" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6444" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6442 %select_ln58_4121 = select i1 %or_ln58_1371, i16 %select_ln58_4119, i16 %select_ln58_4120

]]></Node>
<StgValue><ssdm name="select_ln58_4121"/></StgValue>
</operation>

<operation id="5717" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6445" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6443 %sext_ln58_2213 = sext i16 %select_ln58_4010

]]></Node>
<StgValue><ssdm name="sext_ln58_2213"/></StgValue>
</operation>

<operation id="5718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6446" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6444 %sext_ln58_2214 = sext i16 %mult_1534

]]></Node>
<StgValue><ssdm name="sext_ln58_2214"/></StgValue>
</operation>

<operation id="5719" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6445 %add_ln58_1682 = add i17 %sext_ln58_2214, i17 %sext_ln58_2213

]]></Node>
<StgValue><ssdm name="add_ln58_1682"/></StgValue>
</operation>

<operation id="5720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6448" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6446 %tmp_6791 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1682, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6791"/></StgValue>
</operation>

<operation id="5721" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6447 %add_ln58_2389 = add i16 %mult_1534, i16 %select_ln58_4010

]]></Node>
<StgValue><ssdm name="add_ln58_2389"/></StgValue>
</operation>

<operation id="5722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6450" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6448 %tmp_6792 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2389, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6792"/></StgValue>
</operation>

<operation id="5723" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6449 %xor_ln58_5497 = xor i1 %tmp_6791, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5497"/></StgValue>
</operation>

<operation id="5724" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6450 %and_ln58_2747 = and i1 %tmp_6792, i1 %xor_ln58_5497

]]></Node>
<StgValue><ssdm name="and_ln58_2747"/></StgValue>
</operation>

<operation id="5725" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6451 %xor_ln58_5498 = xor i1 %tmp_6792, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5498"/></StgValue>
</operation>

<operation id="5726" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6452 %and_ln58_2748 = and i1 %tmp_6791, i1 %xor_ln58_5498

]]></Node>
<StgValue><ssdm name="and_ln58_2748"/></StgValue>
</operation>

<operation id="5727" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6453 %xor_ln58_5499 = xor i1 %tmp_6791, i1 %tmp_6792

]]></Node>
<StgValue><ssdm name="xor_ln58_5499"/></StgValue>
</operation>

<operation id="5728" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6454 %xor_ln58_5500 = xor i1 %xor_ln58_5499, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5500"/></StgValue>
</operation>

<operation id="5729" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6455 %or_ln58_1372 = or i1 %and_ln58_2747, i1 %xor_ln58_5500

]]></Node>
<StgValue><ssdm name="or_ln58_1372"/></StgValue>
</operation>

<operation id="5730" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6458" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6456 %select_ln58_4122 = select i1 %xor_ln58_5499, i16 32767, i16 %add_ln58_2389

]]></Node>
<StgValue><ssdm name="select_ln58_4122"/></StgValue>
</operation>

<operation id="5731" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6457 %select_ln58_4123 = select i1 %and_ln58_2748, i16 32768, i16 %add_ln58_2389

]]></Node>
<StgValue><ssdm name="select_ln58_4123"/></StgValue>
</operation>

<operation id="5732" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6460" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6458 %select_ln58_4124 = select i1 %or_ln58_1372, i16 %select_ln58_4122, i16 %select_ln58_4123

]]></Node>
<StgValue><ssdm name="select_ln58_4124"/></StgValue>
</operation>

<operation id="5733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6477" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6475 %sext_ln58_2217 = sext i16 %select_ln58_4022

]]></Node>
<StgValue><ssdm name="sext_ln58_2217"/></StgValue>
</operation>

<operation id="5734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6478" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6476 %sext_ln58_2218 = sext i16 %mult_1536

]]></Node>
<StgValue><ssdm name="sext_ln58_2218"/></StgValue>
</operation>

<operation id="5735" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6479" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6477 %add_ln58_1684 = add i17 %sext_ln58_2218, i17 %sext_ln58_2217

]]></Node>
<StgValue><ssdm name="add_ln58_1684"/></StgValue>
</operation>

<operation id="5736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6480" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6478 %tmp_6795 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1684, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6795"/></StgValue>
</operation>

<operation id="5737" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6479 %add_ln58_2391 = add i16 %mult_1536, i16 %select_ln58_4022

]]></Node>
<StgValue><ssdm name="add_ln58_2391"/></StgValue>
</operation>

<operation id="5738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6480 %tmp_6796 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2391, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6796"/></StgValue>
</operation>

<operation id="5739" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6481 %xor_ln58_5505 = xor i1 %tmp_6795, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5505"/></StgValue>
</operation>

<operation id="5740" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6482 %and_ln58_2751 = and i1 %tmp_6796, i1 %xor_ln58_5505

]]></Node>
<StgValue><ssdm name="and_ln58_2751"/></StgValue>
</operation>

<operation id="5741" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6483 %xor_ln58_5506 = xor i1 %tmp_6796, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5506"/></StgValue>
</operation>

<operation id="5742" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6484 %and_ln58_2752 = and i1 %tmp_6795, i1 %xor_ln58_5506

]]></Node>
<StgValue><ssdm name="and_ln58_2752"/></StgValue>
</operation>

<operation id="5743" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6485 %xor_ln58_5507 = xor i1 %tmp_6795, i1 %tmp_6796

]]></Node>
<StgValue><ssdm name="xor_ln58_5507"/></StgValue>
</operation>

<operation id="5744" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6486 %xor_ln58_5508 = xor i1 %xor_ln58_5507, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5508"/></StgValue>
</operation>

<operation id="5745" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6487 %or_ln58_1374 = or i1 %and_ln58_2751, i1 %xor_ln58_5508

]]></Node>
<StgValue><ssdm name="or_ln58_1374"/></StgValue>
</operation>

<operation id="5746" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6488 %select_ln58_4128 = select i1 %xor_ln58_5507, i16 32767, i16 %add_ln58_2391

]]></Node>
<StgValue><ssdm name="select_ln58_4128"/></StgValue>
</operation>

<operation id="5747" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6489 %select_ln58_4129 = select i1 %and_ln58_2752, i16 32768, i16 %add_ln58_2391

]]></Node>
<StgValue><ssdm name="select_ln58_4129"/></StgValue>
</operation>

<operation id="5748" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6492" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6490 %select_ln58_4130 = select i1 %or_ln58_1374, i16 %select_ln58_4128, i16 %select_ln58_4129

]]></Node>
<StgValue><ssdm name="select_ln58_4130"/></StgValue>
</operation>

<operation id="5749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7101" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7099 %sext_ln58_2295 = sext i16 %select_ln58_4094

]]></Node>
<StgValue><ssdm name="sext_ln58_2295"/></StgValue>
</operation>

<operation id="5750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7102" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7100 %sext_ln58_2296 = sext i16 %mult_1575

]]></Node>
<StgValue><ssdm name="sext_ln58_2296"/></StgValue>
</operation>

<operation id="5751" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7103" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7101 %add_ln58_1723 = add i17 %sext_ln58_2296, i17 %sext_ln58_2295

]]></Node>
<StgValue><ssdm name="add_ln58_1723"/></StgValue>
</operation>

<operation id="5752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7104" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7102 %tmp_6873 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1723, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6873"/></StgValue>
</operation>

<operation id="5753" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7103 %add_ln58_2430 = add i16 %mult_1575, i16 %select_ln58_4094

]]></Node>
<StgValue><ssdm name="add_ln58_2430"/></StgValue>
</operation>

<operation id="5754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7104 %tmp_6874 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2430, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6874"/></StgValue>
</operation>

<operation id="5755" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7105 %xor_ln58_5661 = xor i1 %tmp_6873, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5661"/></StgValue>
</operation>

<operation id="5756" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7106 %and_ln58_2829 = and i1 %tmp_6874, i1 %xor_ln58_5661

]]></Node>
<StgValue><ssdm name="and_ln58_2829"/></StgValue>
</operation>

<operation id="5757" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7107 %xor_ln58_5662 = xor i1 %tmp_6874, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5662"/></StgValue>
</operation>

<operation id="5758" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7108 %and_ln58_2830 = and i1 %tmp_6873, i1 %xor_ln58_5662

]]></Node>
<StgValue><ssdm name="and_ln58_2830"/></StgValue>
</operation>

<operation id="5759" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7109 %xor_ln58_5663 = xor i1 %tmp_6873, i1 %tmp_6874

]]></Node>
<StgValue><ssdm name="xor_ln58_5663"/></StgValue>
</operation>

<operation id="5760" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7110 %xor_ln58_5664 = xor i1 %xor_ln58_5663, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5664"/></StgValue>
</operation>

<operation id="5761" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7111 %or_ln58_1413 = or i1 %and_ln58_2829, i1 %xor_ln58_5664

]]></Node>
<StgValue><ssdm name="or_ln58_1413"/></StgValue>
</operation>

<operation id="5762" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7114" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7112 %select_ln58_4245 = select i1 %xor_ln58_5663, i16 32767, i16 %add_ln58_2430

]]></Node>
<StgValue><ssdm name="select_ln58_4245"/></StgValue>
</operation>

<operation id="5763" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7113 %select_ln58_4246 = select i1 %and_ln58_2830, i16 32768, i16 %add_ln58_2430

]]></Node>
<StgValue><ssdm name="select_ln58_4246"/></StgValue>
</operation>

<operation id="5764" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7114 %select_ln58_4247 = select i1 %or_ln58_1413, i16 %select_ln58_4245, i16 %select_ln58_4246

]]></Node>
<StgValue><ssdm name="select_ln58_4247"/></StgValue>
</operation>

<operation id="5765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7165" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7163 %sext_ln58_2303 = sext i16 %select_ln58_4067

]]></Node>
<StgValue><ssdm name="sext_ln58_2303"/></StgValue>
</operation>

<operation id="5766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7166" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7164 %sext_ln58_2304 = sext i16 %mult_1579

]]></Node>
<StgValue><ssdm name="sext_ln58_2304"/></StgValue>
</operation>

<operation id="5767" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7167" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7165 %add_ln58_1727 = add i17 %sext_ln58_2304, i17 %sext_ln58_2303

]]></Node>
<StgValue><ssdm name="add_ln58_1727"/></StgValue>
</operation>

<operation id="5768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7168" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7166 %tmp_6881 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1727, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6881"/></StgValue>
</operation>

<operation id="5769" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7167 %add_ln58_2434 = add i16 %mult_1579, i16 %select_ln58_4067

]]></Node>
<StgValue><ssdm name="add_ln58_2434"/></StgValue>
</operation>

<operation id="5770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7168 %tmp_6882 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2434, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6882"/></StgValue>
</operation>

<operation id="5771" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7169 %xor_ln58_5677 = xor i1 %tmp_6881, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5677"/></StgValue>
</operation>

<operation id="5772" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7170 %and_ln58_2837 = and i1 %tmp_6882, i1 %xor_ln58_5677

]]></Node>
<StgValue><ssdm name="and_ln58_2837"/></StgValue>
</operation>

<operation id="5773" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7171 %xor_ln58_5678 = xor i1 %tmp_6882, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5678"/></StgValue>
</operation>

<operation id="5774" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7172 %and_ln58_2838 = and i1 %tmp_6881, i1 %xor_ln58_5678

]]></Node>
<StgValue><ssdm name="and_ln58_2838"/></StgValue>
</operation>

<operation id="5775" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7173 %xor_ln58_5679 = xor i1 %tmp_6881, i1 %tmp_6882

]]></Node>
<StgValue><ssdm name="xor_ln58_5679"/></StgValue>
</operation>

<operation id="5776" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7174 %xor_ln58_5680 = xor i1 %xor_ln58_5679, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5680"/></StgValue>
</operation>

<operation id="5777" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7175 %or_ln58_1417 = or i1 %and_ln58_2837, i1 %xor_ln58_5680

]]></Node>
<StgValue><ssdm name="or_ln58_1417"/></StgValue>
</operation>

<operation id="5778" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7176 %select_ln58_4257 = select i1 %xor_ln58_5679, i16 32767, i16 %add_ln58_2434

]]></Node>
<StgValue><ssdm name="select_ln58_4257"/></StgValue>
</operation>

<operation id="5779" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7177 %select_ln58_4258 = select i1 %and_ln58_2838, i16 32768, i16 %add_ln58_2434

]]></Node>
<StgValue><ssdm name="select_ln58_4258"/></StgValue>
</operation>

<operation id="5780" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7178 %select_ln58_4259 = select i1 %or_ln58_1417, i16 %select_ln58_4257, i16 %select_ln58_4258

]]></Node>
<StgValue><ssdm name="select_ln58_4259"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="5781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="16" op_0_bw="12">
<![CDATA[
entry_ifconv:3836 %sext_ln42_785 = sext i12 %add_ln42_128

]]></Node>
<StgValue><ssdm name="sext_ln42_785"/></StgValue>
</operation>

<operation id="5782" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3838 %xor_ln42_640 = xor i1 %tmp_6409, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_640"/></StgValue>
</operation>

<operation id="5783" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3839 %and_ln42_2204 = and i1 %tmp_6408, i1 %xor_ln42_640

]]></Node>
<StgValue><ssdm name="and_ln42_2204"/></StgValue>
</operation>

<operation id="5784" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3840 %xor_ln42_641 = xor i1 %tmp_6405, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_641"/></StgValue>
</operation>

<operation id="5785" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3841 %select_ln42_512 = select i1 %and_ln42_2204, i1 %tmp_6405, i1 %xor_ln42_641

]]></Node>
<StgValue><ssdm name="select_ln42_512"/></StgValue>
</operation>

<operation id="5786" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3842 %select_ln42_513 = select i1 %and_ln42_2204, i1 %xor_ln42_641, i1 %tmp_6405

]]></Node>
<StgValue><ssdm name="select_ln42_513"/></StgValue>
</operation>

<operation id="5787" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3843 %xor_ln42_642 = xor i1 %tmp_6408, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_642"/></StgValue>
</operation>

<operation id="5788" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3844 %or_ln42_2081 = or i1 %tmp_6409, i1 %xor_ln42_642

]]></Node>
<StgValue><ssdm name="or_ln42_2081"/></StgValue>
</operation>

<operation id="5789" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3845 %xor_ln42_643 = xor i1 %select_ln42_512, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_643"/></StgValue>
</operation>

<operation id="5790" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3846 %or_ln42_2082 = or i1 %tmp_6409, i1 %xor_ln42_643

]]></Node>
<StgValue><ssdm name="or_ln42_2082"/></StgValue>
</operation>

<operation id="5791" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3847 %and_ln42_2205 = and i1 %or_ln42_2082, i1 %xor_ln42_641

]]></Node>
<StgValue><ssdm name="and_ln42_2205"/></StgValue>
</operation>

<operation id="5792" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3848 %and_ln42_2206 = and i1 %tmp_6409, i1 %select_ln42_513

]]></Node>
<StgValue><ssdm name="and_ln42_2206"/></StgValue>
</operation>

<operation id="5793" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3849 %xor_ln42_644 = xor i1 %and_ln42_2206, i1 %or_ln42_2081

]]></Node>
<StgValue><ssdm name="xor_ln42_644"/></StgValue>
</operation>

<operation id="5794" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3850 %and_ln42_2207 = and i1 %xor_ln42_644, i1 %tmp_6405

]]></Node>
<StgValue><ssdm name="and_ln42_2207"/></StgValue>
</operation>

<operation id="5795" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3851 %select_ln42_514 = select i1 %and_ln42_2205, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_514"/></StgValue>
</operation>

<operation id="5796" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3852 %or_ln42_2083 = or i1 %and_ln42_2205, i1 %and_ln42_2207

]]></Node>
<StgValue><ssdm name="or_ln42_2083"/></StgValue>
</operation>

<operation id="5797" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3853 %mult_1565 = select i1 %or_ln42_2083, i16 %select_ln42_514, i16 %sext_ln42_785

]]></Node>
<StgValue><ssdm name="mult_1565"/></StgValue>
</operation>

<operation id="5798" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:4482 %conv_i_i_13 = sext i16 %a_13

]]></Node>
<StgValue><ssdm name="conv_i_i_13"/></StgValue>
</operation>

<operation id="5799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4483 %sext_ln70_23 = sext i16 %a_13

]]></Node>
<StgValue><ssdm name="sext_ln70_23"/></StgValue>
</operation>

<operation id="5800" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4484 %mul_ln73_1581 = mul i32 %conv_i_i_13, i32 4294934926

]]></Node>
<StgValue><ssdm name="mul_ln73_1581"/></StgValue>
</operation>

<operation id="5801" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4485 %tmp_6515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1581, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6515"/></StgValue>
</operation>

<operation id="5802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4486 %trunc_ln42_1713 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1581, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1713"/></StgValue>
</operation>

<operation id="5803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4487 %tmp_6516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1581, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6516"/></StgValue>
</operation>

<operation id="5804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4488 %tmp_6517 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1581, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6517"/></StgValue>
</operation>

<operation id="5805" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4489 %trunc_ln42_2644 = trunc i32 %mul_ln73_1581

]]></Node>
<StgValue><ssdm name="trunc_ln42_2644"/></StgValue>
</operation>

<operation id="5806" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4490 %icmp_ln42_1713 = icmp_ne  i14 %trunc_ln42_2644, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1713"/></StgValue>
</operation>

<operation id="5807" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4491 %tmp_6518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1581, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6518"/></StgValue>
</operation>

<operation id="5808" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4492 %or_ln42_2169 = or i1 %tmp_6516, i1 %icmp_ln42_1713

]]></Node>
<StgValue><ssdm name="or_ln42_2169"/></StgValue>
</operation>

<operation id="5809" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4493 %and_ln42_2313 = and i1 %or_ln42_2169, i1 %tmp_6517

]]></Node>
<StgValue><ssdm name="and_ln42_2313"/></StgValue>
</operation>

<operation id="5810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4494 %zext_ln42_1704 = zext i1 %and_ln42_2313

]]></Node>
<StgValue><ssdm name="zext_ln42_1704"/></StgValue>
</operation>

<operation id="5811" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4495 %add_ln42_150 = add i16 %trunc_ln42_1713, i16 %zext_ln42_1704

]]></Node>
<StgValue><ssdm name="add_ln42_150"/></StgValue>
</operation>

<operation id="5812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4496 %tmp_6519 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_150, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6519"/></StgValue>
</operation>

<operation id="5813" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4497 %xor_ln42_750 = xor i1 %tmp_6519, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_750"/></StgValue>
</operation>

<operation id="5814" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4498 %and_ln42_2314 = and i1 %tmp_6518, i1 %xor_ln42_750

]]></Node>
<StgValue><ssdm name="and_ln42_2314"/></StgValue>
</operation>

<operation id="5815" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4499 %xor_ln42_751 = xor i1 %tmp_6515, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_751"/></StgValue>
</operation>

<operation id="5816" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4500 %select_ln42_600 = select i1 %and_ln42_2314, i1 %tmp_6515, i1 %xor_ln42_751

]]></Node>
<StgValue><ssdm name="select_ln42_600"/></StgValue>
</operation>

<operation id="5817" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4501 %select_ln42_601 = select i1 %and_ln42_2314, i1 %xor_ln42_751, i1 %tmp_6515

]]></Node>
<StgValue><ssdm name="select_ln42_601"/></StgValue>
</operation>

<operation id="5818" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4502 %xor_ln42_752 = xor i1 %tmp_6518, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_752"/></StgValue>
</operation>

<operation id="5819" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4503 %or_ln42_2170 = or i1 %tmp_6519, i1 %xor_ln42_752

]]></Node>
<StgValue><ssdm name="or_ln42_2170"/></StgValue>
</operation>

<operation id="5820" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4504 %xor_ln42_753 = xor i1 %select_ln42_600, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_753"/></StgValue>
</operation>

<operation id="5821" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4505 %or_ln42_2171 = or i1 %tmp_6519, i1 %xor_ln42_753

]]></Node>
<StgValue><ssdm name="or_ln42_2171"/></StgValue>
</operation>

<operation id="5822" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4506 %and_ln42_2315 = and i1 %or_ln42_2171, i1 %xor_ln42_751

]]></Node>
<StgValue><ssdm name="and_ln42_2315"/></StgValue>
</operation>

<operation id="5823" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4507 %and_ln42_2316 = and i1 %tmp_6519, i1 %select_ln42_601

]]></Node>
<StgValue><ssdm name="and_ln42_2316"/></StgValue>
</operation>

<operation id="5824" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4508 %xor_ln42_754 = xor i1 %and_ln42_2316, i1 %or_ln42_2170

]]></Node>
<StgValue><ssdm name="xor_ln42_754"/></StgValue>
</operation>

<operation id="5825" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4509 %and_ln42_2317 = and i1 %xor_ln42_754, i1 %tmp_6515

]]></Node>
<StgValue><ssdm name="and_ln42_2317"/></StgValue>
</operation>

<operation id="5826" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4510 %select_ln42_602 = select i1 %and_ln42_2315, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_602"/></StgValue>
</operation>

<operation id="5827" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4511 %or_ln42_2172 = or i1 %and_ln42_2315, i1 %and_ln42_2317

]]></Node>
<StgValue><ssdm name="or_ln42_2172"/></StgValue>
</operation>

<operation id="5828" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4512 %mult_1587 = select i1 %or_ln42_2172, i16 %select_ln42_602, i16 %add_ln42_150

]]></Node>
<StgValue><ssdm name="mult_1587"/></StgValue>
</operation>

<operation id="5829" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4513 %mul_ln73_1582 = mul i32 %conv_i_i_13, i32 4294941136

]]></Node>
<StgValue><ssdm name="mul_ln73_1582"/></StgValue>
</operation>

<operation id="5830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4514 %tmp_6520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1582, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6520"/></StgValue>
</operation>

<operation id="5831" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4515 %trunc_ln42_1714 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1582, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1714"/></StgValue>
</operation>

<operation id="5832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4516 %tmp_6521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1582, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6521"/></StgValue>
</operation>

<operation id="5833" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4517 %tmp_6522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1582, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6522"/></StgValue>
</operation>

<operation id="5834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4518 %trunc_ln42_2645 = trunc i32 %mul_ln73_1582

]]></Node>
<StgValue><ssdm name="trunc_ln42_2645"/></StgValue>
</operation>

<operation id="5835" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4519 %icmp_ln42_1714 = icmp_ne  i14 %trunc_ln42_2645, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1714"/></StgValue>
</operation>

<operation id="5836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4520 %tmp_6523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1582, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6523"/></StgValue>
</operation>

<operation id="5837" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4521 %or_ln42_2173 = or i1 %tmp_6521, i1 %icmp_ln42_1714

]]></Node>
<StgValue><ssdm name="or_ln42_2173"/></StgValue>
</operation>

<operation id="5838" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4522 %and_ln42_2318 = and i1 %or_ln42_2173, i1 %tmp_6522

]]></Node>
<StgValue><ssdm name="and_ln42_2318"/></StgValue>
</operation>

<operation id="5839" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4523 %zext_ln42_1705 = zext i1 %and_ln42_2318

]]></Node>
<StgValue><ssdm name="zext_ln42_1705"/></StgValue>
</operation>

<operation id="5840" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4524 %add_ln42_151 = add i16 %trunc_ln42_1714, i16 %zext_ln42_1705

]]></Node>
<StgValue><ssdm name="add_ln42_151"/></StgValue>
</operation>

<operation id="5841" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4525 %tmp_6524 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_151, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6524"/></StgValue>
</operation>

<operation id="5842" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4526 %xor_ln42_755 = xor i1 %tmp_6524, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_755"/></StgValue>
</operation>

<operation id="5843" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4527 %and_ln42_2319 = and i1 %tmp_6523, i1 %xor_ln42_755

]]></Node>
<StgValue><ssdm name="and_ln42_2319"/></StgValue>
</operation>

<operation id="5844" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4528 %xor_ln42_756 = xor i1 %tmp_6520, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_756"/></StgValue>
</operation>

<operation id="5845" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4529 %select_ln42_604 = select i1 %and_ln42_2319, i1 %tmp_6520, i1 %xor_ln42_756

]]></Node>
<StgValue><ssdm name="select_ln42_604"/></StgValue>
</operation>

<operation id="5846" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4530 %select_ln42_605 = select i1 %and_ln42_2319, i1 %xor_ln42_756, i1 %tmp_6520

]]></Node>
<StgValue><ssdm name="select_ln42_605"/></StgValue>
</operation>

<operation id="5847" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4531 %xor_ln42_757 = xor i1 %tmp_6523, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_757"/></StgValue>
</operation>

<operation id="5848" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4532 %or_ln42_2174 = or i1 %tmp_6524, i1 %xor_ln42_757

]]></Node>
<StgValue><ssdm name="or_ln42_2174"/></StgValue>
</operation>

<operation id="5849" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4533 %xor_ln42_758 = xor i1 %select_ln42_604, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_758"/></StgValue>
</operation>

<operation id="5850" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4534 %or_ln42_2175 = or i1 %tmp_6524, i1 %xor_ln42_758

]]></Node>
<StgValue><ssdm name="or_ln42_2175"/></StgValue>
</operation>

<operation id="5851" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4535 %and_ln42_2320 = and i1 %or_ln42_2175, i1 %xor_ln42_756

]]></Node>
<StgValue><ssdm name="and_ln42_2320"/></StgValue>
</operation>

<operation id="5852" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4536 %and_ln42_2321 = and i1 %tmp_6524, i1 %select_ln42_605

]]></Node>
<StgValue><ssdm name="and_ln42_2321"/></StgValue>
</operation>

<operation id="5853" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4537 %xor_ln42_759 = xor i1 %and_ln42_2321, i1 %or_ln42_2174

]]></Node>
<StgValue><ssdm name="xor_ln42_759"/></StgValue>
</operation>

<operation id="5854" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4538 %and_ln42_2322 = and i1 %xor_ln42_759, i1 %tmp_6520

]]></Node>
<StgValue><ssdm name="and_ln42_2322"/></StgValue>
</operation>

<operation id="5855" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4539 %select_ln42_606 = select i1 %and_ln42_2320, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_606"/></StgValue>
</operation>

<operation id="5856" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4540 %or_ln42_2176 = or i1 %and_ln42_2320, i1 %and_ln42_2322

]]></Node>
<StgValue><ssdm name="or_ln42_2176"/></StgValue>
</operation>

<operation id="5857" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4541 %mult_1588 = select i1 %or_ln42_2176, i16 %select_ln42_606, i16 %add_ln42_151

]]></Node>
<StgValue><ssdm name="mult_1588"/></StgValue>
</operation>

<operation id="5858" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4542 %mul_ln73_1583 = mul i32 %conv_i_i_13, i32 29009

]]></Node>
<StgValue><ssdm name="mul_ln73_1583"/></StgValue>
</operation>

<operation id="5859" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4543 %tmp_6525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1583, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6525"/></StgValue>
</operation>

<operation id="5860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4544 %trunc_ln42_1715 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1583, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1715"/></StgValue>
</operation>

<operation id="5861" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4545 %tmp_6526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1583, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6526"/></StgValue>
</operation>

<operation id="5862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4546 %tmp_6527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1583, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6527"/></StgValue>
</operation>

<operation id="5863" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4547 %trunc_ln42_2646 = trunc i32 %mul_ln73_1583

]]></Node>
<StgValue><ssdm name="trunc_ln42_2646"/></StgValue>
</operation>

<operation id="5864" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4548 %icmp_ln42_1715 = icmp_ne  i14 %trunc_ln42_2646, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1715"/></StgValue>
</operation>

<operation id="5865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4549 %tmp_6528 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1583, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6528"/></StgValue>
</operation>

<operation id="5866" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4550 %or_ln42_2177 = or i1 %tmp_6526, i1 %icmp_ln42_1715

]]></Node>
<StgValue><ssdm name="or_ln42_2177"/></StgValue>
</operation>

<operation id="5867" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4551 %and_ln42_2323 = and i1 %or_ln42_2177, i1 %tmp_6527

]]></Node>
<StgValue><ssdm name="and_ln42_2323"/></StgValue>
</operation>

<operation id="5868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4552 %zext_ln42_1706 = zext i1 %and_ln42_2323

]]></Node>
<StgValue><ssdm name="zext_ln42_1706"/></StgValue>
</operation>

<operation id="5869" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4553 %add_ln42_152 = add i16 %trunc_ln42_1715, i16 %zext_ln42_1706

]]></Node>
<StgValue><ssdm name="add_ln42_152"/></StgValue>
</operation>

<operation id="5870" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4554 %tmp_6529 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_152, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6529"/></StgValue>
</operation>

<operation id="5871" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4555 %xor_ln42_760 = xor i1 %tmp_6529, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_760"/></StgValue>
</operation>

<operation id="5872" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4556 %and_ln42_2324 = and i1 %tmp_6528, i1 %xor_ln42_760

]]></Node>
<StgValue><ssdm name="and_ln42_2324"/></StgValue>
</operation>

<operation id="5873" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4557 %xor_ln42_761 = xor i1 %tmp_6525, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_761"/></StgValue>
</operation>

<operation id="5874" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4558 %select_ln42_608 = select i1 %and_ln42_2324, i1 %tmp_6525, i1 %xor_ln42_761

]]></Node>
<StgValue><ssdm name="select_ln42_608"/></StgValue>
</operation>

<operation id="5875" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4559 %select_ln42_609 = select i1 %and_ln42_2324, i1 %xor_ln42_761, i1 %tmp_6525

]]></Node>
<StgValue><ssdm name="select_ln42_609"/></StgValue>
</operation>

<operation id="5876" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4560 %xor_ln42_762 = xor i1 %tmp_6528, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_762"/></StgValue>
</operation>

<operation id="5877" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4561 %or_ln42_2178 = or i1 %tmp_6529, i1 %xor_ln42_762

]]></Node>
<StgValue><ssdm name="or_ln42_2178"/></StgValue>
</operation>

<operation id="5878" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4562 %xor_ln42_763 = xor i1 %select_ln42_608, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_763"/></StgValue>
</operation>

<operation id="5879" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4563 %or_ln42_2179 = or i1 %tmp_6529, i1 %xor_ln42_763

]]></Node>
<StgValue><ssdm name="or_ln42_2179"/></StgValue>
</operation>

<operation id="5880" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4564 %and_ln42_2325 = and i1 %or_ln42_2179, i1 %xor_ln42_761

]]></Node>
<StgValue><ssdm name="and_ln42_2325"/></StgValue>
</operation>

<operation id="5881" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4565 %and_ln42_2326 = and i1 %tmp_6529, i1 %select_ln42_609

]]></Node>
<StgValue><ssdm name="and_ln42_2326"/></StgValue>
</operation>

<operation id="5882" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4566 %xor_ln42_764 = xor i1 %and_ln42_2326, i1 %or_ln42_2178

]]></Node>
<StgValue><ssdm name="xor_ln42_764"/></StgValue>
</operation>

<operation id="5883" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4567 %and_ln42_2327 = and i1 %xor_ln42_764, i1 %tmp_6525

]]></Node>
<StgValue><ssdm name="and_ln42_2327"/></StgValue>
</operation>

<operation id="5884" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4568 %select_ln42_610 = select i1 %and_ln42_2325, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_610"/></StgValue>
</operation>

<operation id="5885" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4569 %or_ln42_2180 = or i1 %and_ln42_2325, i1 %and_ln42_2327

]]></Node>
<StgValue><ssdm name="or_ln42_2180"/></StgValue>
</operation>

<operation id="5886" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4570 %mult_1589 = select i1 %or_ln42_2180, i16 %select_ln42_610, i16 %add_ln42_152

]]></Node>
<StgValue><ssdm name="mult_1589"/></StgValue>
</operation>

<operation id="5887" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4571 %mul_ln73_1584 = mul i31 %sext_ln70_23, i31 8400

]]></Node>
<StgValue><ssdm name="mul_ln73_1584"/></StgValue>
</operation>

<operation id="5888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4572 %tmp_6530 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1584, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6530"/></StgValue>
</operation>

<operation id="5889" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4573 %trunc_ln42_1716 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1584, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1716"/></StgValue>
</operation>

<operation id="5890" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4574 %tmp_6531 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1584, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6531"/></StgValue>
</operation>

<operation id="5891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4575 %tmp_6532 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1584, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6532"/></StgValue>
</operation>

<operation id="5892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:4576 %trunc_ln42_2647 = trunc i31 %mul_ln73_1584

]]></Node>
<StgValue><ssdm name="trunc_ln42_2647"/></StgValue>
</operation>

<operation id="5893" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4577 %icmp_ln42_1716 = icmp_ne  i14 %trunc_ln42_2647, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1716"/></StgValue>
</operation>

<operation id="5894" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4578 %tmp_6533 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1584, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6533"/></StgValue>
</operation>

<operation id="5895" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4579 %or_ln42_2181 = or i1 %tmp_6531, i1 %icmp_ln42_1716

]]></Node>
<StgValue><ssdm name="or_ln42_2181"/></StgValue>
</operation>

<operation id="5896" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4580 %and_ln42_2328 = and i1 %or_ln42_2181, i1 %tmp_6532

]]></Node>
<StgValue><ssdm name="and_ln42_2328"/></StgValue>
</operation>

<operation id="5897" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4581 %zext_ln42_1707 = zext i1 %and_ln42_2328

]]></Node>
<StgValue><ssdm name="zext_ln42_1707"/></StgValue>
</operation>

<operation id="5898" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4582 %add_ln42_153 = add i16 %trunc_ln42_1716, i16 %zext_ln42_1707

]]></Node>
<StgValue><ssdm name="add_ln42_153"/></StgValue>
</operation>

<operation id="5899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4583 %tmp_6534 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_153, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6534"/></StgValue>
</operation>

<operation id="5900" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4584 %xor_ln42_765 = xor i1 %tmp_6534, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_765"/></StgValue>
</operation>

<operation id="5901" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4585 %and_ln42_2329 = and i1 %tmp_6533, i1 %xor_ln42_765

]]></Node>
<StgValue><ssdm name="and_ln42_2329"/></StgValue>
</operation>

<operation id="5902" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4586 %xor_ln42_766 = xor i1 %tmp_6530, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_766"/></StgValue>
</operation>

<operation id="5903" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4587 %select_ln42_612 = select i1 %and_ln42_2329, i1 %tmp_6530, i1 %xor_ln42_766

]]></Node>
<StgValue><ssdm name="select_ln42_612"/></StgValue>
</operation>

<operation id="5904" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4588 %select_ln42_613 = select i1 %and_ln42_2329, i1 %xor_ln42_766, i1 %tmp_6530

]]></Node>
<StgValue><ssdm name="select_ln42_613"/></StgValue>
</operation>

<operation id="5905" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4589 %xor_ln42_767 = xor i1 %tmp_6533, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_767"/></StgValue>
</operation>

<operation id="5906" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4590 %or_ln42_2182 = or i1 %tmp_6534, i1 %xor_ln42_767

]]></Node>
<StgValue><ssdm name="or_ln42_2182"/></StgValue>
</operation>

<operation id="5907" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4591 %xor_ln42_768 = xor i1 %select_ln42_612, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_768"/></StgValue>
</operation>

<operation id="5908" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4592 %or_ln42_2183 = or i1 %tmp_6534, i1 %xor_ln42_768

]]></Node>
<StgValue><ssdm name="or_ln42_2183"/></StgValue>
</operation>

<operation id="5909" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4593 %and_ln42_2330 = and i1 %or_ln42_2183, i1 %xor_ln42_766

]]></Node>
<StgValue><ssdm name="and_ln42_2330"/></StgValue>
</operation>

<operation id="5910" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4594 %and_ln42_2331 = and i1 %tmp_6534, i1 %select_ln42_613

]]></Node>
<StgValue><ssdm name="and_ln42_2331"/></StgValue>
</operation>

<operation id="5911" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4595 %xor_ln42_769 = xor i1 %and_ln42_2331, i1 %or_ln42_2182

]]></Node>
<StgValue><ssdm name="xor_ln42_769"/></StgValue>
</operation>

<operation id="5912" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4596 %and_ln42_2332 = and i1 %xor_ln42_769, i1 %tmp_6530

]]></Node>
<StgValue><ssdm name="and_ln42_2332"/></StgValue>
</operation>

<operation id="5913" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4597 %select_ln42_614 = select i1 %and_ln42_2330, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_614"/></StgValue>
</operation>

<operation id="5914" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4598 %or_ln42_2184 = or i1 %and_ln42_2330, i1 %and_ln42_2332

]]></Node>
<StgValue><ssdm name="or_ln42_2184"/></StgValue>
</operation>

<operation id="5915" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4599 %mult_1590 = select i1 %or_ln42_2184, i16 %select_ln42_614, i16 %add_ln42_153

]]></Node>
<StgValue><ssdm name="mult_1590"/></StgValue>
</operation>

<operation id="5916" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4600 %mul_ln73_1585 = mul i31 %sext_ln70_23, i31 10925

]]></Node>
<StgValue><ssdm name="mul_ln73_1585"/></StgValue>
</operation>

<operation id="5917" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4601 %tmp_6535 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1585, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6535"/></StgValue>
</operation>

<operation id="5918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4602 %trunc_ln42_1717 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1585, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1717"/></StgValue>
</operation>

<operation id="5919" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4603 %tmp_6536 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1585, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6536"/></StgValue>
</operation>

<operation id="5920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4604 %tmp_6537 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1585, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6537"/></StgValue>
</operation>

<operation id="5921" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:4605 %trunc_ln42_2648 = trunc i31 %mul_ln73_1585

]]></Node>
<StgValue><ssdm name="trunc_ln42_2648"/></StgValue>
</operation>

<operation id="5922" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4606 %icmp_ln42_1717 = icmp_ne  i14 %trunc_ln42_2648, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1717"/></StgValue>
</operation>

<operation id="5923" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4607 %tmp_6538 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1585, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6538"/></StgValue>
</operation>

<operation id="5924" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4608 %or_ln42_2185 = or i1 %tmp_6536, i1 %icmp_ln42_1717

]]></Node>
<StgValue><ssdm name="or_ln42_2185"/></StgValue>
</operation>

<operation id="5925" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4609 %and_ln42_2333 = and i1 %or_ln42_2185, i1 %tmp_6537

]]></Node>
<StgValue><ssdm name="and_ln42_2333"/></StgValue>
</operation>

<operation id="5926" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4610 %zext_ln42_1708 = zext i1 %and_ln42_2333

]]></Node>
<StgValue><ssdm name="zext_ln42_1708"/></StgValue>
</operation>

<operation id="5927" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4611 %add_ln42_154 = add i16 %trunc_ln42_1717, i16 %zext_ln42_1708

]]></Node>
<StgValue><ssdm name="add_ln42_154"/></StgValue>
</operation>

<operation id="5928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4612 %tmp_6539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_154, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6539"/></StgValue>
</operation>

<operation id="5929" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4613 %xor_ln42_770 = xor i1 %tmp_6539, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_770"/></StgValue>
</operation>

<operation id="5930" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4614 %and_ln42_2334 = and i1 %tmp_6538, i1 %xor_ln42_770

]]></Node>
<StgValue><ssdm name="and_ln42_2334"/></StgValue>
</operation>

<operation id="5931" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4615 %xor_ln42_771 = xor i1 %tmp_6535, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_771"/></StgValue>
</operation>

<operation id="5932" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4616 %select_ln42_616 = select i1 %and_ln42_2334, i1 %tmp_6535, i1 %xor_ln42_771

]]></Node>
<StgValue><ssdm name="select_ln42_616"/></StgValue>
</operation>

<operation id="5933" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4617 %select_ln42_617 = select i1 %and_ln42_2334, i1 %xor_ln42_771, i1 %tmp_6535

]]></Node>
<StgValue><ssdm name="select_ln42_617"/></StgValue>
</operation>

<operation id="5934" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4618 %xor_ln42_772 = xor i1 %tmp_6538, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_772"/></StgValue>
</operation>

<operation id="5935" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4619 %or_ln42_2186 = or i1 %tmp_6539, i1 %xor_ln42_772

]]></Node>
<StgValue><ssdm name="or_ln42_2186"/></StgValue>
</operation>

<operation id="5936" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4620 %xor_ln42_773 = xor i1 %select_ln42_616, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_773"/></StgValue>
</operation>

<operation id="5937" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4621 %or_ln42_2187 = or i1 %tmp_6539, i1 %xor_ln42_773

]]></Node>
<StgValue><ssdm name="or_ln42_2187"/></StgValue>
</operation>

<operation id="5938" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4622 %and_ln42_2335 = and i1 %or_ln42_2187, i1 %xor_ln42_771

]]></Node>
<StgValue><ssdm name="and_ln42_2335"/></StgValue>
</operation>

<operation id="5939" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4623 %and_ln42_2336 = and i1 %tmp_6539, i1 %select_ln42_617

]]></Node>
<StgValue><ssdm name="and_ln42_2336"/></StgValue>
</operation>

<operation id="5940" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4624 %xor_ln42_774 = xor i1 %and_ln42_2336, i1 %or_ln42_2186

]]></Node>
<StgValue><ssdm name="xor_ln42_774"/></StgValue>
</operation>

<operation id="5941" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4625 %and_ln42_2337 = and i1 %xor_ln42_774, i1 %tmp_6535

]]></Node>
<StgValue><ssdm name="and_ln42_2337"/></StgValue>
</operation>

<operation id="5942" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4626 %select_ln42_618 = select i1 %and_ln42_2335, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_618"/></StgValue>
</operation>

<operation id="5943" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4627 %or_ln42_2188 = or i1 %and_ln42_2335, i1 %and_ln42_2337

]]></Node>
<StgValue><ssdm name="or_ln42_2188"/></StgValue>
</operation>

<operation id="5944" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4628 %mult_1591 = select i1 %or_ln42_2188, i16 %select_ln42_618, i16 %add_ln42_154

]]></Node>
<StgValue><ssdm name="mult_1591"/></StgValue>
</operation>

<operation id="5945" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4629 %mul_ln73_1586 = mul i32 %conv_i_i_13, i32 24175

]]></Node>
<StgValue><ssdm name="mul_ln73_1586"/></StgValue>
</operation>

<operation id="5946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4630 %tmp_6540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1586, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6540"/></StgValue>
</operation>

<operation id="5947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4631 %trunc_ln42_1718 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1586, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1718"/></StgValue>
</operation>

<operation id="5948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4632 %tmp_6541 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1586, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6541"/></StgValue>
</operation>

<operation id="5949" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4633 %tmp_6542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1586, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6542"/></StgValue>
</operation>

<operation id="5950" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4634 %trunc_ln42_2649 = trunc i32 %mul_ln73_1586

]]></Node>
<StgValue><ssdm name="trunc_ln42_2649"/></StgValue>
</operation>

<operation id="5951" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4635 %icmp_ln42_1718 = icmp_ne  i14 %trunc_ln42_2649, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1718"/></StgValue>
</operation>

<operation id="5952" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4636 %tmp_6543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1586, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6543"/></StgValue>
</operation>

<operation id="5953" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4637 %or_ln42_2189 = or i1 %tmp_6541, i1 %icmp_ln42_1718

]]></Node>
<StgValue><ssdm name="or_ln42_2189"/></StgValue>
</operation>

<operation id="5954" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4638 %and_ln42_2338 = and i1 %or_ln42_2189, i1 %tmp_6542

]]></Node>
<StgValue><ssdm name="and_ln42_2338"/></StgValue>
</operation>

<operation id="5955" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4639 %zext_ln42_1709 = zext i1 %and_ln42_2338

]]></Node>
<StgValue><ssdm name="zext_ln42_1709"/></StgValue>
</operation>

<operation id="5956" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4640 %add_ln42_155 = add i16 %trunc_ln42_1718, i16 %zext_ln42_1709

]]></Node>
<StgValue><ssdm name="add_ln42_155"/></StgValue>
</operation>

<operation id="5957" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4641 %tmp_6544 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_155, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6544"/></StgValue>
</operation>

<operation id="5958" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4642 %xor_ln42_775 = xor i1 %tmp_6544, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_775"/></StgValue>
</operation>

<operation id="5959" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4643 %and_ln42_2339 = and i1 %tmp_6543, i1 %xor_ln42_775

]]></Node>
<StgValue><ssdm name="and_ln42_2339"/></StgValue>
</operation>

<operation id="5960" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4644 %xor_ln42_776 = xor i1 %tmp_6540, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_776"/></StgValue>
</operation>

<operation id="5961" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4645 %select_ln42_620 = select i1 %and_ln42_2339, i1 %tmp_6540, i1 %xor_ln42_776

]]></Node>
<StgValue><ssdm name="select_ln42_620"/></StgValue>
</operation>

<operation id="5962" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4646 %select_ln42_621 = select i1 %and_ln42_2339, i1 %xor_ln42_776, i1 %tmp_6540

]]></Node>
<StgValue><ssdm name="select_ln42_621"/></StgValue>
</operation>

<operation id="5963" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4647 %xor_ln42_777 = xor i1 %tmp_6543, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_777"/></StgValue>
</operation>

<operation id="5964" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4648 %or_ln42_2190 = or i1 %tmp_6544, i1 %xor_ln42_777

]]></Node>
<StgValue><ssdm name="or_ln42_2190"/></StgValue>
</operation>

<operation id="5965" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4649 %xor_ln42_778 = xor i1 %select_ln42_620, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_778"/></StgValue>
</operation>

<operation id="5966" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4650 %or_ln42_2191 = or i1 %tmp_6544, i1 %xor_ln42_778

]]></Node>
<StgValue><ssdm name="or_ln42_2191"/></StgValue>
</operation>

<operation id="5967" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4651 %and_ln42_2340 = and i1 %or_ln42_2191, i1 %xor_ln42_776

]]></Node>
<StgValue><ssdm name="and_ln42_2340"/></StgValue>
</operation>

<operation id="5968" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4652 %and_ln42_2341 = and i1 %tmp_6544, i1 %select_ln42_621

]]></Node>
<StgValue><ssdm name="and_ln42_2341"/></StgValue>
</operation>

<operation id="5969" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4653 %xor_ln42_779 = xor i1 %and_ln42_2341, i1 %or_ln42_2190

]]></Node>
<StgValue><ssdm name="xor_ln42_779"/></StgValue>
</operation>

<operation id="5970" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4654 %and_ln42_2342 = and i1 %xor_ln42_779, i1 %tmp_6540

]]></Node>
<StgValue><ssdm name="and_ln42_2342"/></StgValue>
</operation>

<operation id="5971" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4655 %select_ln42_622 = select i1 %and_ln42_2340, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_622"/></StgValue>
</operation>

<operation id="5972" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4656 %or_ln42_2192 = or i1 %and_ln42_2340, i1 %and_ln42_2342

]]></Node>
<StgValue><ssdm name="or_ln42_2192"/></StgValue>
</operation>

<operation id="5973" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4657 %mult_1592 = select i1 %or_ln42_2192, i16 %select_ln42_622, i16 %add_ln42_155

]]></Node>
<StgValue><ssdm name="mult_1592"/></StgValue>
</operation>

<operation id="5974" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4658 %mul_ln73_1587 = mul i31 %sext_ln70_23, i31 2147472112

]]></Node>
<StgValue><ssdm name="mul_ln73_1587"/></StgValue>
</operation>

<operation id="5975" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4659 %tmp_6545 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1587, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6545"/></StgValue>
</operation>

<operation id="5976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4660 %trunc_ln42_1719 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1587, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1719"/></StgValue>
</operation>

<operation id="5977" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4661 %tmp_6546 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1587, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6546"/></StgValue>
</operation>

<operation id="5978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4662 %tmp_6547 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1587, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6547"/></StgValue>
</operation>

<operation id="5979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:4663 %trunc_ln42_2650 = trunc i31 %mul_ln73_1587

]]></Node>
<StgValue><ssdm name="trunc_ln42_2650"/></StgValue>
</operation>

<operation id="5980" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4664 %icmp_ln42_1719 = icmp_ne  i14 %trunc_ln42_2650, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1719"/></StgValue>
</operation>

<operation id="5981" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4665 %tmp_6548 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1587, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6548"/></StgValue>
</operation>

<operation id="5982" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4666 %or_ln42_2193 = or i1 %tmp_6546, i1 %icmp_ln42_1719

]]></Node>
<StgValue><ssdm name="or_ln42_2193"/></StgValue>
</operation>

<operation id="5983" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4667 %and_ln42_2343 = and i1 %or_ln42_2193, i1 %tmp_6547

]]></Node>
<StgValue><ssdm name="and_ln42_2343"/></StgValue>
</operation>

<operation id="5984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4668 %zext_ln42_1710 = zext i1 %and_ln42_2343

]]></Node>
<StgValue><ssdm name="zext_ln42_1710"/></StgValue>
</operation>

<operation id="5985" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4669 %add_ln42_156 = add i16 %trunc_ln42_1719, i16 %zext_ln42_1710

]]></Node>
<StgValue><ssdm name="add_ln42_156"/></StgValue>
</operation>

<operation id="5986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4670 %tmp_6549 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_156, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6549"/></StgValue>
</operation>

<operation id="5987" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4671 %xor_ln42_780 = xor i1 %tmp_6549, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_780"/></StgValue>
</operation>

<operation id="5988" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4672 %and_ln42_2344 = and i1 %tmp_6548, i1 %xor_ln42_780

]]></Node>
<StgValue><ssdm name="and_ln42_2344"/></StgValue>
</operation>

<operation id="5989" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4673 %xor_ln42_781 = xor i1 %tmp_6545, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_781"/></StgValue>
</operation>

<operation id="5990" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4674 %select_ln42_624 = select i1 %and_ln42_2344, i1 %tmp_6545, i1 %xor_ln42_781

]]></Node>
<StgValue><ssdm name="select_ln42_624"/></StgValue>
</operation>

<operation id="5991" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4675 %select_ln42_625 = select i1 %and_ln42_2344, i1 %xor_ln42_781, i1 %tmp_6545

]]></Node>
<StgValue><ssdm name="select_ln42_625"/></StgValue>
</operation>

<operation id="5992" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4676 %xor_ln42_782 = xor i1 %tmp_6548, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_782"/></StgValue>
</operation>

<operation id="5993" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4677 %or_ln42_2194 = or i1 %tmp_6549, i1 %xor_ln42_782

]]></Node>
<StgValue><ssdm name="or_ln42_2194"/></StgValue>
</operation>

<operation id="5994" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4678 %xor_ln42_783 = xor i1 %select_ln42_624, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_783"/></StgValue>
</operation>

<operation id="5995" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4679 %or_ln42_2195 = or i1 %tmp_6549, i1 %xor_ln42_783

]]></Node>
<StgValue><ssdm name="or_ln42_2195"/></StgValue>
</operation>

<operation id="5996" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4680 %and_ln42_2345 = and i1 %or_ln42_2195, i1 %xor_ln42_781

]]></Node>
<StgValue><ssdm name="and_ln42_2345"/></StgValue>
</operation>

<operation id="5997" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4681 %and_ln42_2346 = and i1 %tmp_6549, i1 %select_ln42_625

]]></Node>
<StgValue><ssdm name="and_ln42_2346"/></StgValue>
</operation>

<operation id="5998" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4682 %xor_ln42_784 = xor i1 %and_ln42_2346, i1 %or_ln42_2194

]]></Node>
<StgValue><ssdm name="xor_ln42_784"/></StgValue>
</operation>

<operation id="5999" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4683 %and_ln42_2347 = and i1 %xor_ln42_784, i1 %tmp_6545

]]></Node>
<StgValue><ssdm name="and_ln42_2347"/></StgValue>
</operation>

<operation id="6000" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4684 %select_ln42_626 = select i1 %and_ln42_2345, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_626"/></StgValue>
</operation>

<operation id="6001" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4685 %or_ln42_2196 = or i1 %and_ln42_2345, i1 %and_ln42_2347

]]></Node>
<StgValue><ssdm name="or_ln42_2196"/></StgValue>
</operation>

<operation id="6002" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4686 %mult_1593 = select i1 %or_ln42_2196, i16 %select_ln42_626, i16 %add_ln42_156

]]></Node>
<StgValue><ssdm name="mult_1593"/></StgValue>
</operation>

<operation id="6003" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry_ifconv:4688 %shl_ln73_43 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_964, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_43"/></StgValue>
</operation>

<operation id="6004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4689 %sext_ln73_14 = sext i31 %shl_ln73_43

]]></Node>
<StgValue><ssdm name="sext_ln73_14"/></StgValue>
</operation>

<operation id="6005" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4690 %sub_ln73_61 = sub i32 %sext_ln73_14, i32 %conv_i_i_13

]]></Node>
<StgValue><ssdm name="sub_ln73_61"/></StgValue>
</operation>

<operation id="6006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4691 %tmp_6550 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_61, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6550"/></StgValue>
</operation>

<operation id="6007" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4692 %trunc_ln42_1720 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_61, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1720"/></StgValue>
</operation>

<operation id="6008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4693 %tmp_6551 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_61, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6551"/></StgValue>
</operation>

<operation id="6009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4694 %tmp_6552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_61, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6552"/></StgValue>
</operation>

<operation id="6010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4695 %trunc_ln42_2651 = trunc i32 %sub_ln73_61

]]></Node>
<StgValue><ssdm name="trunc_ln42_2651"/></StgValue>
</operation>

<operation id="6011" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4696 %icmp_ln42_1720 = icmp_ne  i14 %trunc_ln42_2651, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1720"/></StgValue>
</operation>

<operation id="6012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4697 %tmp_6553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_61, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6553"/></StgValue>
</operation>

<operation id="6013" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4698 %or_ln42_2197 = or i1 %tmp_6551, i1 %icmp_ln42_1720

]]></Node>
<StgValue><ssdm name="or_ln42_2197"/></StgValue>
</operation>

<operation id="6014" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4699 %and_ln42_2348 = and i1 %or_ln42_2197, i1 %tmp_6552

]]></Node>
<StgValue><ssdm name="and_ln42_2348"/></StgValue>
</operation>

<operation id="6015" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4700 %zext_ln42_1711 = zext i1 %and_ln42_2348

]]></Node>
<StgValue><ssdm name="zext_ln42_1711"/></StgValue>
</operation>

<operation id="6016" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4701 %add_ln42_157 = add i16 %trunc_ln42_1720, i16 %zext_ln42_1711

]]></Node>
<StgValue><ssdm name="add_ln42_157"/></StgValue>
</operation>

<operation id="6017" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4702 %tmp_6554 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_157, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6554"/></StgValue>
</operation>

<operation id="6018" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4703 %xor_ln42_785 = xor i1 %tmp_6554, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_785"/></StgValue>
</operation>

<operation id="6019" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4704 %and_ln42_2349 = and i1 %tmp_6553, i1 %xor_ln42_785

]]></Node>
<StgValue><ssdm name="and_ln42_2349"/></StgValue>
</operation>

<operation id="6020" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4705 %xor_ln42_786 = xor i1 %tmp_6550, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_786"/></StgValue>
</operation>

<operation id="6021" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4706 %select_ln42_628 = select i1 %and_ln42_2349, i1 %tmp_6550, i1 %xor_ln42_786

]]></Node>
<StgValue><ssdm name="select_ln42_628"/></StgValue>
</operation>

<operation id="6022" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4707 %select_ln42_629 = select i1 %and_ln42_2349, i1 %xor_ln42_786, i1 %tmp_6550

]]></Node>
<StgValue><ssdm name="select_ln42_629"/></StgValue>
</operation>

<operation id="6023" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4708 %xor_ln42_787 = xor i1 %tmp_6553, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_787"/></StgValue>
</operation>

<operation id="6024" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4709 %or_ln42_2198 = or i1 %tmp_6554, i1 %xor_ln42_787

]]></Node>
<StgValue><ssdm name="or_ln42_2198"/></StgValue>
</operation>

<operation id="6025" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4710 %xor_ln42_788 = xor i1 %select_ln42_628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_788"/></StgValue>
</operation>

<operation id="6026" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4711 %or_ln42_2199 = or i1 %tmp_6554, i1 %xor_ln42_788

]]></Node>
<StgValue><ssdm name="or_ln42_2199"/></StgValue>
</operation>

<operation id="6027" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4712 %and_ln42_2350 = and i1 %or_ln42_2199, i1 %xor_ln42_786

]]></Node>
<StgValue><ssdm name="and_ln42_2350"/></StgValue>
</operation>

<operation id="6028" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4713 %and_ln42_2351 = and i1 %tmp_6554, i1 %select_ln42_629

]]></Node>
<StgValue><ssdm name="and_ln42_2351"/></StgValue>
</operation>

<operation id="6029" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4714 %xor_ln42_789 = xor i1 %and_ln42_2351, i1 %or_ln42_2198

]]></Node>
<StgValue><ssdm name="xor_ln42_789"/></StgValue>
</operation>

<operation id="6030" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4715 %and_ln42_2352 = and i1 %xor_ln42_789, i1 %tmp_6550

]]></Node>
<StgValue><ssdm name="and_ln42_2352"/></StgValue>
</operation>

<operation id="6031" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4716 %select_ln42_630 = select i1 %and_ln42_2350, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_630"/></StgValue>
</operation>

<operation id="6032" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4717 %or_ln42_2200 = or i1 %and_ln42_2350, i1 %and_ln42_2352

]]></Node>
<StgValue><ssdm name="or_ln42_2200"/></StgValue>
</operation>

<operation id="6033" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4718 %mult_1594 = select i1 %or_ln42_2200, i16 %select_ln42_630, i16 %add_ln42_157

]]></Node>
<StgValue><ssdm name="mult_1594"/></StgValue>
</operation>

<operation id="6034" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4719 %mul_ln73_1588 = mul i32 %conv_i_i_13, i32 24550

]]></Node>
<StgValue><ssdm name="mul_ln73_1588"/></StgValue>
</operation>

<operation id="6035" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4720 %tmp_6555 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1588, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6555"/></StgValue>
</operation>

<operation id="6036" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4721 %trunc_ln42_1721 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1588, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1721"/></StgValue>
</operation>

<operation id="6037" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4722 %tmp_6556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1588, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6556"/></StgValue>
</operation>

<operation id="6038" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4723 %tmp_6557 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1588, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6557"/></StgValue>
</operation>

<operation id="6039" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4724 %trunc_ln42_2652 = trunc i32 %mul_ln73_1588

]]></Node>
<StgValue><ssdm name="trunc_ln42_2652"/></StgValue>
</operation>

<operation id="6040" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4725 %icmp_ln42_1721 = icmp_ne  i14 %trunc_ln42_2652, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1721"/></StgValue>
</operation>

<operation id="6041" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4726 %tmp_6558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1588, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6558"/></StgValue>
</operation>

<operation id="6042" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4727 %or_ln42_2201 = or i1 %tmp_6556, i1 %icmp_ln42_1721

]]></Node>
<StgValue><ssdm name="or_ln42_2201"/></StgValue>
</operation>

<operation id="6043" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4728 %and_ln42_2353 = and i1 %or_ln42_2201, i1 %tmp_6557

]]></Node>
<StgValue><ssdm name="and_ln42_2353"/></StgValue>
</operation>

<operation id="6044" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4729 %zext_ln42_1712 = zext i1 %and_ln42_2353

]]></Node>
<StgValue><ssdm name="zext_ln42_1712"/></StgValue>
</operation>

<operation id="6045" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4730 %add_ln42_158 = add i16 %trunc_ln42_1721, i16 %zext_ln42_1712

]]></Node>
<StgValue><ssdm name="add_ln42_158"/></StgValue>
</operation>

<operation id="6046" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4731 %tmp_6559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_158, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6559"/></StgValue>
</operation>

<operation id="6047" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4732 %xor_ln42_790 = xor i1 %tmp_6559, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_790"/></StgValue>
</operation>

<operation id="6048" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4733 %and_ln42_2354 = and i1 %tmp_6558, i1 %xor_ln42_790

]]></Node>
<StgValue><ssdm name="and_ln42_2354"/></StgValue>
</operation>

<operation id="6049" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4734 %xor_ln42_791 = xor i1 %tmp_6555, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_791"/></StgValue>
</operation>

<operation id="6050" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4735 %select_ln42_632 = select i1 %and_ln42_2354, i1 %tmp_6555, i1 %xor_ln42_791

]]></Node>
<StgValue><ssdm name="select_ln42_632"/></StgValue>
</operation>

<operation id="6051" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4736 %select_ln42_633 = select i1 %and_ln42_2354, i1 %xor_ln42_791, i1 %tmp_6555

]]></Node>
<StgValue><ssdm name="select_ln42_633"/></StgValue>
</operation>

<operation id="6052" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4737 %xor_ln42_792 = xor i1 %tmp_6558, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_792"/></StgValue>
</operation>

<operation id="6053" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4738 %or_ln42_2202 = or i1 %tmp_6559, i1 %xor_ln42_792

]]></Node>
<StgValue><ssdm name="or_ln42_2202"/></StgValue>
</operation>

<operation id="6054" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4739 %xor_ln42_793 = xor i1 %select_ln42_632, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_793"/></StgValue>
</operation>

<operation id="6055" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4740 %or_ln42_2203 = or i1 %tmp_6559, i1 %xor_ln42_793

]]></Node>
<StgValue><ssdm name="or_ln42_2203"/></StgValue>
</operation>

<operation id="6056" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4741 %and_ln42_2355 = and i1 %or_ln42_2203, i1 %xor_ln42_791

]]></Node>
<StgValue><ssdm name="and_ln42_2355"/></StgValue>
</operation>

<operation id="6057" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4742 %and_ln42_2356 = and i1 %tmp_6559, i1 %select_ln42_633

]]></Node>
<StgValue><ssdm name="and_ln42_2356"/></StgValue>
</operation>

<operation id="6058" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4743 %xor_ln42_794 = xor i1 %and_ln42_2356, i1 %or_ln42_2202

]]></Node>
<StgValue><ssdm name="xor_ln42_794"/></StgValue>
</operation>

<operation id="6059" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4744 %and_ln42_2357 = and i1 %xor_ln42_794, i1 %tmp_6555

]]></Node>
<StgValue><ssdm name="and_ln42_2357"/></StgValue>
</operation>

<operation id="6060" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4745 %select_ln42_634 = select i1 %and_ln42_2355, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_634"/></StgValue>
</operation>

<operation id="6061" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4746 %or_ln42_2204 = or i1 %and_ln42_2355, i1 %and_ln42_2357

]]></Node>
<StgValue><ssdm name="or_ln42_2204"/></StgValue>
</operation>

<operation id="6062" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4747 %mult_1595 = select i1 %or_ln42_2204, i16 %select_ln42_634, i16 %add_ln42_158

]]></Node>
<StgValue><ssdm name="mult_1595"/></StgValue>
</operation>

<operation id="6063" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4748 %mul_ln73_1589 = mul i32 %conv_i_i_13, i32 4294941405

]]></Node>
<StgValue><ssdm name="mul_ln73_1589"/></StgValue>
</operation>

<operation id="6064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4749 %tmp_6560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1589, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6560"/></StgValue>
</operation>

<operation id="6065" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4750 %trunc_ln42_1722 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1589, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1722"/></StgValue>
</operation>

<operation id="6066" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4751 %tmp_6561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1589, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6561"/></StgValue>
</operation>

<operation id="6067" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4752 %tmp_6562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1589, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6562"/></StgValue>
</operation>

<operation id="6068" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4753 %trunc_ln42_2653 = trunc i32 %mul_ln73_1589

]]></Node>
<StgValue><ssdm name="trunc_ln42_2653"/></StgValue>
</operation>

<operation id="6069" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4754 %icmp_ln42_1722 = icmp_ne  i14 %trunc_ln42_2653, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1722"/></StgValue>
</operation>

<operation id="6070" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4755 %tmp_6563 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1589, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6563"/></StgValue>
</operation>

<operation id="6071" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4756 %or_ln42_2205 = or i1 %tmp_6561, i1 %icmp_ln42_1722

]]></Node>
<StgValue><ssdm name="or_ln42_2205"/></StgValue>
</operation>

<operation id="6072" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4757 %and_ln42_2358 = and i1 %or_ln42_2205, i1 %tmp_6562

]]></Node>
<StgValue><ssdm name="and_ln42_2358"/></StgValue>
</operation>

<operation id="6073" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4758 %zext_ln42_1713 = zext i1 %and_ln42_2358

]]></Node>
<StgValue><ssdm name="zext_ln42_1713"/></StgValue>
</operation>

<operation id="6074" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4759 %add_ln42_159 = add i16 %trunc_ln42_1722, i16 %zext_ln42_1713

]]></Node>
<StgValue><ssdm name="add_ln42_159"/></StgValue>
</operation>

<operation id="6075" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4760 %tmp_6564 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_159, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6564"/></StgValue>
</operation>

<operation id="6076" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4761 %xor_ln42_795 = xor i1 %tmp_6564, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_795"/></StgValue>
</operation>

<operation id="6077" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4762 %and_ln42_2359 = and i1 %tmp_6563, i1 %xor_ln42_795

]]></Node>
<StgValue><ssdm name="and_ln42_2359"/></StgValue>
</operation>

<operation id="6078" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4763 %xor_ln42_796 = xor i1 %tmp_6560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_796"/></StgValue>
</operation>

<operation id="6079" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4764 %select_ln42_636 = select i1 %and_ln42_2359, i1 %tmp_6560, i1 %xor_ln42_796

]]></Node>
<StgValue><ssdm name="select_ln42_636"/></StgValue>
</operation>

<operation id="6080" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4765 %select_ln42_637 = select i1 %and_ln42_2359, i1 %xor_ln42_796, i1 %tmp_6560

]]></Node>
<StgValue><ssdm name="select_ln42_637"/></StgValue>
</operation>

<operation id="6081" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4766 %xor_ln42_797 = xor i1 %tmp_6563, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_797"/></StgValue>
</operation>

<operation id="6082" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4767 %or_ln42_2206 = or i1 %tmp_6564, i1 %xor_ln42_797

]]></Node>
<StgValue><ssdm name="or_ln42_2206"/></StgValue>
</operation>

<operation id="6083" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4768 %xor_ln42_798 = xor i1 %select_ln42_636, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_798"/></StgValue>
</operation>

<operation id="6084" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4769 %or_ln42_2207 = or i1 %tmp_6564, i1 %xor_ln42_798

]]></Node>
<StgValue><ssdm name="or_ln42_2207"/></StgValue>
</operation>

<operation id="6085" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4770 %and_ln42_2360 = and i1 %or_ln42_2207, i1 %xor_ln42_796

]]></Node>
<StgValue><ssdm name="and_ln42_2360"/></StgValue>
</operation>

<operation id="6086" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4771 %and_ln42_2361 = and i1 %tmp_6564, i1 %select_ln42_637

]]></Node>
<StgValue><ssdm name="and_ln42_2361"/></StgValue>
</operation>

<operation id="6087" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4772 %xor_ln42_799 = xor i1 %and_ln42_2361, i1 %or_ln42_2206

]]></Node>
<StgValue><ssdm name="xor_ln42_799"/></StgValue>
</operation>

<operation id="6088" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4773 %and_ln42_2362 = and i1 %xor_ln42_799, i1 %tmp_6560

]]></Node>
<StgValue><ssdm name="and_ln42_2362"/></StgValue>
</operation>

<operation id="6089" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4774 %select_ln42_638 = select i1 %and_ln42_2360, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_638"/></StgValue>
</operation>

<operation id="6090" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4775 %or_ln42_2208 = or i1 %and_ln42_2360, i1 %and_ln42_2362

]]></Node>
<StgValue><ssdm name="or_ln42_2208"/></StgValue>
</operation>

<operation id="6091" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4776 %mult_1596 = select i1 %or_ln42_2208, i16 %select_ln42_638, i16 %add_ln42_159

]]></Node>
<StgValue><ssdm name="mult_1596"/></StgValue>
</operation>

<operation id="6092" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4777 %mul_ln73_1590 = mul i31 %sext_ln70_23, i31 15571

]]></Node>
<StgValue><ssdm name="mul_ln73_1590"/></StgValue>
</operation>

<operation id="6093" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4778 %tmp_6565 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1590, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6565"/></StgValue>
</operation>

<operation id="6094" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4779 %trunc_ln42_1723 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1590, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1723"/></StgValue>
</operation>

<operation id="6095" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4780 %tmp_6566 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1590, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6566"/></StgValue>
</operation>

<operation id="6096" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4781 %tmp_6567 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1590, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6567"/></StgValue>
</operation>

<operation id="6097" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:4782 %trunc_ln42_2654 = trunc i31 %mul_ln73_1590

]]></Node>
<StgValue><ssdm name="trunc_ln42_2654"/></StgValue>
</operation>

<operation id="6098" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4783 %icmp_ln42_1723 = icmp_ne  i14 %trunc_ln42_2654, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1723"/></StgValue>
</operation>

<operation id="6099" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4784 %tmp_6568 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1590, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6568"/></StgValue>
</operation>

<operation id="6100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4785 %or_ln42_2209 = or i1 %tmp_6566, i1 %icmp_ln42_1723

]]></Node>
<StgValue><ssdm name="or_ln42_2209"/></StgValue>
</operation>

<operation id="6101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4786 %and_ln42_2363 = and i1 %or_ln42_2209, i1 %tmp_6567

]]></Node>
<StgValue><ssdm name="and_ln42_2363"/></StgValue>
</operation>

<operation id="6102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4787 %zext_ln42_1714 = zext i1 %and_ln42_2363

]]></Node>
<StgValue><ssdm name="zext_ln42_1714"/></StgValue>
</operation>

<operation id="6103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4788 %add_ln42_160 = add i16 %trunc_ln42_1723, i16 %zext_ln42_1714

]]></Node>
<StgValue><ssdm name="add_ln42_160"/></StgValue>
</operation>

<operation id="6104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4789 %tmp_6569 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_160, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6569"/></StgValue>
</operation>

<operation id="6105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4790 %xor_ln42_800 = xor i1 %tmp_6569, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_800"/></StgValue>
</operation>

<operation id="6106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4791 %and_ln42_2364 = and i1 %tmp_6568, i1 %xor_ln42_800

]]></Node>
<StgValue><ssdm name="and_ln42_2364"/></StgValue>
</operation>

<operation id="6107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4792 %xor_ln42_801 = xor i1 %tmp_6565, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_801"/></StgValue>
</operation>

<operation id="6108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4793 %select_ln42_640 = select i1 %and_ln42_2364, i1 %tmp_6565, i1 %xor_ln42_801

]]></Node>
<StgValue><ssdm name="select_ln42_640"/></StgValue>
</operation>

<operation id="6109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4794 %select_ln42_641 = select i1 %and_ln42_2364, i1 %xor_ln42_801, i1 %tmp_6565

]]></Node>
<StgValue><ssdm name="select_ln42_641"/></StgValue>
</operation>

<operation id="6110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4795 %xor_ln42_802 = xor i1 %tmp_6568, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_802"/></StgValue>
</operation>

<operation id="6111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4796 %or_ln42_2210 = or i1 %tmp_6569, i1 %xor_ln42_802

]]></Node>
<StgValue><ssdm name="or_ln42_2210"/></StgValue>
</operation>

<operation id="6112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4797 %xor_ln42_803 = xor i1 %select_ln42_640, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_803"/></StgValue>
</operation>

<operation id="6113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4798 %or_ln42_2211 = or i1 %tmp_6569, i1 %xor_ln42_803

]]></Node>
<StgValue><ssdm name="or_ln42_2211"/></StgValue>
</operation>

<operation id="6114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4799 %and_ln42_2365 = and i1 %or_ln42_2211, i1 %xor_ln42_801

]]></Node>
<StgValue><ssdm name="and_ln42_2365"/></StgValue>
</operation>

<operation id="6115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4800 %and_ln42_2366 = and i1 %tmp_6569, i1 %select_ln42_641

]]></Node>
<StgValue><ssdm name="and_ln42_2366"/></StgValue>
</operation>

<operation id="6116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4801 %xor_ln42_804 = xor i1 %and_ln42_2366, i1 %or_ln42_2210

]]></Node>
<StgValue><ssdm name="xor_ln42_804"/></StgValue>
</operation>

<operation id="6117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4802 %and_ln42_2367 = and i1 %xor_ln42_804, i1 %tmp_6565

]]></Node>
<StgValue><ssdm name="and_ln42_2367"/></StgValue>
</operation>

<operation id="6118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4803 %select_ln42_642 = select i1 %and_ln42_2365, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_642"/></StgValue>
</operation>

<operation id="6119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4804 %or_ln42_2212 = or i1 %and_ln42_2365, i1 %and_ln42_2367

]]></Node>
<StgValue><ssdm name="or_ln42_2212"/></StgValue>
</operation>

<operation id="6120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4805 %mult_1597 = select i1 %or_ln42_2212, i16 %select_ln42_642, i16 %add_ln42_160

]]></Node>
<StgValue><ssdm name="mult_1597"/></StgValue>
</operation>

<operation id="6121" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4806 %mul_ln73_1591 = mul i32 %conv_i_i_13, i32 18005

]]></Node>
<StgValue><ssdm name="mul_ln73_1591"/></StgValue>
</operation>

<operation id="6122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4807 %tmp_6570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1591, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6570"/></StgValue>
</operation>

<operation id="6123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4808 %trunc_ln42_1724 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1591, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1724"/></StgValue>
</operation>

<operation id="6124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4809 %tmp_6571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1591, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6571"/></StgValue>
</operation>

<operation id="6125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4810 %tmp_6572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1591, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6572"/></StgValue>
</operation>

<operation id="6126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4811 %trunc_ln42_2655 = trunc i32 %mul_ln73_1591

]]></Node>
<StgValue><ssdm name="trunc_ln42_2655"/></StgValue>
</operation>

<operation id="6127" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4812 %icmp_ln42_1724 = icmp_ne  i14 %trunc_ln42_2655, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1724"/></StgValue>
</operation>

<operation id="6128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4813 %tmp_6573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1591, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6573"/></StgValue>
</operation>

<operation id="6129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4814 %or_ln42_2213 = or i1 %tmp_6571, i1 %icmp_ln42_1724

]]></Node>
<StgValue><ssdm name="or_ln42_2213"/></StgValue>
</operation>

<operation id="6130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4815 %and_ln42_2368 = and i1 %or_ln42_2213, i1 %tmp_6572

]]></Node>
<StgValue><ssdm name="and_ln42_2368"/></StgValue>
</operation>

<operation id="6131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4816 %zext_ln42_1715 = zext i1 %and_ln42_2368

]]></Node>
<StgValue><ssdm name="zext_ln42_1715"/></StgValue>
</operation>

<operation id="6132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4817 %add_ln42_161 = add i16 %trunc_ln42_1724, i16 %zext_ln42_1715

]]></Node>
<StgValue><ssdm name="add_ln42_161"/></StgValue>
</operation>

<operation id="6133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4818 %tmp_6574 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_161, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6574"/></StgValue>
</operation>

<operation id="6134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4819 %xor_ln42_805 = xor i1 %tmp_6574, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_805"/></StgValue>
</operation>

<operation id="6135" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4820 %and_ln42_2369 = and i1 %tmp_6573, i1 %xor_ln42_805

]]></Node>
<StgValue><ssdm name="and_ln42_2369"/></StgValue>
</operation>

<operation id="6136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4821 %xor_ln42_806 = xor i1 %tmp_6570, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_806"/></StgValue>
</operation>

<operation id="6137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4822 %select_ln42_644 = select i1 %and_ln42_2369, i1 %tmp_6570, i1 %xor_ln42_806

]]></Node>
<StgValue><ssdm name="select_ln42_644"/></StgValue>
</operation>

<operation id="6138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4823 %select_ln42_645 = select i1 %and_ln42_2369, i1 %xor_ln42_806, i1 %tmp_6570

]]></Node>
<StgValue><ssdm name="select_ln42_645"/></StgValue>
</operation>

<operation id="6139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4824 %xor_ln42_807 = xor i1 %tmp_6573, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_807"/></StgValue>
</operation>

<operation id="6140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4825 %or_ln42_2214 = or i1 %tmp_6574, i1 %xor_ln42_807

]]></Node>
<StgValue><ssdm name="or_ln42_2214"/></StgValue>
</operation>

<operation id="6141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4826 %xor_ln42_808 = xor i1 %select_ln42_644, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_808"/></StgValue>
</operation>

<operation id="6142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4827 %or_ln42_2215 = or i1 %tmp_6574, i1 %xor_ln42_808

]]></Node>
<StgValue><ssdm name="or_ln42_2215"/></StgValue>
</operation>

<operation id="6143" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4828 %and_ln42_2370 = and i1 %or_ln42_2215, i1 %xor_ln42_806

]]></Node>
<StgValue><ssdm name="and_ln42_2370"/></StgValue>
</operation>

<operation id="6144" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4829 %and_ln42_2371 = and i1 %tmp_6574, i1 %select_ln42_645

]]></Node>
<StgValue><ssdm name="and_ln42_2371"/></StgValue>
</operation>

<operation id="6145" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4830 %xor_ln42_809 = xor i1 %and_ln42_2371, i1 %or_ln42_2214

]]></Node>
<StgValue><ssdm name="xor_ln42_809"/></StgValue>
</operation>

<operation id="6146" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4831 %and_ln42_2372 = and i1 %xor_ln42_809, i1 %tmp_6570

]]></Node>
<StgValue><ssdm name="and_ln42_2372"/></StgValue>
</operation>

<operation id="6147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4832 %select_ln42_646 = select i1 %and_ln42_2370, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_646"/></StgValue>
</operation>

<operation id="6148" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4833 %or_ln42_2216 = or i1 %and_ln42_2370, i1 %and_ln42_2372

]]></Node>
<StgValue><ssdm name="or_ln42_2216"/></StgValue>
</operation>

<operation id="6149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4834 %mult_1598 = select i1 %or_ln42_2216, i16 %select_ln42_646, i16 %add_ln42_161

]]></Node>
<StgValue><ssdm name="mult_1598"/></StgValue>
</operation>

<operation id="6150" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4835 %mul_ln73_1592 = mul i32 %conv_i_i_13, i32 24903

]]></Node>
<StgValue><ssdm name="mul_ln73_1592"/></StgValue>
</operation>

<operation id="6151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4836 %tmp_6575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1592, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6575"/></StgValue>
</operation>

<operation id="6152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4837 %trunc_ln42_1725 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1592, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1725"/></StgValue>
</operation>

<operation id="6153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4838 %tmp_6576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1592, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6576"/></StgValue>
</operation>

<operation id="6154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4839 %tmp_6577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1592, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6577"/></StgValue>
</operation>

<operation id="6155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4840 %trunc_ln42_2656 = trunc i32 %mul_ln73_1592

]]></Node>
<StgValue><ssdm name="trunc_ln42_2656"/></StgValue>
</operation>

<operation id="6156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4841 %icmp_ln42_1725 = icmp_ne  i14 %trunc_ln42_2656, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1725"/></StgValue>
</operation>

<operation id="6157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4842 %tmp_6578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1592, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6578"/></StgValue>
</operation>

<operation id="6158" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4843 %or_ln42_2217 = or i1 %tmp_6576, i1 %icmp_ln42_1725

]]></Node>
<StgValue><ssdm name="or_ln42_2217"/></StgValue>
</operation>

<operation id="6159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4844 %and_ln42_2373 = and i1 %or_ln42_2217, i1 %tmp_6577

]]></Node>
<StgValue><ssdm name="and_ln42_2373"/></StgValue>
</operation>

<operation id="6160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4845 %zext_ln42_1716 = zext i1 %and_ln42_2373

]]></Node>
<StgValue><ssdm name="zext_ln42_1716"/></StgValue>
</operation>

<operation id="6161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4846 %add_ln42_162 = add i16 %trunc_ln42_1725, i16 %zext_ln42_1716

]]></Node>
<StgValue><ssdm name="add_ln42_162"/></StgValue>
</operation>

<operation id="6162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4847 %tmp_6579 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_162, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6579"/></StgValue>
</operation>

<operation id="6163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4848 %xor_ln42_810 = xor i1 %tmp_6579, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_810"/></StgValue>
</operation>

<operation id="6164" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4849 %and_ln42_2374 = and i1 %tmp_6578, i1 %xor_ln42_810

]]></Node>
<StgValue><ssdm name="and_ln42_2374"/></StgValue>
</operation>

<operation id="6165" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4850 %xor_ln42_811 = xor i1 %tmp_6575, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_811"/></StgValue>
</operation>

<operation id="6166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4851 %select_ln42_648 = select i1 %and_ln42_2374, i1 %tmp_6575, i1 %xor_ln42_811

]]></Node>
<StgValue><ssdm name="select_ln42_648"/></StgValue>
</operation>

<operation id="6167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4852 %select_ln42_649 = select i1 %and_ln42_2374, i1 %xor_ln42_811, i1 %tmp_6575

]]></Node>
<StgValue><ssdm name="select_ln42_649"/></StgValue>
</operation>

<operation id="6168" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4853 %xor_ln42_812 = xor i1 %tmp_6578, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_812"/></StgValue>
</operation>

<operation id="6169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4854 %or_ln42_2218 = or i1 %tmp_6579, i1 %xor_ln42_812

]]></Node>
<StgValue><ssdm name="or_ln42_2218"/></StgValue>
</operation>

<operation id="6170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4855 %xor_ln42_813 = xor i1 %select_ln42_648, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_813"/></StgValue>
</operation>

<operation id="6171" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4856 %or_ln42_2219 = or i1 %tmp_6579, i1 %xor_ln42_813

]]></Node>
<StgValue><ssdm name="or_ln42_2219"/></StgValue>
</operation>

<operation id="6172" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4857 %and_ln42_2375 = and i1 %or_ln42_2219, i1 %xor_ln42_811

]]></Node>
<StgValue><ssdm name="and_ln42_2375"/></StgValue>
</operation>

<operation id="6173" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4858 %and_ln42_2376 = and i1 %tmp_6579, i1 %select_ln42_649

]]></Node>
<StgValue><ssdm name="and_ln42_2376"/></StgValue>
</operation>

<operation id="6174" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4859 %xor_ln42_814 = xor i1 %and_ln42_2376, i1 %or_ln42_2218

]]></Node>
<StgValue><ssdm name="xor_ln42_814"/></StgValue>
</operation>

<operation id="6175" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4860 %and_ln42_2377 = and i1 %xor_ln42_814, i1 %tmp_6575

]]></Node>
<StgValue><ssdm name="and_ln42_2377"/></StgValue>
</operation>

<operation id="6176" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4861 %select_ln42_650 = select i1 %and_ln42_2375, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_650"/></StgValue>
</operation>

<operation id="6177" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4862 %or_ln42_2220 = or i1 %and_ln42_2375, i1 %and_ln42_2377

]]></Node>
<StgValue><ssdm name="or_ln42_2220"/></StgValue>
</operation>

<operation id="6178" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4863 %mult_1599 = select i1 %or_ln42_2220, i16 %select_ln42_650, i16 %add_ln42_162

]]></Node>
<StgValue><ssdm name="mult_1599"/></StgValue>
</operation>

<operation id="6179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="29" op_0_bw="16">
<![CDATA[
entry_ifconv:4866 %sext_ln70_24 = sext i16 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln70_24"/></StgValue>
</operation>

<operation id="6180" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:5102 %mul_ln73_1601 = mul i29 %sext_ln70_24, i29 3090

]]></Node>
<StgValue><ssdm name="mul_ln73_1601"/></StgValue>
</operation>

<operation id="6181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:5103 %tmp_6620 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1601, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6620"/></StgValue>
</operation>

<operation id="6182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5104 %trunc_ln42_2666 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1601, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_2666"/></StgValue>
</operation>

<operation id="6183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:5105 %sext_ln42_786 = sext i14 %trunc_ln42_2666

]]></Node>
<StgValue><ssdm name="sext_ln42_786"/></StgValue>
</operation>

<operation id="6184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:5106 %tmp_6621 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1601, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6621"/></StgValue>
</operation>

<operation id="6185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:5107 %tmp_6622 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1601, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6622"/></StgValue>
</operation>

<operation id="6186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="14" op_0_bw="29">
<![CDATA[
entry_ifconv:5108 %trunc_ln42_2667 = trunc i29 %mul_ln73_1601

]]></Node>
<StgValue><ssdm name="trunc_ln42_2667"/></StgValue>
</operation>

<operation id="6187" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:5109 %icmp_ln42_1734 = icmp_ne  i14 %trunc_ln42_2667, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1734"/></StgValue>
</operation>

<operation id="6188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry_ifconv:5110 %tmp_6623 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1601, i32 28

]]></Node>
<StgValue><ssdm name="tmp_6623"/></StgValue>
</operation>

<operation id="6189" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5111 %or_ln42_2253 = or i1 %tmp_6621, i1 %icmp_ln42_1734

]]></Node>
<StgValue><ssdm name="or_ln42_2253"/></StgValue>
</operation>

<operation id="6190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5112 %and_ln42_2418 = and i1 %or_ln42_2253, i1 %tmp_6622

]]></Node>
<StgValue><ssdm name="and_ln42_2418"/></StgValue>
</operation>

<operation id="6191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:5113 %zext_ln42_1725 = zext i1 %and_ln42_2418

]]></Node>
<StgValue><ssdm name="zext_ln42_1725"/></StgValue>
</operation>

<operation id="6192" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:5114 %add_ln42_171 = add i15 %sext_ln42_786, i15 %zext_ln42_1725

]]></Node>
<StgValue><ssdm name="add_ln42_171"/></StgValue>
</operation>

<operation id="6193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5117" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:5115 %sext_ln42_787 = sext i15 %add_ln42_171

]]></Node>
<StgValue><ssdm name="sext_ln42_787"/></StgValue>
</operation>

<operation id="6194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5118" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:5116 %tmp_6624 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_171, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6624"/></StgValue>
</operation>

<operation id="6195" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5117 %xor_ln42_855 = xor i1 %tmp_6624, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_855"/></StgValue>
</operation>

<operation id="6196" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5118 %and_ln42_2419 = and i1 %tmp_6623, i1 %xor_ln42_855

]]></Node>
<StgValue><ssdm name="and_ln42_2419"/></StgValue>
</operation>

<operation id="6197" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5119 %xor_ln42_856 = xor i1 %tmp_6620, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_856"/></StgValue>
</operation>

<operation id="6198" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5120 %select_ln42_684 = select i1 %and_ln42_2419, i1 %tmp_6620, i1 %xor_ln42_856

]]></Node>
<StgValue><ssdm name="select_ln42_684"/></StgValue>
</operation>

<operation id="6199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5121 %select_ln42_685 = select i1 %and_ln42_2419, i1 %xor_ln42_856, i1 %tmp_6620

]]></Node>
<StgValue><ssdm name="select_ln42_685"/></StgValue>
</operation>

<operation id="6200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5122 %xor_ln42_857 = xor i1 %tmp_6623, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_857"/></StgValue>
</operation>

<operation id="6201" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5123 %or_ln42_2254 = or i1 %tmp_6624, i1 %xor_ln42_857

]]></Node>
<StgValue><ssdm name="or_ln42_2254"/></StgValue>
</operation>

<operation id="6202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5124 %xor_ln42_858 = xor i1 %select_ln42_684, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_858"/></StgValue>
</operation>

<operation id="6203" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5125 %or_ln42_2255 = or i1 %tmp_6624, i1 %xor_ln42_858

]]></Node>
<StgValue><ssdm name="or_ln42_2255"/></StgValue>
</operation>

<operation id="6204" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5126 %and_ln42_2420 = and i1 %or_ln42_2255, i1 %xor_ln42_856

]]></Node>
<StgValue><ssdm name="and_ln42_2420"/></StgValue>
</operation>

<operation id="6205" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5127 %and_ln42_2421 = and i1 %tmp_6624, i1 %select_ln42_685

]]></Node>
<StgValue><ssdm name="and_ln42_2421"/></StgValue>
</operation>

<operation id="6206" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5128 %xor_ln42_859 = xor i1 %and_ln42_2421, i1 %or_ln42_2254

]]></Node>
<StgValue><ssdm name="xor_ln42_859"/></StgValue>
</operation>

<operation id="6207" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5129 %and_ln42_2422 = and i1 %xor_ln42_859, i1 %tmp_6620

]]></Node>
<StgValue><ssdm name="and_ln42_2422"/></StgValue>
</operation>

<operation id="6208" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5130 %select_ln42_686 = select i1 %and_ln42_2420, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_686"/></StgValue>
</operation>

<operation id="6209" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5131 %or_ln42_2256 = or i1 %and_ln42_2420, i1 %and_ln42_2422

]]></Node>
<StgValue><ssdm name="or_ln42_2256"/></StgValue>
</operation>

<operation id="6210" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5132 %mult_1608 = select i1 %or_ln42_2256, i16 %select_ln42_686, i16 %sext_ln42_787

]]></Node>
<StgValue><ssdm name="mult_1608"/></StgValue>
</operation>

<operation id="6211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5822 %sext_ln58_2138 = sext i16 %select_ln58_3962

]]></Node>
<StgValue><ssdm name="sext_ln58_2138"/></StgValue>
</operation>

<operation id="6212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5823 %sext_ln58_2139 = sext i16 %mult_1497

]]></Node>
<StgValue><ssdm name="sext_ln58_2139"/></StgValue>
</operation>

<operation id="6213" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5824 %add_ln58_1643 = add i17 %sext_ln58_2139, i17 %sext_ln58_2138

]]></Node>
<StgValue><ssdm name="add_ln58_1643"/></StgValue>
</operation>

<operation id="6214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5825 %tmp_6713 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1643, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6713"/></StgValue>
</operation>

<operation id="6215" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5826 %add_ln58_2350 = add i16 %mult_1497, i16 %select_ln58_3962

]]></Node>
<StgValue><ssdm name="add_ln58_2350"/></StgValue>
</operation>

<operation id="6216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5827 %tmp_6714 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2350, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6714"/></StgValue>
</operation>

<operation id="6217" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5828 %xor_ln58_5341 = xor i1 %tmp_6713, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5341"/></StgValue>
</operation>

<operation id="6218" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5829 %and_ln58_2669 = and i1 %tmp_6714, i1 %xor_ln58_5341

]]></Node>
<StgValue><ssdm name="and_ln58_2669"/></StgValue>
</operation>

<operation id="6219" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5830 %xor_ln58_5342 = xor i1 %tmp_6714, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5342"/></StgValue>
</operation>

<operation id="6220" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5831 %and_ln58_2670 = and i1 %tmp_6713, i1 %xor_ln58_5342

]]></Node>
<StgValue><ssdm name="and_ln58_2670"/></StgValue>
</operation>

<operation id="6221" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5832 %xor_ln58_5343 = xor i1 %tmp_6713, i1 %tmp_6714

]]></Node>
<StgValue><ssdm name="xor_ln58_5343"/></StgValue>
</operation>

<operation id="6222" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5833 %xor_ln58_5344 = xor i1 %xor_ln58_5343, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5344"/></StgValue>
</operation>

<operation id="6223" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5834 %or_ln58_1333 = or i1 %and_ln58_2669, i1 %xor_ln58_5344

]]></Node>
<StgValue><ssdm name="or_ln58_1333"/></StgValue>
</operation>

<operation id="6224" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5835 %select_ln58_4005 = select i1 %xor_ln58_5343, i16 32767, i16 %add_ln58_2350

]]></Node>
<StgValue><ssdm name="select_ln58_4005"/></StgValue>
</operation>

<operation id="6225" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5836 %select_ln58_4006 = select i1 %and_ln58_2670, i16 32768, i16 %add_ln58_2350

]]></Node>
<StgValue><ssdm name="select_ln58_4006"/></StgValue>
</operation>

<operation id="6226" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5837 %select_ln58_4007 = select i1 %or_ln58_1333, i16 %select_ln58_4005, i16 %select_ln58_4006

]]></Node>
<StgValue><ssdm name="select_ln58_4007"/></StgValue>
</operation>

<operation id="6227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5934" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5932 %sext_ln58_2150 = sext i16 %select_ln58_3986

]]></Node>
<StgValue><ssdm name="sext_ln58_2150"/></StgValue>
</operation>

<operation id="6228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5935" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5933 %sext_ln58_2151 = sext i16 %mult_1502

]]></Node>
<StgValue><ssdm name="sext_ln58_2151"/></StgValue>
</operation>

<operation id="6229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5936" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5934 %add_ln58_1650 = add i17 %sext_ln58_2151, i17 %sext_ln58_2150

]]></Node>
<StgValue><ssdm name="add_ln58_1650"/></StgValue>
</operation>

<operation id="6230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5937" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:5935 %tmp_6727 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1650, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6727"/></StgValue>
</operation>

<operation id="6231" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5936 %add_ln58_2357 = add i16 %mult_1502, i16 %select_ln58_3986

]]></Node>
<StgValue><ssdm name="add_ln58_2357"/></StgValue>
</operation>

<operation id="6232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5937 %tmp_6728 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2357, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6728"/></StgValue>
</operation>

<operation id="6233" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5938 %xor_ln58_5369 = xor i1 %tmp_6727, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5369"/></StgValue>
</operation>

<operation id="6234" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5939 %and_ln58_2683 = and i1 %tmp_6728, i1 %xor_ln58_5369

]]></Node>
<StgValue><ssdm name="and_ln58_2683"/></StgValue>
</operation>

<operation id="6235" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5940 %xor_ln58_5370 = xor i1 %tmp_6728, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5370"/></StgValue>
</operation>

<operation id="6236" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5941 %and_ln58_2684 = and i1 %tmp_6727, i1 %xor_ln58_5370

]]></Node>
<StgValue><ssdm name="and_ln58_2684"/></StgValue>
</operation>

<operation id="6237" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5942 %xor_ln58_5371 = xor i1 %tmp_6727, i1 %tmp_6728

]]></Node>
<StgValue><ssdm name="xor_ln58_5371"/></StgValue>
</operation>

<operation id="6238" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5943 %xor_ln58_5372 = xor i1 %xor_ln58_5371, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5372"/></StgValue>
</operation>

<operation id="6239" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5944 %or_ln58_1340 = or i1 %and_ln58_2683, i1 %xor_ln58_5372

]]></Node>
<StgValue><ssdm name="or_ln58_1340"/></StgValue>
</operation>

<operation id="6240" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5947" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5945 %select_ln58_4026 = select i1 %xor_ln58_5371, i16 32767, i16 %add_ln58_2357

]]></Node>
<StgValue><ssdm name="select_ln58_4026"/></StgValue>
</operation>

<operation id="6241" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5946 %select_ln58_4027 = select i1 %and_ln58_2684, i16 32768, i16 %add_ln58_2357

]]></Node>
<StgValue><ssdm name="select_ln58_4027"/></StgValue>
</operation>

<operation id="6242" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5947 %select_ln58_4028 = select i1 %or_ln58_1340, i16 %select_ln58_4026, i16 %select_ln58_4027

]]></Node>
<StgValue><ssdm name="select_ln58_4028"/></StgValue>
</operation>

<operation id="6243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6109" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6107 %sext_ln58_2171 = sext i16 %select_ln58_3980

]]></Node>
<StgValue><ssdm name="sext_ln58_2171"/></StgValue>
</operation>

<operation id="6244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6110" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6108 %sext_ln58_2172 = sext i16 %mult_1513

]]></Node>
<StgValue><ssdm name="sext_ln58_2172"/></StgValue>
</operation>

<operation id="6245" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6109 %add_ln58_1661 = add i17 %sext_ln58_2172, i17 %sext_ln58_2171

]]></Node>
<StgValue><ssdm name="add_ln58_1661"/></StgValue>
</operation>

<operation id="6246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6112" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6110 %tmp_6749 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1661, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6749"/></StgValue>
</operation>

<operation id="6247" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6111 %add_ln58_2368 = add i16 %mult_1513, i16 %select_ln58_3980

]]></Node>
<StgValue><ssdm name="add_ln58_2368"/></StgValue>
</operation>

<operation id="6248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6112 %tmp_6750 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2368, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6750"/></StgValue>
</operation>

<operation id="6249" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6113 %xor_ln58_5413 = xor i1 %tmp_6749, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5413"/></StgValue>
</operation>

<operation id="6250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6114 %and_ln58_2705 = and i1 %tmp_6750, i1 %xor_ln58_5413

]]></Node>
<StgValue><ssdm name="and_ln58_2705"/></StgValue>
</operation>

<operation id="6251" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6115 %xor_ln58_5414 = xor i1 %tmp_6750, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5414"/></StgValue>
</operation>

<operation id="6252" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6116 %and_ln58_2706 = and i1 %tmp_6749, i1 %xor_ln58_5414

]]></Node>
<StgValue><ssdm name="and_ln58_2706"/></StgValue>
</operation>

<operation id="6253" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6117 %xor_ln58_5415 = xor i1 %tmp_6749, i1 %tmp_6750

]]></Node>
<StgValue><ssdm name="xor_ln58_5415"/></StgValue>
</operation>

<operation id="6254" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6118 %xor_ln58_5416 = xor i1 %xor_ln58_5415, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5416"/></StgValue>
</operation>

<operation id="6255" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6119 %or_ln58_1351 = or i1 %and_ln58_2705, i1 %xor_ln58_5416

]]></Node>
<StgValue><ssdm name="or_ln58_1351"/></StgValue>
</operation>

<operation id="6256" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6120 %select_ln58_4059 = select i1 %xor_ln58_5415, i16 32767, i16 %add_ln58_2368

]]></Node>
<StgValue><ssdm name="select_ln58_4059"/></StgValue>
</operation>

<operation id="6257" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6121 %select_ln58_4060 = select i1 %and_ln58_2706, i16 32768, i16 %add_ln58_2368

]]></Node>
<StgValue><ssdm name="select_ln58_4060"/></StgValue>
</operation>

<operation id="6258" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6122 %select_ln58_4061 = select i1 %or_ln58_1351, i16 %select_ln58_4059, i16 %select_ln58_4060

]]></Node>
<StgValue><ssdm name="select_ln58_4061"/></StgValue>
</operation>

<operation id="6259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6205" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6203 %sext_ln58_2183 = sext i16 %select_ln58_4049

]]></Node>
<StgValue><ssdm name="sext_ln58_2183"/></StgValue>
</operation>

<operation id="6260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6206" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6204 %sext_ln58_2184 = sext i16 %mult_1519

]]></Node>
<StgValue><ssdm name="sext_ln58_2184"/></StgValue>
</operation>

<operation id="6261" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6207" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6205 %add_ln58_1667 = add i17 %sext_ln58_2184, i17 %sext_ln58_2183

]]></Node>
<StgValue><ssdm name="add_ln58_1667"/></StgValue>
</operation>

<operation id="6262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6208" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6206 %tmp_6761 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1667, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6761"/></StgValue>
</operation>

<operation id="6263" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6207 %add_ln58_2374 = add i16 %mult_1519, i16 %select_ln58_4049

]]></Node>
<StgValue><ssdm name="add_ln58_2374"/></StgValue>
</operation>

<operation id="6264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6208 %tmp_6762 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2374, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6762"/></StgValue>
</operation>

<operation id="6265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6209 %xor_ln58_5437 = xor i1 %tmp_6761, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5437"/></StgValue>
</operation>

<operation id="6266" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6210 %and_ln58_2717 = and i1 %tmp_6762, i1 %xor_ln58_5437

]]></Node>
<StgValue><ssdm name="and_ln58_2717"/></StgValue>
</operation>

<operation id="6267" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6211 %xor_ln58_5438 = xor i1 %tmp_6762, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5438"/></StgValue>
</operation>

<operation id="6268" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6212 %and_ln58_2718 = and i1 %tmp_6761, i1 %xor_ln58_5438

]]></Node>
<StgValue><ssdm name="and_ln58_2718"/></StgValue>
</operation>

<operation id="6269" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6213 %xor_ln58_5439 = xor i1 %tmp_6761, i1 %tmp_6762

]]></Node>
<StgValue><ssdm name="xor_ln58_5439"/></StgValue>
</operation>

<operation id="6270" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6214 %xor_ln58_5440 = xor i1 %xor_ln58_5439, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5440"/></StgValue>
</operation>

<operation id="6271" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6215 %or_ln58_1357 = or i1 %and_ln58_2717, i1 %xor_ln58_5440

]]></Node>
<StgValue><ssdm name="or_ln58_1357"/></StgValue>
</operation>

<operation id="6272" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6216 %select_ln58_4077 = select i1 %xor_ln58_5439, i16 32767, i16 %add_ln58_2374

]]></Node>
<StgValue><ssdm name="select_ln58_4077"/></StgValue>
</operation>

<operation id="6273" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6217 %select_ln58_4078 = select i1 %and_ln58_2718, i16 32768, i16 %add_ln58_2374

]]></Node>
<StgValue><ssdm name="select_ln58_4078"/></StgValue>
</operation>

<operation id="6274" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6218 %select_ln58_4079 = select i1 %or_ln58_1357, i16 %select_ln58_4077, i16 %select_ln58_4078

]]></Node>
<StgValue><ssdm name="select_ln58_4079"/></StgValue>
</operation>

<operation id="6275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6461" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6459 %sext_ln58_2215 = sext i16 %select_ln58_4079

]]></Node>
<StgValue><ssdm name="sext_ln58_2215"/></StgValue>
</operation>

<operation id="6276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6462" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6460 %sext_ln58_2216 = sext i16 %mult_1535

]]></Node>
<StgValue><ssdm name="sext_ln58_2216"/></StgValue>
</operation>

<operation id="6277" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6461 %add_ln58_1683 = add i17 %sext_ln58_2216, i17 %sext_ln58_2215

]]></Node>
<StgValue><ssdm name="add_ln58_1683"/></StgValue>
</operation>

<operation id="6278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6464" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6462 %tmp_6793 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1683, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6793"/></StgValue>
</operation>

<operation id="6279" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6463 %add_ln58_2390 = add i16 %mult_1535, i16 %select_ln58_4079

]]></Node>
<StgValue><ssdm name="add_ln58_2390"/></StgValue>
</operation>

<operation id="6280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6464 %tmp_6794 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2390, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6794"/></StgValue>
</operation>

<operation id="6281" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6465 %xor_ln58_5501 = xor i1 %tmp_6793, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5501"/></StgValue>
</operation>

<operation id="6282" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6466 %and_ln58_2749 = and i1 %tmp_6794, i1 %xor_ln58_5501

]]></Node>
<StgValue><ssdm name="and_ln58_2749"/></StgValue>
</operation>

<operation id="6283" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6467 %xor_ln58_5502 = xor i1 %tmp_6794, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5502"/></StgValue>
</operation>

<operation id="6284" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6468 %and_ln58_2750 = and i1 %tmp_6793, i1 %xor_ln58_5502

]]></Node>
<StgValue><ssdm name="and_ln58_2750"/></StgValue>
</operation>

<operation id="6285" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6469 %xor_ln58_5503 = xor i1 %tmp_6793, i1 %tmp_6794

]]></Node>
<StgValue><ssdm name="xor_ln58_5503"/></StgValue>
</operation>

<operation id="6286" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6470 %xor_ln58_5504 = xor i1 %xor_ln58_5503, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5504"/></StgValue>
</operation>

<operation id="6287" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6471 %or_ln58_1373 = or i1 %and_ln58_2749, i1 %xor_ln58_5504

]]></Node>
<StgValue><ssdm name="or_ln58_1373"/></StgValue>
</operation>

<operation id="6288" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6472 %select_ln58_4125 = select i1 %xor_ln58_5503, i16 32767, i16 %add_ln58_2390

]]></Node>
<StgValue><ssdm name="select_ln58_4125"/></StgValue>
</operation>

<operation id="6289" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6473 %select_ln58_4126 = select i1 %and_ln58_2750, i16 32768, i16 %add_ln58_2390

]]></Node>
<StgValue><ssdm name="select_ln58_4126"/></StgValue>
</operation>

<operation id="6290" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6476" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6474 %select_ln58_4127 = select i1 %or_ln58_1373, i16 %select_ln58_4125, i16 %select_ln58_4126

]]></Node>
<StgValue><ssdm name="select_ln58_4127"/></StgValue>
</operation>

<operation id="6291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6493" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6491 %sext_ln58_2219 = sext i16 %select_ln58_4085

]]></Node>
<StgValue><ssdm name="sext_ln58_2219"/></StgValue>
</operation>

<operation id="6292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6494" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6492 %sext_ln58_2220 = sext i16 %mult_1537

]]></Node>
<StgValue><ssdm name="sext_ln58_2220"/></StgValue>
</operation>

<operation id="6293" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6495" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6493 %add_ln58_1685 = add i17 %sext_ln58_2220, i17 %sext_ln58_2219

]]></Node>
<StgValue><ssdm name="add_ln58_1685"/></StgValue>
</operation>

<operation id="6294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6496" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6494 %tmp_6797 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1685, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6797"/></StgValue>
</operation>

<operation id="6295" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6495 %add_ln58_2392 = add i16 %mult_1537, i16 %select_ln58_4085

]]></Node>
<StgValue><ssdm name="add_ln58_2392"/></StgValue>
</operation>

<operation id="6296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6498" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6496 %tmp_6798 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2392, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6798"/></StgValue>
</operation>

<operation id="6297" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6497 %xor_ln58_5509 = xor i1 %tmp_6797, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5509"/></StgValue>
</operation>

<operation id="6298" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6498 %and_ln58_2753 = and i1 %tmp_6798, i1 %xor_ln58_5509

]]></Node>
<StgValue><ssdm name="and_ln58_2753"/></StgValue>
</operation>

<operation id="6299" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6499 %xor_ln58_5510 = xor i1 %tmp_6798, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5510"/></StgValue>
</operation>

<operation id="6300" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6500 %and_ln58_2754 = and i1 %tmp_6797, i1 %xor_ln58_5510

]]></Node>
<StgValue><ssdm name="and_ln58_2754"/></StgValue>
</operation>

<operation id="6301" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6501 %xor_ln58_5511 = xor i1 %tmp_6797, i1 %tmp_6798

]]></Node>
<StgValue><ssdm name="xor_ln58_5511"/></StgValue>
</operation>

<operation id="6302" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6502 %xor_ln58_5512 = xor i1 %xor_ln58_5511, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5512"/></StgValue>
</operation>

<operation id="6303" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6503 %or_ln58_1375 = or i1 %and_ln58_2753, i1 %xor_ln58_5512

]]></Node>
<StgValue><ssdm name="or_ln58_1375"/></StgValue>
</operation>

<operation id="6304" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6506" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6504 %select_ln58_4131 = select i1 %xor_ln58_5511, i16 32767, i16 %add_ln58_2392

]]></Node>
<StgValue><ssdm name="select_ln58_4131"/></StgValue>
</operation>

<operation id="6305" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6507" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6505 %select_ln58_4132 = select i1 %and_ln58_2754, i16 32768, i16 %add_ln58_2392

]]></Node>
<StgValue><ssdm name="select_ln58_4132"/></StgValue>
</operation>

<operation id="6306" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6508" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6506 %select_ln58_4133 = select i1 %or_ln58_1375, i16 %select_ln58_4131, i16 %select_ln58_4132

]]></Node>
<StgValue><ssdm name="select_ln58_4133"/></StgValue>
</operation>

<operation id="6307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6509" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6507 %sext_ln58_2221 = sext i16 %select_ln58_4097

]]></Node>
<StgValue><ssdm name="sext_ln58_2221"/></StgValue>
</operation>

<operation id="6308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6510" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6508 %sext_ln58_2222 = sext i16 %mult_1538

]]></Node>
<StgValue><ssdm name="sext_ln58_2222"/></StgValue>
</operation>

<operation id="6309" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6511" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6509 %add_ln58_1686 = add i17 %sext_ln58_2222, i17 %sext_ln58_2221

]]></Node>
<StgValue><ssdm name="add_ln58_1686"/></StgValue>
</operation>

<operation id="6310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6512" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6510 %tmp_6799 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1686, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6799"/></StgValue>
</operation>

<operation id="6311" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6511 %add_ln58_2393 = add i16 %mult_1538, i16 %select_ln58_4097

]]></Node>
<StgValue><ssdm name="add_ln58_2393"/></StgValue>
</operation>

<operation id="6312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6514" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6512 %tmp_6800 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2393, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6800"/></StgValue>
</operation>

<operation id="6313" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6513 %xor_ln58_5513 = xor i1 %tmp_6799, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5513"/></StgValue>
</operation>

<operation id="6314" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6514 %and_ln58_2755 = and i1 %tmp_6800, i1 %xor_ln58_5513

]]></Node>
<StgValue><ssdm name="and_ln58_2755"/></StgValue>
</operation>

<operation id="6315" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6515 %xor_ln58_5514 = xor i1 %tmp_6800, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5514"/></StgValue>
</operation>

<operation id="6316" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6516 %and_ln58_2756 = and i1 %tmp_6799, i1 %xor_ln58_5514

]]></Node>
<StgValue><ssdm name="and_ln58_2756"/></StgValue>
</operation>

<operation id="6317" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6517 %xor_ln58_5515 = xor i1 %tmp_6799, i1 %tmp_6800

]]></Node>
<StgValue><ssdm name="xor_ln58_5515"/></StgValue>
</operation>

<operation id="6318" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6518 %xor_ln58_5516 = xor i1 %xor_ln58_5515, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5516"/></StgValue>
</operation>

<operation id="6319" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6519 %or_ln58_1376 = or i1 %and_ln58_2755, i1 %xor_ln58_5516

]]></Node>
<StgValue><ssdm name="or_ln58_1376"/></StgValue>
</operation>

<operation id="6320" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6520 %select_ln58_4134 = select i1 %xor_ln58_5515, i16 32767, i16 %add_ln58_2393

]]></Node>
<StgValue><ssdm name="select_ln58_4134"/></StgValue>
</operation>

<operation id="6321" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6521 %select_ln58_4135 = select i1 %and_ln58_2756, i16 32768, i16 %add_ln58_2393

]]></Node>
<StgValue><ssdm name="select_ln58_4135"/></StgValue>
</operation>

<operation id="6322" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6524" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6522 %select_ln58_4136 = select i1 %or_ln58_1376, i16 %select_ln58_4134, i16 %select_ln58_4135

]]></Node>
<StgValue><ssdm name="select_ln58_4136"/></StgValue>
</operation>

<operation id="6323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6525" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6523 %sext_ln58_2223 = sext i16 %select_ln58_4061

]]></Node>
<StgValue><ssdm name="sext_ln58_2223"/></StgValue>
</operation>

<operation id="6324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6526" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6524 %sext_ln58_2224 = sext i16 %mult_1539

]]></Node>
<StgValue><ssdm name="sext_ln58_2224"/></StgValue>
</operation>

<operation id="6325" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6527" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6525 %add_ln58_1687 = add i17 %sext_ln58_2224, i17 %sext_ln58_2223

]]></Node>
<StgValue><ssdm name="add_ln58_1687"/></StgValue>
</operation>

<operation id="6326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6528" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6526 %tmp_6801 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1687, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6801"/></StgValue>
</operation>

<operation id="6327" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6527 %add_ln58_2394 = add i16 %mult_1539, i16 %select_ln58_4061

]]></Node>
<StgValue><ssdm name="add_ln58_2394"/></StgValue>
</operation>

<operation id="6328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6530" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6528 %tmp_6802 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2394, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6802"/></StgValue>
</operation>

<operation id="6329" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6529 %xor_ln58_5517 = xor i1 %tmp_6801, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5517"/></StgValue>
</operation>

<operation id="6330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6530 %and_ln58_2757 = and i1 %tmp_6802, i1 %xor_ln58_5517

]]></Node>
<StgValue><ssdm name="and_ln58_2757"/></StgValue>
</operation>

<operation id="6331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6531 %xor_ln58_5518 = xor i1 %tmp_6802, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5518"/></StgValue>
</operation>

<operation id="6332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6532 %and_ln58_2758 = and i1 %tmp_6801, i1 %xor_ln58_5518

]]></Node>
<StgValue><ssdm name="and_ln58_2758"/></StgValue>
</operation>

<operation id="6333" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6533 %xor_ln58_5519 = xor i1 %tmp_6801, i1 %tmp_6802

]]></Node>
<StgValue><ssdm name="xor_ln58_5519"/></StgValue>
</operation>

<operation id="6334" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6534 %xor_ln58_5520 = xor i1 %xor_ln58_5519, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5520"/></StgValue>
</operation>

<operation id="6335" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6535 %or_ln58_1377 = or i1 %and_ln58_2757, i1 %xor_ln58_5520

]]></Node>
<StgValue><ssdm name="or_ln58_1377"/></StgValue>
</operation>

<operation id="6336" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6538" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6536 %select_ln58_4137 = select i1 %xor_ln58_5519, i16 32767, i16 %add_ln58_2394

]]></Node>
<StgValue><ssdm name="select_ln58_4137"/></StgValue>
</operation>

<operation id="6337" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6539" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6537 %select_ln58_4138 = select i1 %and_ln58_2758, i16 32768, i16 %add_ln58_2394

]]></Node>
<StgValue><ssdm name="select_ln58_4138"/></StgValue>
</operation>

<operation id="6338" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6540" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6538 %select_ln58_4139 = select i1 %or_ln58_1377, i16 %select_ln58_4137, i16 %select_ln58_4138

]]></Node>
<StgValue><ssdm name="select_ln58_4139"/></StgValue>
</operation>

<operation id="6339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6541" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6539 %sext_ln58_2225 = sext i16 %select_ln58_4100

]]></Node>
<StgValue><ssdm name="sext_ln58_2225"/></StgValue>
</operation>

<operation id="6340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6542" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6540 %sext_ln58_2226 = sext i16 %mult_1540

]]></Node>
<StgValue><ssdm name="sext_ln58_2226"/></StgValue>
</operation>

<operation id="6341" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6543" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6541 %add_ln58_1688 = add i17 %sext_ln58_2226, i17 %sext_ln58_2225

]]></Node>
<StgValue><ssdm name="add_ln58_1688"/></StgValue>
</operation>

<operation id="6342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6544" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6542 %tmp_6803 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1688, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6803"/></StgValue>
</operation>

<operation id="6343" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6543 %add_ln58_2395 = add i16 %mult_1540, i16 %select_ln58_4100

]]></Node>
<StgValue><ssdm name="add_ln58_2395"/></StgValue>
</operation>

<operation id="6344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6544 %tmp_6804 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2395, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6804"/></StgValue>
</operation>

<operation id="6345" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6545 %xor_ln58_5521 = xor i1 %tmp_6803, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5521"/></StgValue>
</operation>

<operation id="6346" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6546 %and_ln58_2759 = and i1 %tmp_6804, i1 %xor_ln58_5521

]]></Node>
<StgValue><ssdm name="and_ln58_2759"/></StgValue>
</operation>

<operation id="6347" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6547 %xor_ln58_5522 = xor i1 %tmp_6804, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5522"/></StgValue>
</operation>

<operation id="6348" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6548 %and_ln58_2760 = and i1 %tmp_6803, i1 %xor_ln58_5522

]]></Node>
<StgValue><ssdm name="and_ln58_2760"/></StgValue>
</operation>

<operation id="6349" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6549 %xor_ln58_5523 = xor i1 %tmp_6803, i1 %tmp_6804

]]></Node>
<StgValue><ssdm name="xor_ln58_5523"/></StgValue>
</operation>

<operation id="6350" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6550 %xor_ln58_5524 = xor i1 %xor_ln58_5523, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5524"/></StgValue>
</operation>

<operation id="6351" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6551 %or_ln58_1378 = or i1 %and_ln58_2759, i1 %xor_ln58_5524

]]></Node>
<StgValue><ssdm name="or_ln58_1378"/></StgValue>
</operation>

<operation id="6352" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6554" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6552 %select_ln58_4140 = select i1 %xor_ln58_5523, i16 32767, i16 %add_ln58_2395

]]></Node>
<StgValue><ssdm name="select_ln58_4140"/></StgValue>
</operation>

<operation id="6353" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6555" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6553 %select_ln58_4141 = select i1 %and_ln58_2760, i16 32768, i16 %add_ln58_2395

]]></Node>
<StgValue><ssdm name="select_ln58_4141"/></StgValue>
</operation>

<operation id="6354" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6556" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6554 %select_ln58_4142 = select i1 %or_ln58_1378, i16 %select_ln58_4140, i16 %select_ln58_4141

]]></Node>
<StgValue><ssdm name="select_ln58_4142"/></StgValue>
</operation>

<operation id="6355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6557" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6555 %sext_ln58_2227 = sext i16 %select_ln58_4103

]]></Node>
<StgValue><ssdm name="sext_ln58_2227"/></StgValue>
</operation>

<operation id="6356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6558" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6556 %sext_ln58_2228 = sext i16 %mult_1541

]]></Node>
<StgValue><ssdm name="sext_ln58_2228"/></StgValue>
</operation>

<operation id="6357" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6559" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6557 %add_ln58_1689 = add i17 %sext_ln58_2228, i17 %sext_ln58_2227

]]></Node>
<StgValue><ssdm name="add_ln58_1689"/></StgValue>
</operation>

<operation id="6358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6560" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6558 %tmp_6805 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1689, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6805"/></StgValue>
</operation>

<operation id="6359" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6559 %add_ln58_2396 = add i16 %mult_1541, i16 %select_ln58_4103

]]></Node>
<StgValue><ssdm name="add_ln58_2396"/></StgValue>
</operation>

<operation id="6360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6562" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6560 %tmp_6806 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2396, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6806"/></StgValue>
</operation>

<operation id="6361" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6561 %xor_ln58_5525 = xor i1 %tmp_6805, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5525"/></StgValue>
</operation>

<operation id="6362" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6562 %and_ln58_2761 = and i1 %tmp_6806, i1 %xor_ln58_5525

]]></Node>
<StgValue><ssdm name="and_ln58_2761"/></StgValue>
</operation>

<operation id="6363" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6563 %xor_ln58_5526 = xor i1 %tmp_6806, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5526"/></StgValue>
</operation>

<operation id="6364" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6564 %and_ln58_2762 = and i1 %tmp_6805, i1 %xor_ln58_5526

]]></Node>
<StgValue><ssdm name="and_ln58_2762"/></StgValue>
</operation>

<operation id="6365" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6565 %xor_ln58_5527 = xor i1 %tmp_6805, i1 %tmp_6806

]]></Node>
<StgValue><ssdm name="xor_ln58_5527"/></StgValue>
</operation>

<operation id="6366" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6566 %xor_ln58_5528 = xor i1 %xor_ln58_5527, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5528"/></StgValue>
</operation>

<operation id="6367" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6567 %or_ln58_1379 = or i1 %and_ln58_2761, i1 %xor_ln58_5528

]]></Node>
<StgValue><ssdm name="or_ln58_1379"/></StgValue>
</operation>

<operation id="6368" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6570" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6568 %select_ln58_4143 = select i1 %xor_ln58_5527, i16 32767, i16 %add_ln58_2396

]]></Node>
<StgValue><ssdm name="select_ln58_4143"/></StgValue>
</operation>

<operation id="6369" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6571" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6569 %select_ln58_4144 = select i1 %and_ln58_2762, i16 32768, i16 %add_ln58_2396

]]></Node>
<StgValue><ssdm name="select_ln58_4144"/></StgValue>
</operation>

<operation id="6370" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6572" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6570 %select_ln58_4145 = select i1 %or_ln58_1379, i16 %select_ln58_4143, i16 %select_ln58_4144

]]></Node>
<StgValue><ssdm name="select_ln58_4145"/></StgValue>
</operation>

<operation id="6371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6573" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6571 %sext_ln58_2229 = sext i16 %select_ln58_4106

]]></Node>
<StgValue><ssdm name="sext_ln58_2229"/></StgValue>
</operation>

<operation id="6372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6574" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6572 %sext_ln58_2230 = sext i16 %mult_1542

]]></Node>
<StgValue><ssdm name="sext_ln58_2230"/></StgValue>
</operation>

<operation id="6373" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6575" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6573 %add_ln58_1690 = add i17 %sext_ln58_2230, i17 %sext_ln58_2229

]]></Node>
<StgValue><ssdm name="add_ln58_1690"/></StgValue>
</operation>

<operation id="6374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6576" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6574 %tmp_6807 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1690, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6807"/></StgValue>
</operation>

<operation id="6375" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6575 %add_ln58_2397 = add i16 %mult_1542, i16 %select_ln58_4106

]]></Node>
<StgValue><ssdm name="add_ln58_2397"/></StgValue>
</operation>

<operation id="6376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6578" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6576 %tmp_6808 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2397, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6808"/></StgValue>
</operation>

<operation id="6377" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6577 %xor_ln58_5529 = xor i1 %tmp_6807, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5529"/></StgValue>
</operation>

<operation id="6378" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6578 %and_ln58_2763 = and i1 %tmp_6808, i1 %xor_ln58_5529

]]></Node>
<StgValue><ssdm name="and_ln58_2763"/></StgValue>
</operation>

<operation id="6379" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6579 %xor_ln58_5530 = xor i1 %tmp_6808, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5530"/></StgValue>
</operation>

<operation id="6380" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6580 %and_ln58_2764 = and i1 %tmp_6807, i1 %xor_ln58_5530

]]></Node>
<StgValue><ssdm name="and_ln58_2764"/></StgValue>
</operation>

<operation id="6381" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6581 %xor_ln58_5531 = xor i1 %tmp_6807, i1 %tmp_6808

]]></Node>
<StgValue><ssdm name="xor_ln58_5531"/></StgValue>
</operation>

<operation id="6382" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6582 %xor_ln58_5532 = xor i1 %xor_ln58_5531, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5532"/></StgValue>
</operation>

<operation id="6383" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6583 %or_ln58_1380 = or i1 %and_ln58_2763, i1 %xor_ln58_5532

]]></Node>
<StgValue><ssdm name="or_ln58_1380"/></StgValue>
</operation>

<operation id="6384" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6586" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6584 %select_ln58_4146 = select i1 %xor_ln58_5531, i16 32767, i16 %add_ln58_2397

]]></Node>
<StgValue><ssdm name="select_ln58_4146"/></StgValue>
</operation>

<operation id="6385" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6587" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6585 %select_ln58_4147 = select i1 %and_ln58_2764, i16 32768, i16 %add_ln58_2397

]]></Node>
<StgValue><ssdm name="select_ln58_4147"/></StgValue>
</operation>

<operation id="6386" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6588" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6586 %select_ln58_4148 = select i1 %or_ln58_1380, i16 %select_ln58_4146, i16 %select_ln58_4147

]]></Node>
<StgValue><ssdm name="select_ln58_4148"/></StgValue>
</operation>

<operation id="6387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6589" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6587 %sext_ln58_2231 = sext i16 %select_ln58_4076

]]></Node>
<StgValue><ssdm name="sext_ln58_2231"/></StgValue>
</operation>

<operation id="6388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6590" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6588 %sext_ln58_2232 = sext i16 %mult_1543

]]></Node>
<StgValue><ssdm name="sext_ln58_2232"/></StgValue>
</operation>

<operation id="6389" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6591" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6589 %add_ln58_1691 = add i17 %sext_ln58_2232, i17 %sext_ln58_2231

]]></Node>
<StgValue><ssdm name="add_ln58_1691"/></StgValue>
</operation>

<operation id="6390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6592" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6590 %tmp_6809 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1691, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6809"/></StgValue>
</operation>

<operation id="6391" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6591 %add_ln58_2398 = add i16 %mult_1543, i16 %select_ln58_4076

]]></Node>
<StgValue><ssdm name="add_ln58_2398"/></StgValue>
</operation>

<operation id="6392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6592 %tmp_6810 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2398, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6810"/></StgValue>
</operation>

<operation id="6393" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6593 %xor_ln58_5533 = xor i1 %tmp_6809, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5533"/></StgValue>
</operation>

<operation id="6394" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6594 %and_ln58_2765 = and i1 %tmp_6810, i1 %xor_ln58_5533

]]></Node>
<StgValue><ssdm name="and_ln58_2765"/></StgValue>
</operation>

<operation id="6395" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6595 %xor_ln58_5534 = xor i1 %tmp_6810, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5534"/></StgValue>
</operation>

<operation id="6396" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6596 %and_ln58_2766 = and i1 %tmp_6809, i1 %xor_ln58_5534

]]></Node>
<StgValue><ssdm name="and_ln58_2766"/></StgValue>
</operation>

<operation id="6397" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6597 %xor_ln58_5535 = xor i1 %tmp_6809, i1 %tmp_6810

]]></Node>
<StgValue><ssdm name="xor_ln58_5535"/></StgValue>
</operation>

<operation id="6398" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6598 %xor_ln58_5536 = xor i1 %xor_ln58_5535, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5536"/></StgValue>
</operation>

<operation id="6399" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6599 %or_ln58_1381 = or i1 %and_ln58_2765, i1 %xor_ln58_5536

]]></Node>
<StgValue><ssdm name="or_ln58_1381"/></StgValue>
</operation>

<operation id="6400" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6602" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6600 %select_ln58_4149 = select i1 %xor_ln58_5535, i16 32767, i16 %add_ln58_2398

]]></Node>
<StgValue><ssdm name="select_ln58_4149"/></StgValue>
</operation>

<operation id="6401" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6603" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6601 %select_ln58_4150 = select i1 %and_ln58_2766, i16 32768, i16 %add_ln58_2398

]]></Node>
<StgValue><ssdm name="select_ln58_4150"/></StgValue>
</operation>

<operation id="6402" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6604" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6602 %select_ln58_4151 = select i1 %or_ln58_1381, i16 %select_ln58_4149, i16 %select_ln58_4150

]]></Node>
<StgValue><ssdm name="select_ln58_4151"/></StgValue>
</operation>

<operation id="6403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6605" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6603 %sext_ln58_2233 = sext i16 %select_ln58_4112

]]></Node>
<StgValue><ssdm name="sext_ln58_2233"/></StgValue>
</operation>

<operation id="6404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6606" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6604 %sext_ln58_2234 = sext i16 %mult_1544

]]></Node>
<StgValue><ssdm name="sext_ln58_2234"/></StgValue>
</operation>

<operation id="6405" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6607" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6605 %add_ln58_1692 = add i17 %sext_ln58_2234, i17 %sext_ln58_2233

]]></Node>
<StgValue><ssdm name="add_ln58_1692"/></StgValue>
</operation>

<operation id="6406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6608" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6606 %tmp_6811 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1692, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6811"/></StgValue>
</operation>

<operation id="6407" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6607 %add_ln58_2399 = add i16 %mult_1544, i16 %select_ln58_4112

]]></Node>
<StgValue><ssdm name="add_ln58_2399"/></StgValue>
</operation>

<operation id="6408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6610" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6608 %tmp_6812 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2399, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6812"/></StgValue>
</operation>

<operation id="6409" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6609 %xor_ln58_5537 = xor i1 %tmp_6811, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5537"/></StgValue>
</operation>

<operation id="6410" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6610 %and_ln58_2767 = and i1 %tmp_6812, i1 %xor_ln58_5537

]]></Node>
<StgValue><ssdm name="and_ln58_2767"/></StgValue>
</operation>

<operation id="6411" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6611 %xor_ln58_5538 = xor i1 %tmp_6812, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5538"/></StgValue>
</operation>

<operation id="6412" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6612 %and_ln58_2768 = and i1 %tmp_6811, i1 %xor_ln58_5538

]]></Node>
<StgValue><ssdm name="and_ln58_2768"/></StgValue>
</operation>

<operation id="6413" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6613 %xor_ln58_5539 = xor i1 %tmp_6811, i1 %tmp_6812

]]></Node>
<StgValue><ssdm name="xor_ln58_5539"/></StgValue>
</operation>

<operation id="6414" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6614 %xor_ln58_5540 = xor i1 %xor_ln58_5539, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5540"/></StgValue>
</operation>

<operation id="6415" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6615 %or_ln58_1382 = or i1 %and_ln58_2767, i1 %xor_ln58_5540

]]></Node>
<StgValue><ssdm name="or_ln58_1382"/></StgValue>
</operation>

<operation id="6416" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6618" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6616 %select_ln58_4152 = select i1 %xor_ln58_5539, i16 32767, i16 %add_ln58_2399

]]></Node>
<StgValue><ssdm name="select_ln58_4152"/></StgValue>
</operation>

<operation id="6417" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6619" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6617 %select_ln58_4153 = select i1 %and_ln58_2768, i16 32768, i16 %add_ln58_2399

]]></Node>
<StgValue><ssdm name="select_ln58_4153"/></StgValue>
</operation>

<operation id="6418" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6618 %select_ln58_4154 = select i1 %or_ln58_1382, i16 %select_ln58_4152, i16 %select_ln58_4153

]]></Node>
<StgValue><ssdm name="select_ln58_4154"/></StgValue>
</operation>

<operation id="6419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6621" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6619 %sext_ln58_2235 = sext i16 %select_ln58_4118

]]></Node>
<StgValue><ssdm name="sext_ln58_2235"/></StgValue>
</operation>

<operation id="6420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6622" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6620 %sext_ln58_2236 = sext i16 %mult_1545

]]></Node>
<StgValue><ssdm name="sext_ln58_2236"/></StgValue>
</operation>

<operation id="6421" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6623" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6621 %add_ln58_1693 = add i17 %sext_ln58_2236, i17 %sext_ln58_2235

]]></Node>
<StgValue><ssdm name="add_ln58_1693"/></StgValue>
</operation>

<operation id="6422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6624" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6622 %tmp_6813 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1693, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6813"/></StgValue>
</operation>

<operation id="6423" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6623 %add_ln58_2400 = add i16 %mult_1545, i16 %select_ln58_4118

]]></Node>
<StgValue><ssdm name="add_ln58_2400"/></StgValue>
</operation>

<operation id="6424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6626" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6624 %tmp_6814 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2400, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6814"/></StgValue>
</operation>

<operation id="6425" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6625 %xor_ln58_5541 = xor i1 %tmp_6813, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5541"/></StgValue>
</operation>

<operation id="6426" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6626 %and_ln58_2769 = and i1 %tmp_6814, i1 %xor_ln58_5541

]]></Node>
<StgValue><ssdm name="and_ln58_2769"/></StgValue>
</operation>

<operation id="6427" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6627 %xor_ln58_5542 = xor i1 %tmp_6814, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5542"/></StgValue>
</operation>

<operation id="6428" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6628 %and_ln58_2770 = and i1 %tmp_6813, i1 %xor_ln58_5542

]]></Node>
<StgValue><ssdm name="and_ln58_2770"/></StgValue>
</operation>

<operation id="6429" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6629 %xor_ln58_5543 = xor i1 %tmp_6813, i1 %tmp_6814

]]></Node>
<StgValue><ssdm name="xor_ln58_5543"/></StgValue>
</operation>

<operation id="6430" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6630 %xor_ln58_5544 = xor i1 %xor_ln58_5543, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5544"/></StgValue>
</operation>

<operation id="6431" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6631 %or_ln58_1383 = or i1 %and_ln58_2769, i1 %xor_ln58_5544

]]></Node>
<StgValue><ssdm name="or_ln58_1383"/></StgValue>
</operation>

<operation id="6432" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6632 %select_ln58_4155 = select i1 %xor_ln58_5543, i16 32767, i16 %add_ln58_2400

]]></Node>
<StgValue><ssdm name="select_ln58_4155"/></StgValue>
</operation>

<operation id="6433" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6633 %select_ln58_4156 = select i1 %and_ln58_2770, i16 32768, i16 %add_ln58_2400

]]></Node>
<StgValue><ssdm name="select_ln58_4156"/></StgValue>
</operation>

<operation id="6434" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6636" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6634 %select_ln58_4157 = select i1 %or_ln58_1383, i16 %select_ln58_4155, i16 %select_ln58_4156

]]></Node>
<StgValue><ssdm name="select_ln58_4157"/></StgValue>
</operation>

<operation id="6435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6637" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6635 %sext_ln58_2237 = sext i16 %select_ln58_4121

]]></Node>
<StgValue><ssdm name="sext_ln58_2237"/></StgValue>
</operation>

<operation id="6436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6638" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6636 %sext_ln58_2238 = sext i16 %mult_1546

]]></Node>
<StgValue><ssdm name="sext_ln58_2238"/></StgValue>
</operation>

<operation id="6437" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6639" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6637 %add_ln58_1694 = add i17 %sext_ln58_2238, i17 %sext_ln58_2237

]]></Node>
<StgValue><ssdm name="add_ln58_1694"/></StgValue>
</operation>

<operation id="6438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6640" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6638 %tmp_6815 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1694, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6815"/></StgValue>
</operation>

<operation id="6439" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6639 %add_ln58_2401 = add i16 %mult_1546, i16 %select_ln58_4121

]]></Node>
<StgValue><ssdm name="add_ln58_2401"/></StgValue>
</operation>

<operation id="6440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6642" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6640 %tmp_6816 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2401, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6816"/></StgValue>
</operation>

<operation id="6441" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6641 %xor_ln58_5545 = xor i1 %tmp_6815, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5545"/></StgValue>
</operation>

<operation id="6442" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6642 %and_ln58_2771 = and i1 %tmp_6816, i1 %xor_ln58_5545

]]></Node>
<StgValue><ssdm name="and_ln58_2771"/></StgValue>
</operation>

<operation id="6443" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6643 %xor_ln58_5546 = xor i1 %tmp_6816, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5546"/></StgValue>
</operation>

<operation id="6444" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6644 %and_ln58_2772 = and i1 %tmp_6815, i1 %xor_ln58_5546

]]></Node>
<StgValue><ssdm name="and_ln58_2772"/></StgValue>
</operation>

<operation id="6445" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6645 %xor_ln58_5547 = xor i1 %tmp_6815, i1 %tmp_6816

]]></Node>
<StgValue><ssdm name="xor_ln58_5547"/></StgValue>
</operation>

<operation id="6446" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6646 %xor_ln58_5548 = xor i1 %xor_ln58_5547, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5548"/></StgValue>
</operation>

<operation id="6447" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6647 %or_ln58_1384 = or i1 %and_ln58_2771, i1 %xor_ln58_5548

]]></Node>
<StgValue><ssdm name="or_ln58_1384"/></StgValue>
</operation>

<operation id="6448" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6650" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6648 %select_ln58_4158 = select i1 %xor_ln58_5547, i16 32767, i16 %add_ln58_2401

]]></Node>
<StgValue><ssdm name="select_ln58_4158"/></StgValue>
</operation>

<operation id="6449" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6651" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6649 %select_ln58_4159 = select i1 %and_ln58_2772, i16 32768, i16 %add_ln58_2401

]]></Node>
<StgValue><ssdm name="select_ln58_4159"/></StgValue>
</operation>

<operation id="6450" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6650 %select_ln58_4160 = select i1 %or_ln58_1384, i16 %select_ln58_4158, i16 %select_ln58_4159

]]></Node>
<StgValue><ssdm name="select_ln58_4160"/></StgValue>
</operation>

<operation id="6451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6653" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6651 %sext_ln58_2239 = sext i16 %select_ln58_4046

]]></Node>
<StgValue><ssdm name="sext_ln58_2239"/></StgValue>
</operation>

<operation id="6452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6654" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6652 %sext_ln58_2240 = sext i16 %mult_1547

]]></Node>
<StgValue><ssdm name="sext_ln58_2240"/></StgValue>
</operation>

<operation id="6453" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6655" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6653 %add_ln58_1695 = add i17 %sext_ln58_2240, i17 %sext_ln58_2239

]]></Node>
<StgValue><ssdm name="add_ln58_1695"/></StgValue>
</operation>

<operation id="6454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6656" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6654 %tmp_6817 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1695, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6817"/></StgValue>
</operation>

<operation id="6455" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6655 %add_ln58_2402 = add i16 %mult_1547, i16 %select_ln58_4046

]]></Node>
<StgValue><ssdm name="add_ln58_2402"/></StgValue>
</operation>

<operation id="6456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6658" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6656 %tmp_6818 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2402, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6818"/></StgValue>
</operation>

<operation id="6457" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6657 %xor_ln58_5549 = xor i1 %tmp_6817, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5549"/></StgValue>
</operation>

<operation id="6458" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6658 %and_ln58_2773 = and i1 %tmp_6818, i1 %xor_ln58_5549

]]></Node>
<StgValue><ssdm name="and_ln58_2773"/></StgValue>
</operation>

<operation id="6459" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6659 %xor_ln58_5550 = xor i1 %tmp_6818, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5550"/></StgValue>
</operation>

<operation id="6460" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6660 %and_ln58_2774 = and i1 %tmp_6817, i1 %xor_ln58_5550

]]></Node>
<StgValue><ssdm name="and_ln58_2774"/></StgValue>
</operation>

<operation id="6461" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6661 %xor_ln58_5551 = xor i1 %tmp_6817, i1 %tmp_6818

]]></Node>
<StgValue><ssdm name="xor_ln58_5551"/></StgValue>
</operation>

<operation id="6462" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6662 %xor_ln58_5552 = xor i1 %xor_ln58_5551, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5552"/></StgValue>
</operation>

<operation id="6463" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6663 %or_ln58_1385 = or i1 %and_ln58_2773, i1 %xor_ln58_5552

]]></Node>
<StgValue><ssdm name="or_ln58_1385"/></StgValue>
</operation>

<operation id="6464" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6666" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6664 %select_ln58_4161 = select i1 %xor_ln58_5551, i16 32767, i16 %add_ln58_2402

]]></Node>
<StgValue><ssdm name="select_ln58_4161"/></StgValue>
</operation>

<operation id="6465" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6667" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6665 %select_ln58_4162 = select i1 %and_ln58_2774, i16 32768, i16 %add_ln58_2402

]]></Node>
<StgValue><ssdm name="select_ln58_4162"/></StgValue>
</operation>

<operation id="6466" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6666 %select_ln58_4163 = select i1 %or_ln58_1385, i16 %select_ln58_4161, i16 %select_ln58_4162

]]></Node>
<StgValue><ssdm name="select_ln58_4163"/></StgValue>
</operation>

<operation id="6467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6669" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6667 %sext_ln58_2241 = sext i16 %select_ln58_4082

]]></Node>
<StgValue><ssdm name="sext_ln58_2241"/></StgValue>
</operation>

<operation id="6468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6670" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6668 %sext_ln58_2242 = sext i16 %mult_1548

]]></Node>
<StgValue><ssdm name="sext_ln58_2242"/></StgValue>
</operation>

<operation id="6469" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6671" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6669 %add_ln58_1696 = add i17 %sext_ln58_2242, i17 %sext_ln58_2241

]]></Node>
<StgValue><ssdm name="add_ln58_1696"/></StgValue>
</operation>

<operation id="6470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6672" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6670 %tmp_6819 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1696, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6819"/></StgValue>
</operation>

<operation id="6471" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6671 %add_ln58_2403 = add i16 %mult_1548, i16 %select_ln58_4082

]]></Node>
<StgValue><ssdm name="add_ln58_2403"/></StgValue>
</operation>

<operation id="6472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6672 %tmp_6820 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2403, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6820"/></StgValue>
</operation>

<operation id="6473" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6673 %xor_ln58_5553 = xor i1 %tmp_6819, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5553"/></StgValue>
</operation>

<operation id="6474" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6674 %and_ln58_2775 = and i1 %tmp_6820, i1 %xor_ln58_5553

]]></Node>
<StgValue><ssdm name="and_ln58_2775"/></StgValue>
</operation>

<operation id="6475" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6675 %xor_ln58_5554 = xor i1 %tmp_6820, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5554"/></StgValue>
</operation>

<operation id="6476" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6676 %and_ln58_2776 = and i1 %tmp_6819, i1 %xor_ln58_5554

]]></Node>
<StgValue><ssdm name="and_ln58_2776"/></StgValue>
</operation>

<operation id="6477" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6677 %xor_ln58_5555 = xor i1 %tmp_6819, i1 %tmp_6820

]]></Node>
<StgValue><ssdm name="xor_ln58_5555"/></StgValue>
</operation>

<operation id="6478" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6678 %xor_ln58_5556 = xor i1 %xor_ln58_5555, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5556"/></StgValue>
</operation>

<operation id="6479" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6679 %or_ln58_1386 = or i1 %and_ln58_2775, i1 %xor_ln58_5556

]]></Node>
<StgValue><ssdm name="or_ln58_1386"/></StgValue>
</operation>

<operation id="6480" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6682" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6680 %select_ln58_4164 = select i1 %xor_ln58_5555, i16 32767, i16 %add_ln58_2403

]]></Node>
<StgValue><ssdm name="select_ln58_4164"/></StgValue>
</operation>

<operation id="6481" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6683" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6681 %select_ln58_4165 = select i1 %and_ln58_2776, i16 32768, i16 %add_ln58_2403

]]></Node>
<StgValue><ssdm name="select_ln58_4165"/></StgValue>
</operation>

<operation id="6482" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6682 %select_ln58_4166 = select i1 %or_ln58_1386, i16 %select_ln58_4164, i16 %select_ln58_4165

]]></Node>
<StgValue><ssdm name="select_ln58_4166"/></StgValue>
</operation>

<operation id="6483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6685" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6683 %sext_ln58_2243 = sext i16 %select_ln58_4130

]]></Node>
<StgValue><ssdm name="sext_ln58_2243"/></StgValue>
</operation>

<operation id="6484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6686" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6684 %sext_ln58_2244 = sext i16 %mult_1549

]]></Node>
<StgValue><ssdm name="sext_ln58_2244"/></StgValue>
</operation>

<operation id="6485" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6687" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6685 %add_ln58_1697 = add i17 %sext_ln58_2244, i17 %sext_ln58_2243

]]></Node>
<StgValue><ssdm name="add_ln58_1697"/></StgValue>
</operation>

<operation id="6486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6688" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6686 %tmp_6821 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1697, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6821"/></StgValue>
</operation>

<operation id="6487" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6687 %add_ln58_2404 = add i16 %mult_1549, i16 %select_ln58_4130

]]></Node>
<StgValue><ssdm name="add_ln58_2404"/></StgValue>
</operation>

<operation id="6488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6690" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6688 %tmp_6822 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2404, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6822"/></StgValue>
</operation>

<operation id="6489" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6689 %xor_ln58_5557 = xor i1 %tmp_6821, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5557"/></StgValue>
</operation>

<operation id="6490" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6690 %and_ln58_2777 = and i1 %tmp_6822, i1 %xor_ln58_5557

]]></Node>
<StgValue><ssdm name="and_ln58_2777"/></StgValue>
</operation>

<operation id="6491" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6691 %xor_ln58_5558 = xor i1 %tmp_6822, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5558"/></StgValue>
</operation>

<operation id="6492" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6692 %and_ln58_2778 = and i1 %tmp_6821, i1 %xor_ln58_5558

]]></Node>
<StgValue><ssdm name="and_ln58_2778"/></StgValue>
</operation>

<operation id="6493" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6693 %xor_ln58_5559 = xor i1 %tmp_6821, i1 %tmp_6822

]]></Node>
<StgValue><ssdm name="xor_ln58_5559"/></StgValue>
</operation>

<operation id="6494" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6694 %xor_ln58_5560 = xor i1 %xor_ln58_5559, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5560"/></StgValue>
</operation>

<operation id="6495" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6695 %or_ln58_1387 = or i1 %and_ln58_2777, i1 %xor_ln58_5560

]]></Node>
<StgValue><ssdm name="or_ln58_1387"/></StgValue>
</operation>

<operation id="6496" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6698" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6696 %select_ln58_4167 = select i1 %xor_ln58_5559, i16 32767, i16 %add_ln58_2404

]]></Node>
<StgValue><ssdm name="select_ln58_4167"/></StgValue>
</operation>

<operation id="6497" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6697 %select_ln58_4168 = select i1 %and_ln58_2778, i16 32768, i16 %add_ln58_2404

]]></Node>
<StgValue><ssdm name="select_ln58_4168"/></StgValue>
</operation>

<operation id="6498" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6698 %select_ln58_4169 = select i1 %or_ln58_1387, i16 %select_ln58_4167, i16 %select_ln58_4168

]]></Node>
<StgValue><ssdm name="select_ln58_4169"/></StgValue>
</operation>

<operation id="6499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6701" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6699 %sext_ln58_2245 = sext i16 %select_ln58_4133

]]></Node>
<StgValue><ssdm name="sext_ln58_2245"/></StgValue>
</operation>

<operation id="6500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6702" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6700 %sext_ln58_2246 = sext i16 %mult_1550

]]></Node>
<StgValue><ssdm name="sext_ln58_2246"/></StgValue>
</operation>

<operation id="6501" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6703" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6701 %add_ln58_1698 = add i17 %sext_ln58_2246, i17 %sext_ln58_2245

]]></Node>
<StgValue><ssdm name="add_ln58_1698"/></StgValue>
</operation>

<operation id="6502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6704" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6702 %tmp_6823 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1698, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6823"/></StgValue>
</operation>

<operation id="6503" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6703 %add_ln58_2405 = add i16 %mult_1550, i16 %select_ln58_4133

]]></Node>
<StgValue><ssdm name="add_ln58_2405"/></StgValue>
</operation>

<operation id="6504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6706" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6704 %tmp_6824 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2405, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6824"/></StgValue>
</operation>

<operation id="6505" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6705 %xor_ln58_5561 = xor i1 %tmp_6823, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5561"/></StgValue>
</operation>

<operation id="6506" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6706 %and_ln58_2779 = and i1 %tmp_6824, i1 %xor_ln58_5561

]]></Node>
<StgValue><ssdm name="and_ln58_2779"/></StgValue>
</operation>

<operation id="6507" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6707 %xor_ln58_5562 = xor i1 %tmp_6824, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5562"/></StgValue>
</operation>

<operation id="6508" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6708 %and_ln58_2780 = and i1 %tmp_6823, i1 %xor_ln58_5562

]]></Node>
<StgValue><ssdm name="and_ln58_2780"/></StgValue>
</operation>

<operation id="6509" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6709 %xor_ln58_5563 = xor i1 %tmp_6823, i1 %tmp_6824

]]></Node>
<StgValue><ssdm name="xor_ln58_5563"/></StgValue>
</operation>

<operation id="6510" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6710 %xor_ln58_5564 = xor i1 %xor_ln58_5563, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5564"/></StgValue>
</operation>

<operation id="6511" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6711 %or_ln58_1388 = or i1 %and_ln58_2779, i1 %xor_ln58_5564

]]></Node>
<StgValue><ssdm name="or_ln58_1388"/></StgValue>
</operation>

<operation id="6512" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6714" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6712 %select_ln58_4170 = select i1 %xor_ln58_5563, i16 32767, i16 %add_ln58_2405

]]></Node>
<StgValue><ssdm name="select_ln58_4170"/></StgValue>
</operation>

<operation id="6513" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6715" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6713 %select_ln58_4171 = select i1 %and_ln58_2780, i16 32768, i16 %add_ln58_2405

]]></Node>
<StgValue><ssdm name="select_ln58_4171"/></StgValue>
</operation>

<operation id="6514" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6716" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6714 %select_ln58_4172 = select i1 %or_ln58_1388, i16 %select_ln58_4170, i16 %select_ln58_4171

]]></Node>
<StgValue><ssdm name="select_ln58_4172"/></StgValue>
</operation>

<operation id="6515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6717" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6715 %sext_ln58_2247 = sext i16 %select_ln58_4091

]]></Node>
<StgValue><ssdm name="sext_ln58_2247"/></StgValue>
</operation>

<operation id="6516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6718" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6716 %sext_ln58_2248 = sext i16 %mult_1551

]]></Node>
<StgValue><ssdm name="sext_ln58_2248"/></StgValue>
</operation>

<operation id="6517" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6719" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6717 %add_ln58_1699 = add i17 %sext_ln58_2248, i17 %sext_ln58_2247

]]></Node>
<StgValue><ssdm name="add_ln58_1699"/></StgValue>
</operation>

<operation id="6518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6720" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6718 %tmp_6825 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1699, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6825"/></StgValue>
</operation>

<operation id="6519" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6719 %add_ln58_2406 = add i16 %mult_1551, i16 %select_ln58_4091

]]></Node>
<StgValue><ssdm name="add_ln58_2406"/></StgValue>
</operation>

<operation id="6520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6722" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6720 %tmp_6826 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2406, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6826"/></StgValue>
</operation>

<operation id="6521" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6721 %xor_ln58_5565 = xor i1 %tmp_6825, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5565"/></StgValue>
</operation>

<operation id="6522" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6722 %and_ln58_2781 = and i1 %tmp_6826, i1 %xor_ln58_5565

]]></Node>
<StgValue><ssdm name="and_ln58_2781"/></StgValue>
</operation>

<operation id="6523" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6723 %xor_ln58_5566 = xor i1 %tmp_6826, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5566"/></StgValue>
</operation>

<operation id="6524" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6724 %and_ln58_2782 = and i1 %tmp_6825, i1 %xor_ln58_5566

]]></Node>
<StgValue><ssdm name="and_ln58_2782"/></StgValue>
</operation>

<operation id="6525" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6725 %xor_ln58_5567 = xor i1 %tmp_6825, i1 %tmp_6826

]]></Node>
<StgValue><ssdm name="xor_ln58_5567"/></StgValue>
</operation>

<operation id="6526" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6726 %xor_ln58_5568 = xor i1 %xor_ln58_5567, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5568"/></StgValue>
</operation>

<operation id="6527" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6727 %or_ln58_1389 = or i1 %and_ln58_2781, i1 %xor_ln58_5568

]]></Node>
<StgValue><ssdm name="or_ln58_1389"/></StgValue>
</operation>

<operation id="6528" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6730" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6728 %select_ln58_4173 = select i1 %xor_ln58_5567, i16 32767, i16 %add_ln58_2406

]]></Node>
<StgValue><ssdm name="select_ln58_4173"/></StgValue>
</operation>

<operation id="6529" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6731" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6729 %select_ln58_4174 = select i1 %and_ln58_2782, i16 32768, i16 %add_ln58_2406

]]></Node>
<StgValue><ssdm name="select_ln58_4174"/></StgValue>
</operation>

<operation id="6530" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6732" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6730 %select_ln58_4175 = select i1 %or_ln58_1389, i16 %select_ln58_4173, i16 %select_ln58_4174

]]></Node>
<StgValue><ssdm name="select_ln58_4175"/></StgValue>
</operation>

<operation id="6531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6733" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6731 %sext_ln58_2249 = sext i16 %select_ln58_4139

]]></Node>
<StgValue><ssdm name="sext_ln58_2249"/></StgValue>
</operation>

<operation id="6532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6734" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6732 %sext_ln58_2250 = sext i16 %mult_1552

]]></Node>
<StgValue><ssdm name="sext_ln58_2250"/></StgValue>
</operation>

<operation id="6533" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6735" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6733 %add_ln58_1700 = add i17 %sext_ln58_2250, i17 %sext_ln58_2249

]]></Node>
<StgValue><ssdm name="add_ln58_1700"/></StgValue>
</operation>

<operation id="6534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6736" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6734 %tmp_6827 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1700, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6827"/></StgValue>
</operation>

<operation id="6535" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6735 %add_ln58_2407 = add i16 %mult_1552, i16 %select_ln58_4139

]]></Node>
<StgValue><ssdm name="add_ln58_2407"/></StgValue>
</operation>

<operation id="6536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6738" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6736 %tmp_6828 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2407, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6828"/></StgValue>
</operation>

<operation id="6537" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6737 %xor_ln58_5569 = xor i1 %tmp_6827, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5569"/></StgValue>
</operation>

<operation id="6538" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6738 %and_ln58_2783 = and i1 %tmp_6828, i1 %xor_ln58_5569

]]></Node>
<StgValue><ssdm name="and_ln58_2783"/></StgValue>
</operation>

<operation id="6539" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6739 %xor_ln58_5570 = xor i1 %tmp_6828, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5570"/></StgValue>
</operation>

<operation id="6540" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6740 %and_ln58_2784 = and i1 %tmp_6827, i1 %xor_ln58_5570

]]></Node>
<StgValue><ssdm name="and_ln58_2784"/></StgValue>
</operation>

<operation id="6541" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6741 %xor_ln58_5571 = xor i1 %tmp_6827, i1 %tmp_6828

]]></Node>
<StgValue><ssdm name="xor_ln58_5571"/></StgValue>
</operation>

<operation id="6542" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6742 %xor_ln58_5572 = xor i1 %xor_ln58_5571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5572"/></StgValue>
</operation>

<operation id="6543" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6743 %or_ln58_1390 = or i1 %and_ln58_2783, i1 %xor_ln58_5572

]]></Node>
<StgValue><ssdm name="or_ln58_1390"/></StgValue>
</operation>

<operation id="6544" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6746" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6744 %select_ln58_4176 = select i1 %xor_ln58_5571, i16 32767, i16 %add_ln58_2407

]]></Node>
<StgValue><ssdm name="select_ln58_4176"/></StgValue>
</operation>

<operation id="6545" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6747" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6745 %select_ln58_4177 = select i1 %and_ln58_2784, i16 32768, i16 %add_ln58_2407

]]></Node>
<StgValue><ssdm name="select_ln58_4177"/></StgValue>
</operation>

<operation id="6546" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6748" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6746 %select_ln58_4178 = select i1 %or_ln58_1390, i16 %select_ln58_4176, i16 %select_ln58_4177

]]></Node>
<StgValue><ssdm name="select_ln58_4178"/></StgValue>
</operation>

<operation id="6547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6749" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6747 %sext_ln58_2251 = sext i16 %select_ln58_4142

]]></Node>
<StgValue><ssdm name="sext_ln58_2251"/></StgValue>
</operation>

<operation id="6548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6750" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6748 %sext_ln58_2252 = sext i16 %mult_1553

]]></Node>
<StgValue><ssdm name="sext_ln58_2252"/></StgValue>
</operation>

<operation id="6549" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6751" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6749 %add_ln58_1701 = add i17 %sext_ln58_2252, i17 %sext_ln58_2251

]]></Node>
<StgValue><ssdm name="add_ln58_1701"/></StgValue>
</operation>

<operation id="6550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6752" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6750 %tmp_6829 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1701, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6829"/></StgValue>
</operation>

<operation id="6551" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6751 %add_ln58_2408 = add i16 %mult_1553, i16 %select_ln58_4142

]]></Node>
<StgValue><ssdm name="add_ln58_2408"/></StgValue>
</operation>

<operation id="6552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6752 %tmp_6830 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2408, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6830"/></StgValue>
</operation>

<operation id="6553" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6753 %xor_ln58_5573 = xor i1 %tmp_6829, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5573"/></StgValue>
</operation>

<operation id="6554" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6754 %and_ln58_2785 = and i1 %tmp_6830, i1 %xor_ln58_5573

]]></Node>
<StgValue><ssdm name="and_ln58_2785"/></StgValue>
</operation>

<operation id="6555" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6755 %xor_ln58_5574 = xor i1 %tmp_6830, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5574"/></StgValue>
</operation>

<operation id="6556" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6756 %and_ln58_2786 = and i1 %tmp_6829, i1 %xor_ln58_5574

]]></Node>
<StgValue><ssdm name="and_ln58_2786"/></StgValue>
</operation>

<operation id="6557" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6757 %xor_ln58_5575 = xor i1 %tmp_6829, i1 %tmp_6830

]]></Node>
<StgValue><ssdm name="xor_ln58_5575"/></StgValue>
</operation>

<operation id="6558" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6758 %xor_ln58_5576 = xor i1 %xor_ln58_5575, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5576"/></StgValue>
</operation>

<operation id="6559" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6759 %or_ln58_1391 = or i1 %and_ln58_2785, i1 %xor_ln58_5576

]]></Node>
<StgValue><ssdm name="or_ln58_1391"/></StgValue>
</operation>

<operation id="6560" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6762" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6760 %select_ln58_4179 = select i1 %xor_ln58_5575, i16 32767, i16 %add_ln58_2408

]]></Node>
<StgValue><ssdm name="select_ln58_4179"/></StgValue>
</operation>

<operation id="6561" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6763" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6761 %select_ln58_4180 = select i1 %and_ln58_2786, i16 32768, i16 %add_ln58_2408

]]></Node>
<StgValue><ssdm name="select_ln58_4180"/></StgValue>
</operation>

<operation id="6562" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6762 %select_ln58_4181 = select i1 %or_ln58_1391, i16 %select_ln58_4179, i16 %select_ln58_4180

]]></Node>
<StgValue><ssdm name="select_ln58_4181"/></StgValue>
</operation>

<operation id="6563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6765" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6763 %sext_ln58_2253 = sext i16 %select_ln58_4028

]]></Node>
<StgValue><ssdm name="sext_ln58_2253"/></StgValue>
</operation>

<operation id="6564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6766" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6764 %sext_ln58_2254 = sext i16 %mult_1554

]]></Node>
<StgValue><ssdm name="sext_ln58_2254"/></StgValue>
</operation>

<operation id="6565" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6767" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6765 %add_ln58_1702 = add i17 %sext_ln58_2254, i17 %sext_ln58_2253

]]></Node>
<StgValue><ssdm name="add_ln58_1702"/></StgValue>
</operation>

<operation id="6566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6768" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6766 %tmp_6831 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1702, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6831"/></StgValue>
</operation>

<operation id="6567" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6767 %add_ln58_2409 = add i16 %mult_1554, i16 %select_ln58_4028

]]></Node>
<StgValue><ssdm name="add_ln58_2409"/></StgValue>
</operation>

<operation id="6568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6768 %tmp_6832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2409, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6832"/></StgValue>
</operation>

<operation id="6569" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6769 %xor_ln58_5577 = xor i1 %tmp_6831, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5577"/></StgValue>
</operation>

<operation id="6570" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6770 %and_ln58_2787 = and i1 %tmp_6832, i1 %xor_ln58_5577

]]></Node>
<StgValue><ssdm name="and_ln58_2787"/></StgValue>
</operation>

<operation id="6571" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6771 %xor_ln58_5578 = xor i1 %tmp_6832, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5578"/></StgValue>
</operation>

<operation id="6572" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6772 %and_ln58_2788 = and i1 %tmp_6831, i1 %xor_ln58_5578

]]></Node>
<StgValue><ssdm name="and_ln58_2788"/></StgValue>
</operation>

<operation id="6573" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6773 %xor_ln58_5579 = xor i1 %tmp_6831, i1 %tmp_6832

]]></Node>
<StgValue><ssdm name="xor_ln58_5579"/></StgValue>
</operation>

<operation id="6574" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6774 %xor_ln58_5580 = xor i1 %xor_ln58_5579, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5580"/></StgValue>
</operation>

<operation id="6575" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6775 %or_ln58_1392 = or i1 %and_ln58_2787, i1 %xor_ln58_5580

]]></Node>
<StgValue><ssdm name="or_ln58_1392"/></StgValue>
</operation>

<operation id="6576" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6778" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6776 %select_ln58_4182 = select i1 %xor_ln58_5579, i16 32767, i16 %add_ln58_2409

]]></Node>
<StgValue><ssdm name="select_ln58_4182"/></StgValue>
</operation>

<operation id="6577" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6779" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6777 %select_ln58_4183 = select i1 %and_ln58_2788, i16 32768, i16 %add_ln58_2409

]]></Node>
<StgValue><ssdm name="select_ln58_4183"/></StgValue>
</operation>

<operation id="6578" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6780" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6778 %select_ln58_4184 = select i1 %or_ln58_1392, i16 %select_ln58_4182, i16 %select_ln58_4183

]]></Node>
<StgValue><ssdm name="select_ln58_4184"/></StgValue>
</operation>

<operation id="6579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6781" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6779 %sext_ln58_2255 = sext i16 %select_ln58_4145

]]></Node>
<StgValue><ssdm name="sext_ln58_2255"/></StgValue>
</operation>

<operation id="6580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6782" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6780 %sext_ln58_2256 = sext i16 %mult_1555

]]></Node>
<StgValue><ssdm name="sext_ln58_2256"/></StgValue>
</operation>

<operation id="6581" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6783" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6781 %add_ln58_1703 = add i17 %sext_ln58_2256, i17 %sext_ln58_2255

]]></Node>
<StgValue><ssdm name="add_ln58_1703"/></StgValue>
</operation>

<operation id="6582" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6784" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6782 %tmp_6833 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1703, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6833"/></StgValue>
</operation>

<operation id="6583" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6783 %add_ln58_2410 = add i16 %mult_1555, i16 %select_ln58_4145

]]></Node>
<StgValue><ssdm name="add_ln58_2410"/></StgValue>
</operation>

<operation id="6584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6786" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6784 %tmp_6834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2410, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6834"/></StgValue>
</operation>

<operation id="6585" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6785 %xor_ln58_5581 = xor i1 %tmp_6833, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5581"/></StgValue>
</operation>

<operation id="6586" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6786 %and_ln58_2789 = and i1 %tmp_6834, i1 %xor_ln58_5581

]]></Node>
<StgValue><ssdm name="and_ln58_2789"/></StgValue>
</operation>

<operation id="6587" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6787 %xor_ln58_5582 = xor i1 %tmp_6834, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5582"/></StgValue>
</operation>

<operation id="6588" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6788 %and_ln58_2790 = and i1 %tmp_6833, i1 %xor_ln58_5582

]]></Node>
<StgValue><ssdm name="and_ln58_2790"/></StgValue>
</operation>

<operation id="6589" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6789 %xor_ln58_5583 = xor i1 %tmp_6833, i1 %tmp_6834

]]></Node>
<StgValue><ssdm name="xor_ln58_5583"/></StgValue>
</operation>

<operation id="6590" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6790 %xor_ln58_5584 = xor i1 %xor_ln58_5583, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5584"/></StgValue>
</operation>

<operation id="6591" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6791 %or_ln58_1393 = or i1 %and_ln58_2789, i1 %xor_ln58_5584

]]></Node>
<StgValue><ssdm name="or_ln58_1393"/></StgValue>
</operation>

<operation id="6592" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6794" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6792 %select_ln58_4185 = select i1 %xor_ln58_5583, i16 32767, i16 %add_ln58_2410

]]></Node>
<StgValue><ssdm name="select_ln58_4185"/></StgValue>
</operation>

<operation id="6593" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6793 %select_ln58_4186 = select i1 %and_ln58_2790, i16 32768, i16 %add_ln58_2410

]]></Node>
<StgValue><ssdm name="select_ln58_4186"/></StgValue>
</operation>

<operation id="6594" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6794 %select_ln58_4187 = select i1 %or_ln58_1393, i16 %select_ln58_4185, i16 %select_ln58_4186

]]></Node>
<StgValue><ssdm name="select_ln58_4187"/></StgValue>
</operation>

<operation id="6595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6797" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6795 %sext_ln58_2257 = sext i16 %select_ln58_3998

]]></Node>
<StgValue><ssdm name="sext_ln58_2257"/></StgValue>
</operation>

<operation id="6596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6798" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6796 %sext_ln58_2258 = sext i16 %mult_1556

]]></Node>
<StgValue><ssdm name="sext_ln58_2258"/></StgValue>
</operation>

<operation id="6597" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6799" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6797 %add_ln58_1704 = add i17 %sext_ln58_2258, i17 %sext_ln58_2257

]]></Node>
<StgValue><ssdm name="add_ln58_1704"/></StgValue>
</operation>

<operation id="6598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6800" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6798 %tmp_6835 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1704, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6835"/></StgValue>
</operation>

<operation id="6599" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6799 %add_ln58_2411 = add i16 %mult_1556, i16 %select_ln58_3998

]]></Node>
<StgValue><ssdm name="add_ln58_2411"/></StgValue>
</operation>

<operation id="6600" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6802" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6800 %tmp_6836 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2411, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6836"/></StgValue>
</operation>

<operation id="6601" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6801 %xor_ln58_5585 = xor i1 %tmp_6835, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5585"/></StgValue>
</operation>

<operation id="6602" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6802 %and_ln58_2791 = and i1 %tmp_6836, i1 %xor_ln58_5585

]]></Node>
<StgValue><ssdm name="and_ln58_2791"/></StgValue>
</operation>

<operation id="6603" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6803 %xor_ln58_5586 = xor i1 %tmp_6836, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5586"/></StgValue>
</operation>

<operation id="6604" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6804 %and_ln58_2792 = and i1 %tmp_6835, i1 %xor_ln58_5586

]]></Node>
<StgValue><ssdm name="and_ln58_2792"/></StgValue>
</operation>

<operation id="6605" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6805 %xor_ln58_5587 = xor i1 %tmp_6835, i1 %tmp_6836

]]></Node>
<StgValue><ssdm name="xor_ln58_5587"/></StgValue>
</operation>

<operation id="6606" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6806 %xor_ln58_5588 = xor i1 %xor_ln58_5587, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5588"/></StgValue>
</operation>

<operation id="6607" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6807 %or_ln58_1394 = or i1 %and_ln58_2791, i1 %xor_ln58_5588

]]></Node>
<StgValue><ssdm name="or_ln58_1394"/></StgValue>
</operation>

<operation id="6608" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6808 %select_ln58_4188 = select i1 %xor_ln58_5587, i16 32767, i16 %add_ln58_2411

]]></Node>
<StgValue><ssdm name="select_ln58_4188"/></StgValue>
</operation>

<operation id="6609" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6811" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6809 %select_ln58_4189 = select i1 %and_ln58_2792, i16 32768, i16 %add_ln58_2411

]]></Node>
<StgValue><ssdm name="select_ln58_4189"/></StgValue>
</operation>

<operation id="6610" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6812" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6810 %select_ln58_4190 = select i1 %or_ln58_1394, i16 %select_ln58_4188, i16 %select_ln58_4189

]]></Node>
<StgValue><ssdm name="select_ln58_4190"/></StgValue>
</operation>

<operation id="6611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6813" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6811 %sext_ln58_2259 = sext i16 %select_ln58_4154

]]></Node>
<StgValue><ssdm name="sext_ln58_2259"/></StgValue>
</operation>

<operation id="6612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6814" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6812 %sext_ln58_2260 = sext i16 %mult_1557

]]></Node>
<StgValue><ssdm name="sext_ln58_2260"/></StgValue>
</operation>

<operation id="6613" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6815" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6813 %add_ln58_1705 = add i17 %sext_ln58_2260, i17 %sext_ln58_2259

]]></Node>
<StgValue><ssdm name="add_ln58_1705"/></StgValue>
</operation>

<operation id="6614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6816" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6814 %tmp_6837 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1705, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6837"/></StgValue>
</operation>

<operation id="6615" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6815 %add_ln58_2412 = add i16 %mult_1557, i16 %select_ln58_4154

]]></Node>
<StgValue><ssdm name="add_ln58_2412"/></StgValue>
</operation>

<operation id="6616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6818" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6816 %tmp_6838 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2412, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6838"/></StgValue>
</operation>

<operation id="6617" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6817 %xor_ln58_5589 = xor i1 %tmp_6837, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5589"/></StgValue>
</operation>

<operation id="6618" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6818 %and_ln58_2793 = and i1 %tmp_6838, i1 %xor_ln58_5589

]]></Node>
<StgValue><ssdm name="and_ln58_2793"/></StgValue>
</operation>

<operation id="6619" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6819 %xor_ln58_5590 = xor i1 %tmp_6838, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5590"/></StgValue>
</operation>

<operation id="6620" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6820 %and_ln58_2794 = and i1 %tmp_6837, i1 %xor_ln58_5590

]]></Node>
<StgValue><ssdm name="and_ln58_2794"/></StgValue>
</operation>

<operation id="6621" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6821 %xor_ln58_5591 = xor i1 %tmp_6837, i1 %tmp_6838

]]></Node>
<StgValue><ssdm name="xor_ln58_5591"/></StgValue>
</operation>

<operation id="6622" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6822 %xor_ln58_5592 = xor i1 %xor_ln58_5591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5592"/></StgValue>
</operation>

<operation id="6623" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6823 %or_ln58_1395 = or i1 %and_ln58_2793, i1 %xor_ln58_5592

]]></Node>
<StgValue><ssdm name="or_ln58_1395"/></StgValue>
</operation>

<operation id="6624" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6826" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6824 %select_ln58_4191 = select i1 %xor_ln58_5591, i16 32767, i16 %add_ln58_2412

]]></Node>
<StgValue><ssdm name="select_ln58_4191"/></StgValue>
</operation>

<operation id="6625" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6827" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6825 %select_ln58_4192 = select i1 %and_ln58_2794, i16 32768, i16 %add_ln58_2412

]]></Node>
<StgValue><ssdm name="select_ln58_4192"/></StgValue>
</operation>

<operation id="6626" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6828" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6826 %select_ln58_4193 = select i1 %or_ln58_1395, i16 %select_ln58_4191, i16 %select_ln58_4192

]]></Node>
<StgValue><ssdm name="select_ln58_4193"/></StgValue>
</operation>

<operation id="6627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6829" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6827 %sext_ln58_2261 = sext i16 %select_ln58_4115

]]></Node>
<StgValue><ssdm name="sext_ln58_2261"/></StgValue>
</operation>

<operation id="6628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6830" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6828 %sext_ln58_2262 = sext i16 %mult_1558

]]></Node>
<StgValue><ssdm name="sext_ln58_2262"/></StgValue>
</operation>

<operation id="6629" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6831" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6829 %add_ln58_1706 = add i17 %sext_ln58_2262, i17 %sext_ln58_2261

]]></Node>
<StgValue><ssdm name="add_ln58_1706"/></StgValue>
</operation>

<operation id="6630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6832" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6830 %tmp_6839 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1706, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6839"/></StgValue>
</operation>

<operation id="6631" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6831 %add_ln58_2413 = add i16 %mult_1558, i16 %select_ln58_4115

]]></Node>
<StgValue><ssdm name="add_ln58_2413"/></StgValue>
</operation>

<operation id="6632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6834" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6832 %tmp_6840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2413, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6840"/></StgValue>
</operation>

<operation id="6633" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6833 %xor_ln58_5593 = xor i1 %tmp_6839, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5593"/></StgValue>
</operation>

<operation id="6634" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6834 %and_ln58_2795 = and i1 %tmp_6840, i1 %xor_ln58_5593

]]></Node>
<StgValue><ssdm name="and_ln58_2795"/></StgValue>
</operation>

<operation id="6635" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6835 %xor_ln58_5594 = xor i1 %tmp_6840, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5594"/></StgValue>
</operation>

<operation id="6636" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6836 %and_ln58_2796 = and i1 %tmp_6839, i1 %xor_ln58_5594

]]></Node>
<StgValue><ssdm name="and_ln58_2796"/></StgValue>
</operation>

<operation id="6637" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6837 %xor_ln58_5595 = xor i1 %tmp_6839, i1 %tmp_6840

]]></Node>
<StgValue><ssdm name="xor_ln58_5595"/></StgValue>
</operation>

<operation id="6638" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6838 %xor_ln58_5596 = xor i1 %xor_ln58_5595, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5596"/></StgValue>
</operation>

<operation id="6639" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6839 %or_ln58_1396 = or i1 %and_ln58_2795, i1 %xor_ln58_5596

]]></Node>
<StgValue><ssdm name="or_ln58_1396"/></StgValue>
</operation>

<operation id="6640" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6840 %select_ln58_4194 = select i1 %xor_ln58_5595, i16 32767, i16 %add_ln58_2413

]]></Node>
<StgValue><ssdm name="select_ln58_4194"/></StgValue>
</operation>

<operation id="6641" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6841 %select_ln58_4195 = select i1 %and_ln58_2796, i16 32768, i16 %add_ln58_2413

]]></Node>
<StgValue><ssdm name="select_ln58_4195"/></StgValue>
</operation>

<operation id="6642" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6844" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6842 %select_ln58_4196 = select i1 %or_ln58_1396, i16 %select_ln58_4194, i16 %select_ln58_4195

]]></Node>
<StgValue><ssdm name="select_ln58_4196"/></StgValue>
</operation>

<operation id="6643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6845" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6843 %sext_ln58_2263 = sext i16 %select_ln58_4160

]]></Node>
<StgValue><ssdm name="sext_ln58_2263"/></StgValue>
</operation>

<operation id="6644" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6846" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6844 %sext_ln58_2264 = sext i16 %mult_1559

]]></Node>
<StgValue><ssdm name="sext_ln58_2264"/></StgValue>
</operation>

<operation id="6645" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6847" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6845 %add_ln58_1707 = add i17 %sext_ln58_2264, i17 %sext_ln58_2263

]]></Node>
<StgValue><ssdm name="add_ln58_1707"/></StgValue>
</operation>

<operation id="6646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6848" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6846 %tmp_6841 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1707, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6841"/></StgValue>
</operation>

<operation id="6647" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6847 %add_ln58_2414 = add i16 %mult_1559, i16 %select_ln58_4160

]]></Node>
<StgValue><ssdm name="add_ln58_2414"/></StgValue>
</operation>

<operation id="6648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6850" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6848 %tmp_6842 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2414, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6842"/></StgValue>
</operation>

<operation id="6649" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6849 %xor_ln58_5597 = xor i1 %tmp_6841, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5597"/></StgValue>
</operation>

<operation id="6650" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6850 %and_ln58_2797 = and i1 %tmp_6842, i1 %xor_ln58_5597

]]></Node>
<StgValue><ssdm name="and_ln58_2797"/></StgValue>
</operation>

<operation id="6651" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6851 %xor_ln58_5598 = xor i1 %tmp_6842, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5598"/></StgValue>
</operation>

<operation id="6652" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6852 %and_ln58_2798 = and i1 %tmp_6841, i1 %xor_ln58_5598

]]></Node>
<StgValue><ssdm name="and_ln58_2798"/></StgValue>
</operation>

<operation id="6653" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6853 %xor_ln58_5599 = xor i1 %tmp_6841, i1 %tmp_6842

]]></Node>
<StgValue><ssdm name="xor_ln58_5599"/></StgValue>
</operation>

<operation id="6654" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6854 %xor_ln58_5600 = xor i1 %xor_ln58_5599, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5600"/></StgValue>
</operation>

<operation id="6655" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6855 %or_ln58_1397 = or i1 %and_ln58_2797, i1 %xor_ln58_5600

]]></Node>
<StgValue><ssdm name="or_ln58_1397"/></StgValue>
</operation>

<operation id="6656" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6858" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6856 %select_ln58_4197 = select i1 %xor_ln58_5599, i16 32767, i16 %add_ln58_2414

]]></Node>
<StgValue><ssdm name="select_ln58_4197"/></StgValue>
</operation>

<operation id="6657" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6859" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6857 %select_ln58_4198 = select i1 %and_ln58_2798, i16 32768, i16 %add_ln58_2414

]]></Node>
<StgValue><ssdm name="select_ln58_4198"/></StgValue>
</operation>

<operation id="6658" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6860" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6858 %select_ln58_4199 = select i1 %or_ln58_1397, i16 %select_ln58_4197, i16 %select_ln58_4198

]]></Node>
<StgValue><ssdm name="select_ln58_4199"/></StgValue>
</operation>

<operation id="6659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6861" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6859 %sext_ln58_2265 = sext i16 %select_ln58_4166

]]></Node>
<StgValue><ssdm name="sext_ln58_2265"/></StgValue>
</operation>

<operation id="6660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6862" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6860 %sext_ln58_2266 = sext i16 %mult_1560

]]></Node>
<StgValue><ssdm name="sext_ln58_2266"/></StgValue>
</operation>

<operation id="6661" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6863" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6861 %add_ln58_1708 = add i17 %sext_ln58_2266, i17 %sext_ln58_2265

]]></Node>
<StgValue><ssdm name="add_ln58_1708"/></StgValue>
</operation>

<operation id="6662" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6864" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6862 %tmp_6843 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1708, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6843"/></StgValue>
</operation>

<operation id="6663" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6863 %add_ln58_2415 = add i16 %mult_1560, i16 %select_ln58_4166

]]></Node>
<StgValue><ssdm name="add_ln58_2415"/></StgValue>
</operation>

<operation id="6664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6866" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6864 %tmp_6844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2415, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6844"/></StgValue>
</operation>

<operation id="6665" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6865 %xor_ln58_5601 = xor i1 %tmp_6843, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5601"/></StgValue>
</operation>

<operation id="6666" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6866 %and_ln58_2799 = and i1 %tmp_6844, i1 %xor_ln58_5601

]]></Node>
<StgValue><ssdm name="and_ln58_2799"/></StgValue>
</operation>

<operation id="6667" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6867 %xor_ln58_5602 = xor i1 %tmp_6844, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5602"/></StgValue>
</operation>

<operation id="6668" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6868 %and_ln58_2800 = and i1 %tmp_6843, i1 %xor_ln58_5602

]]></Node>
<StgValue><ssdm name="and_ln58_2800"/></StgValue>
</operation>

<operation id="6669" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6869 %xor_ln58_5603 = xor i1 %tmp_6843, i1 %tmp_6844

]]></Node>
<StgValue><ssdm name="xor_ln58_5603"/></StgValue>
</operation>

<operation id="6670" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6870 %xor_ln58_5604 = xor i1 %xor_ln58_5603, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5604"/></StgValue>
</operation>

<operation id="6671" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6871 %or_ln58_1398 = or i1 %and_ln58_2799, i1 %xor_ln58_5604

]]></Node>
<StgValue><ssdm name="or_ln58_1398"/></StgValue>
</operation>

<operation id="6672" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6874" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6872 %select_ln58_4200 = select i1 %xor_ln58_5603, i16 32767, i16 %add_ln58_2415

]]></Node>
<StgValue><ssdm name="select_ln58_4200"/></StgValue>
</operation>

<operation id="6673" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6875" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6873 %select_ln58_4201 = select i1 %and_ln58_2800, i16 32768, i16 %add_ln58_2415

]]></Node>
<StgValue><ssdm name="select_ln58_4201"/></StgValue>
</operation>

<operation id="6674" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6876" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6874 %select_ln58_4202 = select i1 %or_ln58_1398, i16 %select_ln58_4200, i16 %select_ln58_4201

]]></Node>
<StgValue><ssdm name="select_ln58_4202"/></StgValue>
</operation>

<operation id="6675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6877" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6875 %sext_ln58_2267 = sext i16 %select_ln58_4172

]]></Node>
<StgValue><ssdm name="sext_ln58_2267"/></StgValue>
</operation>

<operation id="6676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6878" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6876 %sext_ln58_2268 = sext i16 %mult_1561

]]></Node>
<StgValue><ssdm name="sext_ln58_2268"/></StgValue>
</operation>

<operation id="6677" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6879" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6877 %add_ln58_1709 = add i17 %sext_ln58_2268, i17 %sext_ln58_2267

]]></Node>
<StgValue><ssdm name="add_ln58_1709"/></StgValue>
</operation>

<operation id="6678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6880" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6878 %tmp_6845 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1709, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6845"/></StgValue>
</operation>

<operation id="6679" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6879 %add_ln58_2416 = add i16 %mult_1561, i16 %select_ln58_4172

]]></Node>
<StgValue><ssdm name="add_ln58_2416"/></StgValue>
</operation>

<operation id="6680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6882" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6880 %tmp_6846 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2416, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6846"/></StgValue>
</operation>

<operation id="6681" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6881 %xor_ln58_5605 = xor i1 %tmp_6845, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5605"/></StgValue>
</operation>

<operation id="6682" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6882 %and_ln58_2801 = and i1 %tmp_6846, i1 %xor_ln58_5605

]]></Node>
<StgValue><ssdm name="and_ln58_2801"/></StgValue>
</operation>

<operation id="6683" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6883 %xor_ln58_5606 = xor i1 %tmp_6846, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5606"/></StgValue>
</operation>

<operation id="6684" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6884 %and_ln58_2802 = and i1 %tmp_6845, i1 %xor_ln58_5606

]]></Node>
<StgValue><ssdm name="and_ln58_2802"/></StgValue>
</operation>

<operation id="6685" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6885 %xor_ln58_5607 = xor i1 %tmp_6845, i1 %tmp_6846

]]></Node>
<StgValue><ssdm name="xor_ln58_5607"/></StgValue>
</operation>

<operation id="6686" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6886 %xor_ln58_5608 = xor i1 %xor_ln58_5607, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5608"/></StgValue>
</operation>

<operation id="6687" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6887 %or_ln58_1399 = or i1 %and_ln58_2801, i1 %xor_ln58_5608

]]></Node>
<StgValue><ssdm name="or_ln58_1399"/></StgValue>
</operation>

<operation id="6688" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6890" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6888 %select_ln58_4203 = select i1 %xor_ln58_5607, i16 32767, i16 %add_ln58_2416

]]></Node>
<StgValue><ssdm name="select_ln58_4203"/></StgValue>
</operation>

<operation id="6689" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6891" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6889 %select_ln58_4204 = select i1 %and_ln58_2802, i16 32768, i16 %add_ln58_2416

]]></Node>
<StgValue><ssdm name="select_ln58_4204"/></StgValue>
</operation>

<operation id="6690" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6892" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6890 %select_ln58_4205 = select i1 %or_ln58_1399, i16 %select_ln58_4203, i16 %select_ln58_4204

]]></Node>
<StgValue><ssdm name="select_ln58_4205"/></StgValue>
</operation>

<operation id="6691" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6893" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6891 %sext_ln58_2269 = sext i16 %select_ln58_4088

]]></Node>
<StgValue><ssdm name="sext_ln58_2269"/></StgValue>
</operation>

<operation id="6692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6894" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6892 %sext_ln58_2270 = sext i16 %mult_1562

]]></Node>
<StgValue><ssdm name="sext_ln58_2270"/></StgValue>
</operation>

<operation id="6693" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6895" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6893 %add_ln58_1710 = add i17 %sext_ln58_2270, i17 %sext_ln58_2269

]]></Node>
<StgValue><ssdm name="add_ln58_1710"/></StgValue>
</operation>

<operation id="6694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6896" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6894 %tmp_6847 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1710, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6847"/></StgValue>
</operation>

<operation id="6695" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6895 %add_ln58_2417 = add i16 %mult_1562, i16 %select_ln58_4088

]]></Node>
<StgValue><ssdm name="add_ln58_2417"/></StgValue>
</operation>

<operation id="6696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6898" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6896 %tmp_6848 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2417, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6848"/></StgValue>
</operation>

<operation id="6697" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6897 %xor_ln58_5609 = xor i1 %tmp_6847, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5609"/></StgValue>
</operation>

<operation id="6698" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6898 %and_ln58_2803 = and i1 %tmp_6848, i1 %xor_ln58_5609

]]></Node>
<StgValue><ssdm name="and_ln58_2803"/></StgValue>
</operation>

<operation id="6699" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6899 %xor_ln58_5610 = xor i1 %tmp_6848, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5610"/></StgValue>
</operation>

<operation id="6700" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6900 %and_ln58_2804 = and i1 %tmp_6847, i1 %xor_ln58_5610

]]></Node>
<StgValue><ssdm name="and_ln58_2804"/></StgValue>
</operation>

<operation id="6701" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6901 %xor_ln58_5611 = xor i1 %tmp_6847, i1 %tmp_6848

]]></Node>
<StgValue><ssdm name="xor_ln58_5611"/></StgValue>
</operation>

<operation id="6702" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6902 %xor_ln58_5612 = xor i1 %xor_ln58_5611, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5612"/></StgValue>
</operation>

<operation id="6703" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6903 %or_ln58_1400 = or i1 %and_ln58_2803, i1 %xor_ln58_5612

]]></Node>
<StgValue><ssdm name="or_ln58_1400"/></StgValue>
</operation>

<operation id="6704" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6906" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6904 %select_ln58_4206 = select i1 %xor_ln58_5611, i16 32767, i16 %add_ln58_2417

]]></Node>
<StgValue><ssdm name="select_ln58_4206"/></StgValue>
</operation>

<operation id="6705" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6907" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6905 %select_ln58_4207 = select i1 %and_ln58_2804, i16 32768, i16 %add_ln58_2417

]]></Node>
<StgValue><ssdm name="select_ln58_4207"/></StgValue>
</operation>

<operation id="6706" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6908" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6906 %select_ln58_4208 = select i1 %or_ln58_1400, i16 %select_ln58_4206, i16 %select_ln58_4207

]]></Node>
<StgValue><ssdm name="select_ln58_4208"/></StgValue>
</operation>

<operation id="6707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6909" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6907 %sext_ln58_2271 = sext i16 %select_ln58_3881

]]></Node>
<StgValue><ssdm name="sext_ln58_2271"/></StgValue>
</operation>

<operation id="6708" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6910" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6908 %sext_ln58_2272 = sext i16 %mult_1563

]]></Node>
<StgValue><ssdm name="sext_ln58_2272"/></StgValue>
</operation>

<operation id="6709" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6911" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6909 %add_ln58_1711 = add i17 %sext_ln58_2272, i17 %sext_ln58_2271

]]></Node>
<StgValue><ssdm name="add_ln58_1711"/></StgValue>
</operation>

<operation id="6710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6912" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6910 %tmp_6849 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1711, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6849"/></StgValue>
</operation>

<operation id="6711" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6911 %add_ln58_2418 = add i16 %mult_1563, i16 %select_ln58_3881

]]></Node>
<StgValue><ssdm name="add_ln58_2418"/></StgValue>
</operation>

<operation id="6712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6914" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6912 %tmp_6850 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2418, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6850"/></StgValue>
</operation>

<operation id="6713" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6913 %xor_ln58_5613 = xor i1 %tmp_6849, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5613"/></StgValue>
</operation>

<operation id="6714" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6914 %and_ln58_2805 = and i1 %tmp_6850, i1 %xor_ln58_5613

]]></Node>
<StgValue><ssdm name="and_ln58_2805"/></StgValue>
</operation>

<operation id="6715" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6915 %xor_ln58_5614 = xor i1 %tmp_6850, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5614"/></StgValue>
</operation>

<operation id="6716" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6916 %and_ln58_2806 = and i1 %tmp_6849, i1 %xor_ln58_5614

]]></Node>
<StgValue><ssdm name="and_ln58_2806"/></StgValue>
</operation>

<operation id="6717" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6917 %xor_ln58_5615 = xor i1 %tmp_6849, i1 %tmp_6850

]]></Node>
<StgValue><ssdm name="xor_ln58_5615"/></StgValue>
</operation>

<operation id="6718" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6918 %xor_ln58_5616 = xor i1 %xor_ln58_5615, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5616"/></StgValue>
</operation>

<operation id="6719" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6919 %or_ln58_1401 = or i1 %and_ln58_2805, i1 %xor_ln58_5616

]]></Node>
<StgValue><ssdm name="or_ln58_1401"/></StgValue>
</operation>

<operation id="6720" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6922" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6920 %select_ln58_4209 = select i1 %xor_ln58_5615, i16 32767, i16 %add_ln58_2418

]]></Node>
<StgValue><ssdm name="select_ln58_4209"/></StgValue>
</operation>

<operation id="6721" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6923" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6921 %select_ln58_4210 = select i1 %and_ln58_2806, i16 32768, i16 %add_ln58_2418

]]></Node>
<StgValue><ssdm name="select_ln58_4210"/></StgValue>
</operation>

<operation id="6722" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6924" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6922 %select_ln58_4211 = select i1 %or_ln58_1401, i16 %select_ln58_4209, i16 %select_ln58_4210

]]></Node>
<StgValue><ssdm name="select_ln58_4211"/></StgValue>
</operation>

<operation id="6723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6925" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6923 %sext_ln58_2273 = sext i16 %select_ln58_4157

]]></Node>
<StgValue><ssdm name="sext_ln58_2273"/></StgValue>
</operation>

<operation id="6724" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6926" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6924 %sext_ln58_2274 = sext i16 %mult_1564

]]></Node>
<StgValue><ssdm name="sext_ln58_2274"/></StgValue>
</operation>

<operation id="6725" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6927" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6925 %add_ln58_1712 = add i17 %sext_ln58_2274, i17 %sext_ln58_2273

]]></Node>
<StgValue><ssdm name="add_ln58_1712"/></StgValue>
</operation>

<operation id="6726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6928" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6926 %tmp_6851 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1712, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6851"/></StgValue>
</operation>

<operation id="6727" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6929" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6927 %add_ln58_2419 = add i16 %mult_1564, i16 %select_ln58_4157

]]></Node>
<StgValue><ssdm name="add_ln58_2419"/></StgValue>
</operation>

<operation id="6728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6930" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6928 %tmp_6852 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2419, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6852"/></StgValue>
</operation>

<operation id="6729" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6929 %xor_ln58_5617 = xor i1 %tmp_6851, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5617"/></StgValue>
</operation>

<operation id="6730" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6930 %and_ln58_2807 = and i1 %tmp_6852, i1 %xor_ln58_5617

]]></Node>
<StgValue><ssdm name="and_ln58_2807"/></StgValue>
</operation>

<operation id="6731" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6931 %xor_ln58_5618 = xor i1 %tmp_6852, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5618"/></StgValue>
</operation>

<operation id="6732" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6932 %and_ln58_2808 = and i1 %tmp_6851, i1 %xor_ln58_5618

]]></Node>
<StgValue><ssdm name="and_ln58_2808"/></StgValue>
</operation>

<operation id="6733" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6933 %xor_ln58_5619 = xor i1 %tmp_6851, i1 %tmp_6852

]]></Node>
<StgValue><ssdm name="xor_ln58_5619"/></StgValue>
</operation>

<operation id="6734" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6934 %xor_ln58_5620 = xor i1 %xor_ln58_5619, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5620"/></StgValue>
</operation>

<operation id="6735" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6935 %or_ln58_1402 = or i1 %and_ln58_2807, i1 %xor_ln58_5620

]]></Node>
<StgValue><ssdm name="or_ln58_1402"/></StgValue>
</operation>

<operation id="6736" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6938" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6936 %select_ln58_4212 = select i1 %xor_ln58_5619, i16 32767, i16 %add_ln58_2419

]]></Node>
<StgValue><ssdm name="select_ln58_4212"/></StgValue>
</operation>

<operation id="6737" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6939" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6937 %select_ln58_4213 = select i1 %and_ln58_2808, i16 32768, i16 %add_ln58_2419

]]></Node>
<StgValue><ssdm name="select_ln58_4213"/></StgValue>
</operation>

<operation id="6738" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6940" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6938 %select_ln58_4214 = select i1 %or_ln58_1402, i16 %select_ln58_4212, i16 %select_ln58_4213

]]></Node>
<StgValue><ssdm name="select_ln58_4214"/></StgValue>
</operation>

<operation id="6739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6941" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6939 %sext_ln58_2275 = sext i16 %select_ln58_4199

]]></Node>
<StgValue><ssdm name="sext_ln58_2275"/></StgValue>
</operation>

<operation id="6740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6942" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6940 %sext_ln58_2276 = sext i16 %mult_1565

]]></Node>
<StgValue><ssdm name="sext_ln58_2276"/></StgValue>
</operation>

<operation id="6741" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6943" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6941 %add_ln58_1713 = add i17 %sext_ln58_2276, i17 %sext_ln58_2275

]]></Node>
<StgValue><ssdm name="add_ln58_1713"/></StgValue>
</operation>

<operation id="6742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6944" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6942 %tmp_6853 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1713, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6853"/></StgValue>
</operation>

<operation id="6743" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6943 %add_ln58_2420 = add i16 %mult_1565, i16 %select_ln58_4199

]]></Node>
<StgValue><ssdm name="add_ln58_2420"/></StgValue>
</operation>

<operation id="6744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6946" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6944 %tmp_6854 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2420, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6854"/></StgValue>
</operation>

<operation id="6745" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6945 %xor_ln58_5621 = xor i1 %tmp_6853, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5621"/></StgValue>
</operation>

<operation id="6746" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6946 %and_ln58_2809 = and i1 %tmp_6854, i1 %xor_ln58_5621

]]></Node>
<StgValue><ssdm name="and_ln58_2809"/></StgValue>
</operation>

<operation id="6747" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6947 %xor_ln58_5622 = xor i1 %tmp_6854, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5622"/></StgValue>
</operation>

<operation id="6748" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6948 %and_ln58_2810 = and i1 %tmp_6853, i1 %xor_ln58_5622

]]></Node>
<StgValue><ssdm name="and_ln58_2810"/></StgValue>
</operation>

<operation id="6749" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6949 %xor_ln58_5623 = xor i1 %tmp_6853, i1 %tmp_6854

]]></Node>
<StgValue><ssdm name="xor_ln58_5623"/></StgValue>
</operation>

<operation id="6750" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6950 %xor_ln58_5624 = xor i1 %xor_ln58_5623, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5624"/></StgValue>
</operation>

<operation id="6751" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6951 %or_ln58_1403 = or i1 %and_ln58_2809, i1 %xor_ln58_5624

]]></Node>
<StgValue><ssdm name="or_ln58_1403"/></StgValue>
</operation>

<operation id="6752" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6954" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6952 %select_ln58_4215 = select i1 %xor_ln58_5623, i16 32767, i16 %add_ln58_2420

]]></Node>
<StgValue><ssdm name="select_ln58_4215"/></StgValue>
</operation>

<operation id="6753" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6955" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6953 %select_ln58_4216 = select i1 %and_ln58_2810, i16 32768, i16 %add_ln58_2420

]]></Node>
<StgValue><ssdm name="select_ln58_4216"/></StgValue>
</operation>

<operation id="6754" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6956" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6954 %select_ln58_4217 = select i1 %or_ln58_1403, i16 %select_ln58_4215, i16 %select_ln58_4216

]]></Node>
<StgValue><ssdm name="select_ln58_4217"/></StgValue>
</operation>

<operation id="6755" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6957" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6955 %sext_ln58_2277 = sext i16 %select_ln58_4124

]]></Node>
<StgValue><ssdm name="sext_ln58_2277"/></StgValue>
</operation>

<operation id="6756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6958" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6956 %sext_ln58_2278 = sext i16 %mult_1566

]]></Node>
<StgValue><ssdm name="sext_ln58_2278"/></StgValue>
</operation>

<operation id="6757" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6959" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6957 %add_ln58_1714 = add i17 %sext_ln58_2278, i17 %sext_ln58_2277

]]></Node>
<StgValue><ssdm name="add_ln58_1714"/></StgValue>
</operation>

<operation id="6758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6960" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6958 %tmp_6855 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1714, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6855"/></StgValue>
</operation>

<operation id="6759" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6959 %add_ln58_2421 = add i16 %mult_1566, i16 %select_ln58_4124

]]></Node>
<StgValue><ssdm name="add_ln58_2421"/></StgValue>
</operation>

<operation id="6760" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6962" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6960 %tmp_6856 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2421, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6856"/></StgValue>
</operation>

<operation id="6761" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6961 %xor_ln58_5625 = xor i1 %tmp_6855, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5625"/></StgValue>
</operation>

<operation id="6762" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6962 %and_ln58_2811 = and i1 %tmp_6856, i1 %xor_ln58_5625

]]></Node>
<StgValue><ssdm name="and_ln58_2811"/></StgValue>
</operation>

<operation id="6763" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6963 %xor_ln58_5626 = xor i1 %tmp_6856, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5626"/></StgValue>
</operation>

<operation id="6764" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6964 %and_ln58_2812 = and i1 %tmp_6855, i1 %xor_ln58_5626

]]></Node>
<StgValue><ssdm name="and_ln58_2812"/></StgValue>
</operation>

<operation id="6765" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6965 %xor_ln58_5627 = xor i1 %tmp_6855, i1 %tmp_6856

]]></Node>
<StgValue><ssdm name="xor_ln58_5627"/></StgValue>
</operation>

<operation id="6766" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6966 %xor_ln58_5628 = xor i1 %xor_ln58_5627, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5628"/></StgValue>
</operation>

<operation id="6767" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6967 %or_ln58_1404 = or i1 %and_ln58_2811, i1 %xor_ln58_5628

]]></Node>
<StgValue><ssdm name="or_ln58_1404"/></StgValue>
</operation>

<operation id="6768" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6970" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6968 %select_ln58_4218 = select i1 %xor_ln58_5627, i16 32767, i16 %add_ln58_2421

]]></Node>
<StgValue><ssdm name="select_ln58_4218"/></StgValue>
</operation>

<operation id="6769" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6971" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6969 %select_ln58_4219 = select i1 %and_ln58_2812, i16 32768, i16 %add_ln58_2421

]]></Node>
<StgValue><ssdm name="select_ln58_4219"/></StgValue>
</operation>

<operation id="6770" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6972" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6970 %select_ln58_4220 = select i1 %or_ln58_1404, i16 %select_ln58_4218, i16 %select_ln58_4219

]]></Node>
<StgValue><ssdm name="select_ln58_4220"/></StgValue>
</operation>

<operation id="6771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6973" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6971 %sext_ln58_2279 = sext i16 %select_ln58_4163

]]></Node>
<StgValue><ssdm name="sext_ln58_2279"/></StgValue>
</operation>

<operation id="6772" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6974" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6972 %sext_ln58_2280 = sext i16 %mult_1567

]]></Node>
<StgValue><ssdm name="sext_ln58_2280"/></StgValue>
</operation>

<operation id="6773" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6975" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6973 %add_ln58_1715 = add i17 %sext_ln58_2280, i17 %sext_ln58_2279

]]></Node>
<StgValue><ssdm name="add_ln58_1715"/></StgValue>
</operation>

<operation id="6774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6976" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6974 %tmp_6857 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1715, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6857"/></StgValue>
</operation>

<operation id="6775" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6975 %add_ln58_2422 = add i16 %mult_1567, i16 %select_ln58_4163

]]></Node>
<StgValue><ssdm name="add_ln58_2422"/></StgValue>
</operation>

<operation id="6776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6978" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6976 %tmp_6858 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2422, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6858"/></StgValue>
</operation>

<operation id="6777" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6977 %xor_ln58_5629 = xor i1 %tmp_6857, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5629"/></StgValue>
</operation>

<operation id="6778" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6978 %and_ln58_2813 = and i1 %tmp_6858, i1 %xor_ln58_5629

]]></Node>
<StgValue><ssdm name="and_ln58_2813"/></StgValue>
</operation>

<operation id="6779" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6979 %xor_ln58_5630 = xor i1 %tmp_6858, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5630"/></StgValue>
</operation>

<operation id="6780" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6980 %and_ln58_2814 = and i1 %tmp_6857, i1 %xor_ln58_5630

]]></Node>
<StgValue><ssdm name="and_ln58_2814"/></StgValue>
</operation>

<operation id="6781" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6981 %xor_ln58_5631 = xor i1 %tmp_6857, i1 %tmp_6858

]]></Node>
<StgValue><ssdm name="xor_ln58_5631"/></StgValue>
</operation>

<operation id="6782" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6982 %xor_ln58_5632 = xor i1 %xor_ln58_5631, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5632"/></StgValue>
</operation>

<operation id="6783" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6983 %or_ln58_1405 = or i1 %and_ln58_2813, i1 %xor_ln58_5632

]]></Node>
<StgValue><ssdm name="or_ln58_1405"/></StgValue>
</operation>

<operation id="6784" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6986" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6984 %select_ln58_4221 = select i1 %xor_ln58_5631, i16 32767, i16 %add_ln58_2422

]]></Node>
<StgValue><ssdm name="select_ln58_4221"/></StgValue>
</operation>

<operation id="6785" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6987" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6985 %select_ln58_4222 = select i1 %and_ln58_2814, i16 32768, i16 %add_ln58_2422

]]></Node>
<StgValue><ssdm name="select_ln58_4222"/></StgValue>
</operation>

<operation id="6786" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6988" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6986 %select_ln58_4223 = select i1 %or_ln58_1405, i16 %select_ln58_4221, i16 %select_ln58_4222

]]></Node>
<StgValue><ssdm name="select_ln58_4223"/></StgValue>
</operation>

<operation id="6787" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7005" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7003 %sext_ln58_2283 = sext i16 %select_ln58_4025

]]></Node>
<StgValue><ssdm name="sext_ln58_2283"/></StgValue>
</operation>

<operation id="6788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7006" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7004 %sext_ln58_2284 = sext i16 %mult_1569

]]></Node>
<StgValue><ssdm name="sext_ln58_2284"/></StgValue>
</operation>

<operation id="6789" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7007" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7005 %add_ln58_1717 = add i17 %sext_ln58_2284, i17 %sext_ln58_2283

]]></Node>
<StgValue><ssdm name="add_ln58_1717"/></StgValue>
</operation>

<operation id="6790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7008" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7006 %tmp_6861 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1717, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6861"/></StgValue>
</operation>

<operation id="6791" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7007 %add_ln58_2424 = add i16 %mult_1569, i16 %select_ln58_4025

]]></Node>
<StgValue><ssdm name="add_ln58_2424"/></StgValue>
</operation>

<operation id="6792" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7010" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7008 %tmp_6862 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2424, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6862"/></StgValue>
</operation>

<operation id="6793" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7009 %xor_ln58_5637 = xor i1 %tmp_6861, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5637"/></StgValue>
</operation>

<operation id="6794" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7010 %and_ln58_2817 = and i1 %tmp_6862, i1 %xor_ln58_5637

]]></Node>
<StgValue><ssdm name="and_ln58_2817"/></StgValue>
</operation>

<operation id="6795" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7011 %xor_ln58_5638 = xor i1 %tmp_6862, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5638"/></StgValue>
</operation>

<operation id="6796" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7012 %and_ln58_2818 = and i1 %tmp_6861, i1 %xor_ln58_5638

]]></Node>
<StgValue><ssdm name="and_ln58_2818"/></StgValue>
</operation>

<operation id="6797" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7013 %xor_ln58_5639 = xor i1 %tmp_6861, i1 %tmp_6862

]]></Node>
<StgValue><ssdm name="xor_ln58_5639"/></StgValue>
</operation>

<operation id="6798" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7014 %xor_ln58_5640 = xor i1 %xor_ln58_5639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5640"/></StgValue>
</operation>

<operation id="6799" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7015 %or_ln58_1407 = or i1 %and_ln58_2817, i1 %xor_ln58_5640

]]></Node>
<StgValue><ssdm name="or_ln58_1407"/></StgValue>
</operation>

<operation id="6800" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7018" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7016 %select_ln58_4227 = select i1 %xor_ln58_5639, i16 32767, i16 %add_ln58_2424

]]></Node>
<StgValue><ssdm name="select_ln58_4227"/></StgValue>
</operation>

<operation id="6801" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7019" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7017 %select_ln58_4228 = select i1 %and_ln58_2818, i16 32768, i16 %add_ln58_2424

]]></Node>
<StgValue><ssdm name="select_ln58_4228"/></StgValue>
</operation>

<operation id="6802" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7020" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7018 %select_ln58_4229 = select i1 %or_ln58_1407, i16 %select_ln58_4227, i16 %select_ln58_4228

]]></Node>
<StgValue><ssdm name="select_ln58_4229"/></StgValue>
</operation>

<operation id="6803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7021" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7019 %sext_ln58_2285 = sext i16 %select_ln58_3878

]]></Node>
<StgValue><ssdm name="sext_ln58_2285"/></StgValue>
</operation>

<operation id="6804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7022" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7020 %sext_ln58_2286 = sext i16 %mult_1570

]]></Node>
<StgValue><ssdm name="sext_ln58_2286"/></StgValue>
</operation>

<operation id="6805" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7023" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7021 %add_ln58_1718 = add i17 %sext_ln58_2286, i17 %sext_ln58_2285

]]></Node>
<StgValue><ssdm name="add_ln58_1718"/></StgValue>
</operation>

<operation id="6806" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7024" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7022 %tmp_6863 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1718, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6863"/></StgValue>
</operation>

<operation id="6807" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7023 %add_ln58_2425 = add i16 %mult_1570, i16 %select_ln58_3878

]]></Node>
<StgValue><ssdm name="add_ln58_2425"/></StgValue>
</operation>

<operation id="6808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7026" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7024 %tmp_6864 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2425, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6864"/></StgValue>
</operation>

<operation id="6809" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7025 %xor_ln58_5641 = xor i1 %tmp_6863, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5641"/></StgValue>
</operation>

<operation id="6810" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7026 %and_ln58_2819 = and i1 %tmp_6864, i1 %xor_ln58_5641

]]></Node>
<StgValue><ssdm name="and_ln58_2819"/></StgValue>
</operation>

<operation id="6811" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7027 %xor_ln58_5642 = xor i1 %tmp_6864, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5642"/></StgValue>
</operation>

<operation id="6812" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7028 %and_ln58_2820 = and i1 %tmp_6863, i1 %xor_ln58_5642

]]></Node>
<StgValue><ssdm name="and_ln58_2820"/></StgValue>
</operation>

<operation id="6813" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7029 %xor_ln58_5643 = xor i1 %tmp_6863, i1 %tmp_6864

]]></Node>
<StgValue><ssdm name="xor_ln58_5643"/></StgValue>
</operation>

<operation id="6814" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7030 %xor_ln58_5644 = xor i1 %xor_ln58_5643, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5644"/></StgValue>
</operation>

<operation id="6815" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7031 %or_ln58_1408 = or i1 %and_ln58_2819, i1 %xor_ln58_5644

]]></Node>
<StgValue><ssdm name="or_ln58_1408"/></StgValue>
</operation>

<operation id="6816" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7034" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7032 %select_ln58_4230 = select i1 %xor_ln58_5643, i16 32767, i16 %add_ln58_2425

]]></Node>
<StgValue><ssdm name="select_ln58_4230"/></StgValue>
</operation>

<operation id="6817" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7035" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7033 %select_ln58_4231 = select i1 %and_ln58_2820, i16 32768, i16 %add_ln58_2425

]]></Node>
<StgValue><ssdm name="select_ln58_4231"/></StgValue>
</operation>

<operation id="6818" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7036" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7034 %select_ln58_4232 = select i1 %or_ln58_1408, i16 %select_ln58_4230, i16 %select_ln58_4231

]]></Node>
<StgValue><ssdm name="select_ln58_4232"/></StgValue>
</operation>

<operation id="6819" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7053" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7051 %sext_ln58_2289 = sext i16 %select_ln58_4193

]]></Node>
<StgValue><ssdm name="sext_ln58_2289"/></StgValue>
</operation>

<operation id="6820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7054" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7052 %sext_ln58_2290 = sext i16 %mult_1572

]]></Node>
<StgValue><ssdm name="sext_ln58_2290"/></StgValue>
</operation>

<operation id="6821" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7055" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7053 %add_ln58_1720 = add i17 %sext_ln58_2290, i17 %sext_ln58_2289

]]></Node>
<StgValue><ssdm name="add_ln58_1720"/></StgValue>
</operation>

<operation id="6822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7056" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7054 %tmp_6867 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1720, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6867"/></StgValue>
</operation>

<operation id="6823" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7055 %add_ln58_2427 = add i16 %mult_1572, i16 %select_ln58_4193

]]></Node>
<StgValue><ssdm name="add_ln58_2427"/></StgValue>
</operation>

<operation id="6824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7058" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7056 %tmp_6868 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2427, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6868"/></StgValue>
</operation>

<operation id="6825" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7057 %xor_ln58_5649 = xor i1 %tmp_6867, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5649"/></StgValue>
</operation>

<operation id="6826" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7058 %and_ln58_2823 = and i1 %tmp_6868, i1 %xor_ln58_5649

]]></Node>
<StgValue><ssdm name="and_ln58_2823"/></StgValue>
</operation>

<operation id="6827" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7059 %xor_ln58_5650 = xor i1 %tmp_6868, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5650"/></StgValue>
</operation>

<operation id="6828" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7060 %and_ln58_2824 = and i1 %tmp_6867, i1 %xor_ln58_5650

]]></Node>
<StgValue><ssdm name="and_ln58_2824"/></StgValue>
</operation>

<operation id="6829" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7061 %xor_ln58_5651 = xor i1 %tmp_6867, i1 %tmp_6868

]]></Node>
<StgValue><ssdm name="xor_ln58_5651"/></StgValue>
</operation>

<operation id="6830" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7062 %xor_ln58_5652 = xor i1 %xor_ln58_5651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5652"/></StgValue>
</operation>

<operation id="6831" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7063 %or_ln58_1410 = or i1 %and_ln58_2823, i1 %xor_ln58_5652

]]></Node>
<StgValue><ssdm name="or_ln58_1410"/></StgValue>
</operation>

<operation id="6832" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7066" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7064 %select_ln58_4236 = select i1 %xor_ln58_5651, i16 32767, i16 %add_ln58_2427

]]></Node>
<StgValue><ssdm name="select_ln58_4236"/></StgValue>
</operation>

<operation id="6833" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7067" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7065 %select_ln58_4237 = select i1 %and_ln58_2824, i16 32768, i16 %add_ln58_2427

]]></Node>
<StgValue><ssdm name="select_ln58_4237"/></StgValue>
</operation>

<operation id="6834" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7068" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7066 %select_ln58_4238 = select i1 %or_ln58_1410, i16 %select_ln58_4236, i16 %select_ln58_4237

]]></Node>
<StgValue><ssdm name="select_ln58_4238"/></StgValue>
</operation>

<operation id="6835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7069" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7067 %sext_ln58_2291 = sext i16 %select_ln58_4196

]]></Node>
<StgValue><ssdm name="sext_ln58_2291"/></StgValue>
</operation>

<operation id="6836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7070" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7068 %sext_ln58_2292 = sext i16 %mult_1573

]]></Node>
<StgValue><ssdm name="sext_ln58_2292"/></StgValue>
</operation>

<operation id="6837" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7071" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7069 %add_ln58_1721 = add i17 %sext_ln58_2292, i17 %sext_ln58_2291

]]></Node>
<StgValue><ssdm name="add_ln58_1721"/></StgValue>
</operation>

<operation id="6838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7072" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7070 %tmp_6869 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1721, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6869"/></StgValue>
</operation>

<operation id="6839" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7073" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7071 %add_ln58_2428 = add i16 %mult_1573, i16 %select_ln58_4196

]]></Node>
<StgValue><ssdm name="add_ln58_2428"/></StgValue>
</operation>

<operation id="6840" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7074" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7072 %tmp_6870 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2428, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6870"/></StgValue>
</operation>

<operation id="6841" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7073 %xor_ln58_5653 = xor i1 %tmp_6869, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5653"/></StgValue>
</operation>

<operation id="6842" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7074 %and_ln58_2825 = and i1 %tmp_6870, i1 %xor_ln58_5653

]]></Node>
<StgValue><ssdm name="and_ln58_2825"/></StgValue>
</operation>

<operation id="6843" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7075 %xor_ln58_5654 = xor i1 %tmp_6870, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5654"/></StgValue>
</operation>

<operation id="6844" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7076 %and_ln58_2826 = and i1 %tmp_6869, i1 %xor_ln58_5654

]]></Node>
<StgValue><ssdm name="and_ln58_2826"/></StgValue>
</operation>

<operation id="6845" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7077 %xor_ln58_5655 = xor i1 %tmp_6869, i1 %tmp_6870

]]></Node>
<StgValue><ssdm name="xor_ln58_5655"/></StgValue>
</operation>

<operation id="6846" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7078 %xor_ln58_5656 = xor i1 %xor_ln58_5655, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5656"/></StgValue>
</operation>

<operation id="6847" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7079 %or_ln58_1411 = or i1 %and_ln58_2825, i1 %xor_ln58_5656

]]></Node>
<StgValue><ssdm name="or_ln58_1411"/></StgValue>
</operation>

<operation id="6848" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7082" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7080 %select_ln58_4239 = select i1 %xor_ln58_5655, i16 32767, i16 %add_ln58_2428

]]></Node>
<StgValue><ssdm name="select_ln58_4239"/></StgValue>
</operation>

<operation id="6849" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7083" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7081 %select_ln58_4240 = select i1 %and_ln58_2826, i16 32768, i16 %add_ln58_2428

]]></Node>
<StgValue><ssdm name="select_ln58_4240"/></StgValue>
</operation>

<operation id="6850" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7084" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7082 %select_ln58_4241 = select i1 %or_ln58_1411, i16 %select_ln58_4239, i16 %select_ln58_4240

]]></Node>
<StgValue><ssdm name="select_ln58_4241"/></StgValue>
</operation>

<operation id="6851" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7085" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7083 %sext_ln58_2293 = sext i16 %select_ln58_4127

]]></Node>
<StgValue><ssdm name="sext_ln58_2293"/></StgValue>
</operation>

<operation id="6852" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7086" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7084 %sext_ln58_2294 = sext i16 %mult_1574

]]></Node>
<StgValue><ssdm name="sext_ln58_2294"/></StgValue>
</operation>

<operation id="6853" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7087" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7085 %add_ln58_1722 = add i17 %sext_ln58_2294, i17 %sext_ln58_2293

]]></Node>
<StgValue><ssdm name="add_ln58_1722"/></StgValue>
</operation>

<operation id="6854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7088" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7086 %tmp_6871 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1722, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6871"/></StgValue>
</operation>

<operation id="6855" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7089" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7087 %add_ln58_2429 = add i16 %mult_1574, i16 %select_ln58_4127

]]></Node>
<StgValue><ssdm name="add_ln58_2429"/></StgValue>
</operation>

<operation id="6856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7090" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7088 %tmp_6872 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2429, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6872"/></StgValue>
</operation>

<operation id="6857" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7089 %xor_ln58_5657 = xor i1 %tmp_6871, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5657"/></StgValue>
</operation>

<operation id="6858" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7090 %and_ln58_2827 = and i1 %tmp_6872, i1 %xor_ln58_5657

]]></Node>
<StgValue><ssdm name="and_ln58_2827"/></StgValue>
</operation>

<operation id="6859" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7091 %xor_ln58_5658 = xor i1 %tmp_6872, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5658"/></StgValue>
</operation>

<operation id="6860" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7092 %and_ln58_2828 = and i1 %tmp_6871, i1 %xor_ln58_5658

]]></Node>
<StgValue><ssdm name="and_ln58_2828"/></StgValue>
</operation>

<operation id="6861" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7093 %xor_ln58_5659 = xor i1 %tmp_6871, i1 %tmp_6872

]]></Node>
<StgValue><ssdm name="xor_ln58_5659"/></StgValue>
</operation>

<operation id="6862" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7094 %xor_ln58_5660 = xor i1 %xor_ln58_5659, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5660"/></StgValue>
</operation>

<operation id="6863" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7095 %or_ln58_1412 = or i1 %and_ln58_2827, i1 %xor_ln58_5660

]]></Node>
<StgValue><ssdm name="or_ln58_1412"/></StgValue>
</operation>

<operation id="6864" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7098" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7096 %select_ln58_4242 = select i1 %xor_ln58_5659, i16 32767, i16 %add_ln58_2429

]]></Node>
<StgValue><ssdm name="select_ln58_4242"/></StgValue>
</operation>

<operation id="6865" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7099" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7097 %select_ln58_4243 = select i1 %and_ln58_2828, i16 32768, i16 %add_ln58_2429

]]></Node>
<StgValue><ssdm name="select_ln58_4243"/></StgValue>
</operation>

<operation id="6866" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7098 %select_ln58_4244 = select i1 %or_ln58_1412, i16 %select_ln58_4242, i16 %select_ln58_4243

]]></Node>
<StgValue><ssdm name="select_ln58_4244"/></StgValue>
</operation>

<operation id="6867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7117" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7115 %sext_ln58_2297 = sext i16 %select_ln58_4211

]]></Node>
<StgValue><ssdm name="sext_ln58_2297"/></StgValue>
</operation>

<operation id="6868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7118" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7116 %sext_ln58_2298 = sext i16 %mult_1576

]]></Node>
<StgValue><ssdm name="sext_ln58_2298"/></StgValue>
</operation>

<operation id="6869" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7117 %add_ln58_1724 = add i17 %sext_ln58_2298, i17 %sext_ln58_2297

]]></Node>
<StgValue><ssdm name="add_ln58_1724"/></StgValue>
</operation>

<operation id="6870" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7120" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7118 %tmp_6875 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1724, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6875"/></StgValue>
</operation>

<operation id="6871" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7119 %add_ln58_2431 = add i16 %mult_1576, i16 %select_ln58_4211

]]></Node>
<StgValue><ssdm name="add_ln58_2431"/></StgValue>
</operation>

<operation id="6872" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7120 %tmp_6876 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2431, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6876"/></StgValue>
</operation>

<operation id="6873" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7121 %xor_ln58_5665 = xor i1 %tmp_6875, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5665"/></StgValue>
</operation>

<operation id="6874" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7122 %and_ln58_2831 = and i1 %tmp_6876, i1 %xor_ln58_5665

]]></Node>
<StgValue><ssdm name="and_ln58_2831"/></StgValue>
</operation>

<operation id="6875" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7123 %xor_ln58_5666 = xor i1 %tmp_6876, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5666"/></StgValue>
</operation>

<operation id="6876" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7124 %and_ln58_2832 = and i1 %tmp_6875, i1 %xor_ln58_5666

]]></Node>
<StgValue><ssdm name="and_ln58_2832"/></StgValue>
</operation>

<operation id="6877" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7125 %xor_ln58_5667 = xor i1 %tmp_6875, i1 %tmp_6876

]]></Node>
<StgValue><ssdm name="xor_ln58_5667"/></StgValue>
</operation>

<operation id="6878" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7126 %xor_ln58_5668 = xor i1 %xor_ln58_5667, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5668"/></StgValue>
</operation>

<operation id="6879" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7127 %or_ln58_1414 = or i1 %and_ln58_2831, i1 %xor_ln58_5668

]]></Node>
<StgValue><ssdm name="or_ln58_1414"/></StgValue>
</operation>

<operation id="6880" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7130" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7128 %select_ln58_4248 = select i1 %xor_ln58_5667, i16 32767, i16 %add_ln58_2431

]]></Node>
<StgValue><ssdm name="select_ln58_4248"/></StgValue>
</operation>

<operation id="6881" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7129 %select_ln58_4249 = select i1 %and_ln58_2832, i16 32768, i16 %add_ln58_2431

]]></Node>
<StgValue><ssdm name="select_ln58_4249"/></StgValue>
</operation>

<operation id="6882" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7132" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7130 %select_ln58_4250 = select i1 %or_ln58_1414, i16 %select_ln58_4248, i16 %select_ln58_4249

]]></Node>
<StgValue><ssdm name="select_ln58_4250"/></StgValue>
</operation>

<operation id="6883" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7133" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7131 %sext_ln58_2299 = sext i16 %select_ln58_3950

]]></Node>
<StgValue><ssdm name="sext_ln58_2299"/></StgValue>
</operation>

<operation id="6884" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7134" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7132 %sext_ln58_2300 = sext i16 %mult_1577

]]></Node>
<StgValue><ssdm name="sext_ln58_2300"/></StgValue>
</operation>

<operation id="6885" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7133 %add_ln58_1725 = add i17 %sext_ln58_2300, i17 %sext_ln58_2299

]]></Node>
<StgValue><ssdm name="add_ln58_1725"/></StgValue>
</operation>

<operation id="6886" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7136" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7134 %tmp_6877 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1725, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6877"/></StgValue>
</operation>

<operation id="6887" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7135 %add_ln58_2432 = add i16 %mult_1577, i16 %select_ln58_3950

]]></Node>
<StgValue><ssdm name="add_ln58_2432"/></StgValue>
</operation>

<operation id="6888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7136 %tmp_6878 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2432, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6878"/></StgValue>
</operation>

<operation id="6889" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7137 %xor_ln58_5669 = xor i1 %tmp_6877, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5669"/></StgValue>
</operation>

<operation id="6890" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7138 %and_ln58_2833 = and i1 %tmp_6878, i1 %xor_ln58_5669

]]></Node>
<StgValue><ssdm name="and_ln58_2833"/></StgValue>
</operation>

<operation id="6891" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7139 %xor_ln58_5670 = xor i1 %tmp_6878, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5670"/></StgValue>
</operation>

<operation id="6892" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7140 %and_ln58_2834 = and i1 %tmp_6877, i1 %xor_ln58_5670

]]></Node>
<StgValue><ssdm name="and_ln58_2834"/></StgValue>
</operation>

<operation id="6893" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7141 %xor_ln58_5671 = xor i1 %tmp_6877, i1 %tmp_6878

]]></Node>
<StgValue><ssdm name="xor_ln58_5671"/></StgValue>
</operation>

<operation id="6894" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7142 %xor_ln58_5672 = xor i1 %xor_ln58_5671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5672"/></StgValue>
</operation>

<operation id="6895" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7143 %or_ln58_1415 = or i1 %and_ln58_2833, i1 %xor_ln58_5672

]]></Node>
<StgValue><ssdm name="or_ln58_1415"/></StgValue>
</operation>

<operation id="6896" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7144 %select_ln58_4251 = select i1 %xor_ln58_5671, i16 32767, i16 %add_ln58_2432

]]></Node>
<StgValue><ssdm name="select_ln58_4251"/></StgValue>
</operation>

<operation id="6897" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7145 %select_ln58_4252 = select i1 %and_ln58_2834, i16 32768, i16 %add_ln58_2432

]]></Node>
<StgValue><ssdm name="select_ln58_4252"/></StgValue>
</operation>

<operation id="6898" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7148" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7146 %select_ln58_4253 = select i1 %or_ln58_1415, i16 %select_ln58_4251, i16 %select_ln58_4252

]]></Node>
<StgValue><ssdm name="select_ln58_4253"/></StgValue>
</operation>

<operation id="6899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7149" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7147 %sext_ln58_2301 = sext i16 %select_ln58_4187

]]></Node>
<StgValue><ssdm name="sext_ln58_2301"/></StgValue>
</operation>

<operation id="6900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7150" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7148 %sext_ln58_2302 = sext i16 %mult_1578

]]></Node>
<StgValue><ssdm name="sext_ln58_2302"/></StgValue>
</operation>

<operation id="6901" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7151" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7149 %add_ln58_1726 = add i17 %sext_ln58_2302, i17 %sext_ln58_2301

]]></Node>
<StgValue><ssdm name="add_ln58_1726"/></StgValue>
</operation>

<operation id="6902" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7152" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7150 %tmp_6879 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1726, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6879"/></StgValue>
</operation>

<operation id="6903" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7151 %add_ln58_2433 = add i16 %mult_1578, i16 %select_ln58_4187

]]></Node>
<StgValue><ssdm name="add_ln58_2433"/></StgValue>
</operation>

<operation id="6904" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7152 %tmp_6880 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2433, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6880"/></StgValue>
</operation>

<operation id="6905" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7153 %xor_ln58_5673 = xor i1 %tmp_6879, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5673"/></StgValue>
</operation>

<operation id="6906" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7154 %and_ln58_2835 = and i1 %tmp_6880, i1 %xor_ln58_5673

]]></Node>
<StgValue><ssdm name="and_ln58_2835"/></StgValue>
</operation>

<operation id="6907" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7155 %xor_ln58_5674 = xor i1 %tmp_6880, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5674"/></StgValue>
</operation>

<operation id="6908" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7156 %and_ln58_2836 = and i1 %tmp_6879, i1 %xor_ln58_5674

]]></Node>
<StgValue><ssdm name="and_ln58_2836"/></StgValue>
</operation>

<operation id="6909" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7157 %xor_ln58_5675 = xor i1 %tmp_6879, i1 %tmp_6880

]]></Node>
<StgValue><ssdm name="xor_ln58_5675"/></StgValue>
</operation>

<operation id="6910" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7158 %xor_ln58_5676 = xor i1 %xor_ln58_5675, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5676"/></StgValue>
</operation>

<operation id="6911" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7159 %or_ln58_1416 = or i1 %and_ln58_2835, i1 %xor_ln58_5676

]]></Node>
<StgValue><ssdm name="or_ln58_1416"/></StgValue>
</operation>

<operation id="6912" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7162" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7160 %select_ln58_4254 = select i1 %xor_ln58_5675, i16 32767, i16 %add_ln58_2433

]]></Node>
<StgValue><ssdm name="select_ln58_4254"/></StgValue>
</operation>

<operation id="6913" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7161 %select_ln58_4255 = select i1 %and_ln58_2836, i16 32768, i16 %add_ln58_2433

]]></Node>
<StgValue><ssdm name="select_ln58_4255"/></StgValue>
</operation>

<operation id="6914" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7162 %select_ln58_4256 = select i1 %or_ln58_1416, i16 %select_ln58_4254, i16 %select_ln58_4255

]]></Node>
<StgValue><ssdm name="select_ln58_4256"/></StgValue>
</operation>

<operation id="6915" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7181" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7179 %sext_ln58_2305 = sext i16 %select_ln58_4148

]]></Node>
<StgValue><ssdm name="sext_ln58_2305"/></StgValue>
</operation>

<operation id="6916" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7182" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7180 %sext_ln58_2306 = sext i16 %mult_1580

]]></Node>
<StgValue><ssdm name="sext_ln58_2306"/></StgValue>
</operation>

<operation id="6917" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7183" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7181 %add_ln58_1728 = add i17 %sext_ln58_2306, i17 %sext_ln58_2305

]]></Node>
<StgValue><ssdm name="add_ln58_1728"/></StgValue>
</operation>

<operation id="6918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7184" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7182 %tmp_6883 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1728, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6883"/></StgValue>
</operation>

<operation id="6919" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7183 %add_ln58_2435 = add i16 %mult_1580, i16 %select_ln58_4148

]]></Node>
<StgValue><ssdm name="add_ln58_2435"/></StgValue>
</operation>

<operation id="6920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7186" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7184 %tmp_6884 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2435, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6884"/></StgValue>
</operation>

<operation id="6921" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7185 %xor_ln58_5681 = xor i1 %tmp_6883, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5681"/></StgValue>
</operation>

<operation id="6922" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7186 %and_ln58_2839 = and i1 %tmp_6884, i1 %xor_ln58_5681

]]></Node>
<StgValue><ssdm name="and_ln58_2839"/></StgValue>
</operation>

<operation id="6923" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7187 %xor_ln58_5682 = xor i1 %tmp_6884, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5682"/></StgValue>
</operation>

<operation id="6924" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7188 %and_ln58_2840 = and i1 %tmp_6883, i1 %xor_ln58_5682

]]></Node>
<StgValue><ssdm name="and_ln58_2840"/></StgValue>
</operation>

<operation id="6925" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7189 %xor_ln58_5683 = xor i1 %tmp_6883, i1 %tmp_6884

]]></Node>
<StgValue><ssdm name="xor_ln58_5683"/></StgValue>
</operation>

<operation id="6926" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7190 %xor_ln58_5684 = xor i1 %xor_ln58_5683, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5684"/></StgValue>
</operation>

<operation id="6927" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7191 %or_ln58_1418 = or i1 %and_ln58_2839, i1 %xor_ln58_5684

]]></Node>
<StgValue><ssdm name="or_ln58_1418"/></StgValue>
</operation>

<operation id="6928" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7192 %select_ln58_4260 = select i1 %xor_ln58_5683, i16 32767, i16 %add_ln58_2435

]]></Node>
<StgValue><ssdm name="select_ln58_4260"/></StgValue>
</operation>

<operation id="6929" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7193 %select_ln58_4261 = select i1 %and_ln58_2840, i16 32768, i16 %add_ln58_2435

]]></Node>
<StgValue><ssdm name="select_ln58_4261"/></StgValue>
</operation>

<operation id="6930" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7196" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7194 %select_ln58_4262 = select i1 %or_ln58_1418, i16 %select_ln58_4260, i16 %select_ln58_4261

]]></Node>
<StgValue><ssdm name="select_ln58_4262"/></StgValue>
</operation>

<operation id="6931" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7197" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7195 %sext_ln58_2307 = sext i16 %select_ln58_4109

]]></Node>
<StgValue><ssdm name="sext_ln58_2307"/></StgValue>
</operation>

<operation id="6932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7198" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7196 %sext_ln58_2308 = sext i16 %mult_1581

]]></Node>
<StgValue><ssdm name="sext_ln58_2308"/></StgValue>
</operation>

<operation id="6933" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7199" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7197 %add_ln58_1729 = add i17 %sext_ln58_2308, i17 %sext_ln58_2307

]]></Node>
<StgValue><ssdm name="add_ln58_1729"/></StgValue>
</operation>

<operation id="6934" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7200" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7198 %tmp_6885 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1729, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6885"/></StgValue>
</operation>

<operation id="6935" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7199 %add_ln58_2436 = add i16 %mult_1581, i16 %select_ln58_4109

]]></Node>
<StgValue><ssdm name="add_ln58_2436"/></StgValue>
</operation>

<operation id="6936" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7200 %tmp_6886 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2436, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6886"/></StgValue>
</operation>

<operation id="6937" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7201 %xor_ln58_5685 = xor i1 %tmp_6885, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5685"/></StgValue>
</operation>

<operation id="6938" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7202 %and_ln58_2841 = and i1 %tmp_6886, i1 %xor_ln58_5685

]]></Node>
<StgValue><ssdm name="and_ln58_2841"/></StgValue>
</operation>

<operation id="6939" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7203 %xor_ln58_5686 = xor i1 %tmp_6886, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5686"/></StgValue>
</operation>

<operation id="6940" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7204 %and_ln58_2842 = and i1 %tmp_6885, i1 %xor_ln58_5686

]]></Node>
<StgValue><ssdm name="and_ln58_2842"/></StgValue>
</operation>

<operation id="6941" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7205 %xor_ln58_5687 = xor i1 %tmp_6885, i1 %tmp_6886

]]></Node>
<StgValue><ssdm name="xor_ln58_5687"/></StgValue>
</operation>

<operation id="6942" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7206 %xor_ln58_5688 = xor i1 %xor_ln58_5687, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5688"/></StgValue>
</operation>

<operation id="6943" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7207 %or_ln58_1419 = or i1 %and_ln58_2841, i1 %xor_ln58_5688

]]></Node>
<StgValue><ssdm name="or_ln58_1419"/></StgValue>
</operation>

<operation id="6944" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7208 %select_ln58_4263 = select i1 %xor_ln58_5687, i16 32767, i16 %add_ln58_2436

]]></Node>
<StgValue><ssdm name="select_ln58_4263"/></StgValue>
</operation>

<operation id="6945" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7209 %select_ln58_4264 = select i1 %and_ln58_2842, i16 32768, i16 %add_ln58_2436

]]></Node>
<StgValue><ssdm name="select_ln58_4264"/></StgValue>
</operation>

<operation id="6946" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7212" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7210 %select_ln58_4265 = select i1 %or_ln58_1419, i16 %select_ln58_4263, i16 %select_ln58_4264

]]></Node>
<StgValue><ssdm name="select_ln58_4265"/></StgValue>
</operation>

<operation id="6947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7213" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7211 %sext_ln58_2309 = sext i16 %select_ln58_4073

]]></Node>
<StgValue><ssdm name="sext_ln58_2309"/></StgValue>
</operation>

<operation id="6948" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7214" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7212 %add_ln58_1730 = add i17 %sext_ln58_2306, i17 %sext_ln58_2309

]]></Node>
<StgValue><ssdm name="add_ln58_1730"/></StgValue>
</operation>

<operation id="6949" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7215" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7213 %tmp_6887 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1730, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6887"/></StgValue>
</operation>

<operation id="6950" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7214 %add_ln58_2437 = add i16 %mult_1580, i16 %select_ln58_4073

]]></Node>
<StgValue><ssdm name="add_ln58_2437"/></StgValue>
</operation>

<operation id="6951" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7215 %tmp_6888 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2437, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6888"/></StgValue>
</operation>

<operation id="6952" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7216 %xor_ln58_5689 = xor i1 %tmp_6887, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5689"/></StgValue>
</operation>

<operation id="6953" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7217 %and_ln58_2843 = and i1 %tmp_6888, i1 %xor_ln58_5689

]]></Node>
<StgValue><ssdm name="and_ln58_2843"/></StgValue>
</operation>

<operation id="6954" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7218 %xor_ln58_5690 = xor i1 %tmp_6888, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5690"/></StgValue>
</operation>

<operation id="6955" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7219 %and_ln58_2844 = and i1 %tmp_6887, i1 %xor_ln58_5690

]]></Node>
<StgValue><ssdm name="and_ln58_2844"/></StgValue>
</operation>

<operation id="6956" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7220 %xor_ln58_5691 = xor i1 %tmp_6887, i1 %tmp_6888

]]></Node>
<StgValue><ssdm name="xor_ln58_5691"/></StgValue>
</operation>

<operation id="6957" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7221 %xor_ln58_5692 = xor i1 %xor_ln58_5691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5692"/></StgValue>
</operation>

<operation id="6958" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7222 %or_ln58_1420 = or i1 %and_ln58_2843, i1 %xor_ln58_5692

]]></Node>
<StgValue><ssdm name="or_ln58_1420"/></StgValue>
</operation>

<operation id="6959" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7223 %select_ln58_4266 = select i1 %xor_ln58_5691, i16 32767, i16 %add_ln58_2437

]]></Node>
<StgValue><ssdm name="select_ln58_4266"/></StgValue>
</operation>

<operation id="6960" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7226" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7224 %select_ln58_4267 = select i1 %and_ln58_2844, i16 32768, i16 %add_ln58_2437

]]></Node>
<StgValue><ssdm name="select_ln58_4267"/></StgValue>
</operation>

<operation id="6961" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7227" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7225 %select_ln58_4268 = select i1 %or_ln58_1420, i16 %select_ln58_4266, i16 %select_ln58_4267

]]></Node>
<StgValue><ssdm name="select_ln58_4268"/></StgValue>
</operation>

<operation id="6962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7228" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7226 %sext_ln58_2310 = sext i16 %select_ln58_4151

]]></Node>
<StgValue><ssdm name="sext_ln58_2310"/></StgValue>
</operation>

<operation id="6963" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7229" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7227 %sext_ln58_2311 = sext i16 %mult_1582

]]></Node>
<StgValue><ssdm name="sext_ln58_2311"/></StgValue>
</operation>

<operation id="6964" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7228 %add_ln58_1731 = add i17 %sext_ln58_2311, i17 %sext_ln58_2310

]]></Node>
<StgValue><ssdm name="add_ln58_1731"/></StgValue>
</operation>

<operation id="6965" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7231" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7229 %tmp_6889 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1731, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6889"/></StgValue>
</operation>

<operation id="6966" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7230 %add_ln58_2438 = add i16 %mult_1582, i16 %select_ln58_4151

]]></Node>
<StgValue><ssdm name="add_ln58_2438"/></StgValue>
</operation>

<operation id="6967" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7231 %tmp_6890 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2438, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6890"/></StgValue>
</operation>

<operation id="6968" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7232 %xor_ln58_5693 = xor i1 %tmp_6889, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5693"/></StgValue>
</operation>

<operation id="6969" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7233 %and_ln58_2845 = and i1 %tmp_6890, i1 %xor_ln58_5693

]]></Node>
<StgValue><ssdm name="and_ln58_2845"/></StgValue>
</operation>

<operation id="6970" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7234 %xor_ln58_5694 = xor i1 %tmp_6890, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5694"/></StgValue>
</operation>

<operation id="6971" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7235 %and_ln58_2846 = and i1 %tmp_6889, i1 %xor_ln58_5694

]]></Node>
<StgValue><ssdm name="and_ln58_2846"/></StgValue>
</operation>

<operation id="6972" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7236 %xor_ln58_5695 = xor i1 %tmp_6889, i1 %tmp_6890

]]></Node>
<StgValue><ssdm name="xor_ln58_5695"/></StgValue>
</operation>

<operation id="6973" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7237 %xor_ln58_5696 = xor i1 %xor_ln58_5695, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5696"/></StgValue>
</operation>

<operation id="6974" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7238 %or_ln58_1421 = or i1 %and_ln58_2845, i1 %xor_ln58_5696

]]></Node>
<StgValue><ssdm name="or_ln58_1421"/></StgValue>
</operation>

<operation id="6975" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7241" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7239 %select_ln58_4269 = select i1 %xor_ln58_5695, i16 32767, i16 %add_ln58_2438

]]></Node>
<StgValue><ssdm name="select_ln58_4269"/></StgValue>
</operation>

<operation id="6976" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7242" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7240 %select_ln58_4270 = select i1 %and_ln58_2846, i16 32768, i16 %add_ln58_2438

]]></Node>
<StgValue><ssdm name="select_ln58_4270"/></StgValue>
</operation>

<operation id="6977" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7243" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7241 %select_ln58_4271 = select i1 %or_ln58_1421, i16 %select_ln58_4269, i16 %select_ln58_4270

]]></Node>
<StgValue><ssdm name="select_ln58_4271"/></StgValue>
</operation>

<operation id="6978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7244" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7242 %sext_ln58_2312 = sext i16 %select_ln58_4241

]]></Node>
<StgValue><ssdm name="sext_ln58_2312"/></StgValue>
</operation>

<operation id="6979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7245" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7243 %sext_ln58_2313 = sext i16 %mult_1583

]]></Node>
<StgValue><ssdm name="sext_ln58_2313"/></StgValue>
</operation>

<operation id="6980" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7246" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7244 %add_ln58_1732 = add i17 %sext_ln58_2313, i17 %sext_ln58_2312

]]></Node>
<StgValue><ssdm name="add_ln58_1732"/></StgValue>
</operation>

<operation id="6981" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7247" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7245 %tmp_6891 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1732, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6891"/></StgValue>
</operation>

<operation id="6982" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7246 %add_ln58_2439 = add i16 %mult_1583, i16 %select_ln58_4241

]]></Node>
<StgValue><ssdm name="add_ln58_2439"/></StgValue>
</operation>

<operation id="6983" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7247 %tmp_6892 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2439, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6892"/></StgValue>
</operation>

<operation id="6984" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7248 %xor_ln58_5697 = xor i1 %tmp_6891, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5697"/></StgValue>
</operation>

<operation id="6985" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7249 %and_ln58_2847 = and i1 %tmp_6892, i1 %xor_ln58_5697

]]></Node>
<StgValue><ssdm name="and_ln58_2847"/></StgValue>
</operation>

<operation id="6986" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7250 %xor_ln58_5698 = xor i1 %tmp_6892, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5698"/></StgValue>
</operation>

<operation id="6987" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7251 %and_ln58_2848 = and i1 %tmp_6891, i1 %xor_ln58_5698

]]></Node>
<StgValue><ssdm name="and_ln58_2848"/></StgValue>
</operation>

<operation id="6988" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7252 %xor_ln58_5699 = xor i1 %tmp_6891, i1 %tmp_6892

]]></Node>
<StgValue><ssdm name="xor_ln58_5699"/></StgValue>
</operation>

<operation id="6989" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7253 %xor_ln58_5700 = xor i1 %xor_ln58_5699, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5700"/></StgValue>
</operation>

<operation id="6990" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7254 %or_ln58_1422 = or i1 %and_ln58_2847, i1 %xor_ln58_5700

]]></Node>
<StgValue><ssdm name="or_ln58_1422"/></StgValue>
</operation>

<operation id="6991" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7255 %select_ln58_4272 = select i1 %xor_ln58_5699, i16 32767, i16 %add_ln58_2439

]]></Node>
<StgValue><ssdm name="select_ln58_4272"/></StgValue>
</operation>

<operation id="6992" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7258" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7256 %select_ln58_4273 = select i1 %and_ln58_2848, i16 32768, i16 %add_ln58_2439

]]></Node>
<StgValue><ssdm name="select_ln58_4273"/></StgValue>
</operation>

<operation id="6993" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7257 %select_ln58_4274 = select i1 %or_ln58_1422, i16 %select_ln58_4272, i16 %select_ln58_4273

]]></Node>
<StgValue><ssdm name="select_ln58_4274"/></StgValue>
</operation>

<operation id="6994" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7260" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7258 %sext_ln58_2314 = sext i16 %select_ln58_4214

]]></Node>
<StgValue><ssdm name="sext_ln58_2314"/></StgValue>
</operation>

<operation id="6995" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7261" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7259 %sext_ln58_2315 = sext i16 %mult_1584

]]></Node>
<StgValue><ssdm name="sext_ln58_2315"/></StgValue>
</operation>

<operation id="6996" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7262" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7260 %add_ln58_1733 = add i17 %sext_ln58_2315, i17 %sext_ln58_2314

]]></Node>
<StgValue><ssdm name="add_ln58_1733"/></StgValue>
</operation>

<operation id="6997" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7263" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7261 %tmp_6893 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1733, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6893"/></StgValue>
</operation>

<operation id="6998" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7262 %add_ln58_2440 = add i16 %mult_1584, i16 %select_ln58_4214

]]></Node>
<StgValue><ssdm name="add_ln58_2440"/></StgValue>
</operation>

<operation id="6999" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7265" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7263 %tmp_6894 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2440, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6894"/></StgValue>
</operation>

<operation id="7000" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7264 %xor_ln58_5701 = xor i1 %tmp_6893, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5701"/></StgValue>
</operation>

<operation id="7001" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7265 %and_ln58_2849 = and i1 %tmp_6894, i1 %xor_ln58_5701

]]></Node>
<StgValue><ssdm name="and_ln58_2849"/></StgValue>
</operation>

<operation id="7002" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7266 %xor_ln58_5702 = xor i1 %tmp_6894, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5702"/></StgValue>
</operation>

<operation id="7003" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7267 %and_ln58_2850 = and i1 %tmp_6893, i1 %xor_ln58_5702

]]></Node>
<StgValue><ssdm name="and_ln58_2850"/></StgValue>
</operation>

<operation id="7004" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7268 %xor_ln58_5703 = xor i1 %tmp_6893, i1 %tmp_6894

]]></Node>
<StgValue><ssdm name="xor_ln58_5703"/></StgValue>
</operation>

<operation id="7005" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7269 %xor_ln58_5704 = xor i1 %xor_ln58_5703, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5704"/></StgValue>
</operation>

<operation id="7006" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7270 %or_ln58_1423 = or i1 %and_ln58_2849, i1 %xor_ln58_5704

]]></Node>
<StgValue><ssdm name="or_ln58_1423"/></StgValue>
</operation>

<operation id="7007" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7271 %select_ln58_4275 = select i1 %xor_ln58_5703, i16 32767, i16 %add_ln58_2440

]]></Node>
<StgValue><ssdm name="select_ln58_4275"/></StgValue>
</operation>

<operation id="7008" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7272 %select_ln58_4276 = select i1 %and_ln58_2850, i16 32768, i16 %add_ln58_2440

]]></Node>
<StgValue><ssdm name="select_ln58_4276"/></StgValue>
</operation>

<operation id="7009" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7273 %select_ln58_4277 = select i1 %or_ln58_1423, i16 %select_ln58_4275, i16 %select_ln58_4276

]]></Node>
<StgValue><ssdm name="select_ln58_4277"/></StgValue>
</operation>

<operation id="7010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7276" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7274 %sext_ln58_2316 = sext i16 %select_ln58_4016

]]></Node>
<StgValue><ssdm name="sext_ln58_2316"/></StgValue>
</operation>

<operation id="7011" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7277" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7275 %sext_ln58_2317 = sext i16 %mult_1585

]]></Node>
<StgValue><ssdm name="sext_ln58_2317"/></StgValue>
</operation>

<operation id="7012" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7278" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7276 %add_ln58_1734 = add i17 %sext_ln58_2317, i17 %sext_ln58_2316

]]></Node>
<StgValue><ssdm name="add_ln58_1734"/></StgValue>
</operation>

<operation id="7013" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7279" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7277 %tmp_6895 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1734, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6895"/></StgValue>
</operation>

<operation id="7014" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7278 %add_ln58_2441 = add i16 %mult_1585, i16 %select_ln58_4016

]]></Node>
<StgValue><ssdm name="add_ln58_2441"/></StgValue>
</operation>

<operation id="7015" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7279 %tmp_6896 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2441, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6896"/></StgValue>
</operation>

<operation id="7016" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7280 %xor_ln58_5705 = xor i1 %tmp_6895, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5705"/></StgValue>
</operation>

<operation id="7017" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7281 %and_ln58_2851 = and i1 %tmp_6896, i1 %xor_ln58_5705

]]></Node>
<StgValue><ssdm name="and_ln58_2851"/></StgValue>
</operation>

<operation id="7018" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7282 %xor_ln58_5706 = xor i1 %tmp_6896, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5706"/></StgValue>
</operation>

<operation id="7019" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7283 %and_ln58_2852 = and i1 %tmp_6895, i1 %xor_ln58_5706

]]></Node>
<StgValue><ssdm name="and_ln58_2852"/></StgValue>
</operation>

<operation id="7020" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7284 %xor_ln58_5707 = xor i1 %tmp_6895, i1 %tmp_6896

]]></Node>
<StgValue><ssdm name="xor_ln58_5707"/></StgValue>
</operation>

<operation id="7021" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7285 %xor_ln58_5708 = xor i1 %xor_ln58_5707, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5708"/></StgValue>
</operation>

<operation id="7022" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7286 %or_ln58_1424 = or i1 %and_ln58_2851, i1 %xor_ln58_5708

]]></Node>
<StgValue><ssdm name="or_ln58_1424"/></StgValue>
</operation>

<operation id="7023" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7287 %select_ln58_4278 = select i1 %xor_ln58_5707, i16 32767, i16 %add_ln58_2441

]]></Node>
<StgValue><ssdm name="select_ln58_4278"/></StgValue>
</operation>

<operation id="7024" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7288 %select_ln58_4279 = select i1 %and_ln58_2852, i16 32768, i16 %add_ln58_2441

]]></Node>
<StgValue><ssdm name="select_ln58_4279"/></StgValue>
</operation>

<operation id="7025" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7289 %select_ln58_4280 = select i1 %or_ln58_1424, i16 %select_ln58_4278, i16 %select_ln58_4279

]]></Node>
<StgValue><ssdm name="select_ln58_4280"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="7026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:4865 %conv_i_i_14 = sext i16 %a_14

]]></Node>
<StgValue><ssdm name="conv_i_i_14"/></StgValue>
</operation>

<operation id="7027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="30" op_0_bw="16">
<![CDATA[
entry_ifconv:4867 %sext_ln70_25 = sext i16 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln70_25"/></StgValue>
</operation>

<operation id="7028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4868 %sext_ln70_26 = sext i16 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln70_26"/></StgValue>
</operation>

<operation id="7029" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4869 %mul_ln73_1593 = mul i32 %conv_i_i_14, i32 4294942724

]]></Node>
<StgValue><ssdm name="mul_ln73_1593"/></StgValue>
</operation>

<operation id="7030" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4870 %tmp_6580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1593, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6580"/></StgValue>
</operation>

<operation id="7031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4871 %trunc_ln42_1726 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1593, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1726"/></StgValue>
</operation>

<operation id="7032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4872 %tmp_6581 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1593, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6581"/></StgValue>
</operation>

<operation id="7033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4873 %tmp_6582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1593, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6582"/></StgValue>
</operation>

<operation id="7034" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4874 %trunc_ln42_2657 = trunc i32 %mul_ln73_1593

]]></Node>
<StgValue><ssdm name="trunc_ln42_2657"/></StgValue>
</operation>

<operation id="7035" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4875 %icmp_ln42_1726 = icmp_ne  i14 %trunc_ln42_2657, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1726"/></StgValue>
</operation>

<operation id="7036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4876 %tmp_6583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1593, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6583"/></StgValue>
</operation>

<operation id="7037" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4877 %or_ln42_2221 = or i1 %tmp_6581, i1 %icmp_ln42_1726

]]></Node>
<StgValue><ssdm name="or_ln42_2221"/></StgValue>
</operation>

<operation id="7038" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4878 %and_ln42_2378 = and i1 %or_ln42_2221, i1 %tmp_6582

]]></Node>
<StgValue><ssdm name="and_ln42_2378"/></StgValue>
</operation>

<operation id="7039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4879 %zext_ln42_1717 = zext i1 %and_ln42_2378

]]></Node>
<StgValue><ssdm name="zext_ln42_1717"/></StgValue>
</operation>

<operation id="7040" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4880 %add_ln42_163 = add i16 %trunc_ln42_1726, i16 %zext_ln42_1717

]]></Node>
<StgValue><ssdm name="add_ln42_163"/></StgValue>
</operation>

<operation id="7041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4881 %tmp_6584 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_163, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6584"/></StgValue>
</operation>

<operation id="7042" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4882 %xor_ln42_815 = xor i1 %tmp_6584, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_815"/></StgValue>
</operation>

<operation id="7043" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4883 %and_ln42_2379 = and i1 %tmp_6583, i1 %xor_ln42_815

]]></Node>
<StgValue><ssdm name="and_ln42_2379"/></StgValue>
</operation>

<operation id="7044" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4884 %xor_ln42_816 = xor i1 %tmp_6580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_816"/></StgValue>
</operation>

<operation id="7045" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4885 %select_ln42_652 = select i1 %and_ln42_2379, i1 %tmp_6580, i1 %xor_ln42_816

]]></Node>
<StgValue><ssdm name="select_ln42_652"/></StgValue>
</operation>

<operation id="7046" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4886 %select_ln42_653 = select i1 %and_ln42_2379, i1 %xor_ln42_816, i1 %tmp_6580

]]></Node>
<StgValue><ssdm name="select_ln42_653"/></StgValue>
</operation>

<operation id="7047" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4887 %xor_ln42_817 = xor i1 %tmp_6583, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_817"/></StgValue>
</operation>

<operation id="7048" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4888 %or_ln42_2222 = or i1 %tmp_6584, i1 %xor_ln42_817

]]></Node>
<StgValue><ssdm name="or_ln42_2222"/></StgValue>
</operation>

<operation id="7049" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4889 %xor_ln42_818 = xor i1 %select_ln42_652, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_818"/></StgValue>
</operation>

<operation id="7050" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4890 %or_ln42_2223 = or i1 %tmp_6584, i1 %xor_ln42_818

]]></Node>
<StgValue><ssdm name="or_ln42_2223"/></StgValue>
</operation>

<operation id="7051" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4891 %and_ln42_2380 = and i1 %or_ln42_2223, i1 %xor_ln42_816

]]></Node>
<StgValue><ssdm name="and_ln42_2380"/></StgValue>
</operation>

<operation id="7052" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4892 %and_ln42_2381 = and i1 %tmp_6584, i1 %select_ln42_653

]]></Node>
<StgValue><ssdm name="and_ln42_2381"/></StgValue>
</operation>

<operation id="7053" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4893 %xor_ln42_819 = xor i1 %and_ln42_2381, i1 %or_ln42_2222

]]></Node>
<StgValue><ssdm name="xor_ln42_819"/></StgValue>
</operation>

<operation id="7054" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4894 %and_ln42_2382 = and i1 %xor_ln42_819, i1 %tmp_6580

]]></Node>
<StgValue><ssdm name="and_ln42_2382"/></StgValue>
</operation>

<operation id="7055" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4895 %select_ln42_654 = select i1 %and_ln42_2380, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_654"/></StgValue>
</operation>

<operation id="7056" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4896 %or_ln42_2224 = or i1 %and_ln42_2380, i1 %and_ln42_2382

]]></Node>
<StgValue><ssdm name="or_ln42_2224"/></StgValue>
</operation>

<operation id="7057" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4897 %mult_1600 = select i1 %or_ln42_2224, i16 %select_ln42_654, i16 %add_ln42_163

]]></Node>
<StgValue><ssdm name="mult_1600"/></StgValue>
</operation>

<operation id="7058" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4898 %mul_ln73_1594 = mul i32 %conv_i_i_14, i32 4294950269

]]></Node>
<StgValue><ssdm name="mul_ln73_1594"/></StgValue>
</operation>

<operation id="7059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4899 %tmp_6585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1594, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6585"/></StgValue>
</operation>

<operation id="7060" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4900 %trunc_ln42_1727 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1594, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1727"/></StgValue>
</operation>

<operation id="7061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4901 %tmp_6586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1594, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6586"/></StgValue>
</operation>

<operation id="7062" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4902 %tmp_6587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1594, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6587"/></StgValue>
</operation>

<operation id="7063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4903 %trunc_ln42_2658 = trunc i32 %mul_ln73_1594

]]></Node>
<StgValue><ssdm name="trunc_ln42_2658"/></StgValue>
</operation>

<operation id="7064" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4904 %icmp_ln42_1727 = icmp_ne  i14 %trunc_ln42_2658, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1727"/></StgValue>
</operation>

<operation id="7065" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4905 %tmp_6588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1594, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6588"/></StgValue>
</operation>

<operation id="7066" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4906 %or_ln42_2225 = or i1 %tmp_6586, i1 %icmp_ln42_1727

]]></Node>
<StgValue><ssdm name="or_ln42_2225"/></StgValue>
</operation>

<operation id="7067" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4907 %and_ln42_2383 = and i1 %or_ln42_2225, i1 %tmp_6587

]]></Node>
<StgValue><ssdm name="and_ln42_2383"/></StgValue>
</operation>

<operation id="7068" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4908 %zext_ln42_1718 = zext i1 %and_ln42_2383

]]></Node>
<StgValue><ssdm name="zext_ln42_1718"/></StgValue>
</operation>

<operation id="7069" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4909 %add_ln42_164 = add i16 %trunc_ln42_1727, i16 %zext_ln42_1718

]]></Node>
<StgValue><ssdm name="add_ln42_164"/></StgValue>
</operation>

<operation id="7070" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4910 %tmp_6589 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_164, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6589"/></StgValue>
</operation>

<operation id="7071" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4911 %xor_ln42_820 = xor i1 %tmp_6589, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_820"/></StgValue>
</operation>

<operation id="7072" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4912 %and_ln42_2384 = and i1 %tmp_6588, i1 %xor_ln42_820

]]></Node>
<StgValue><ssdm name="and_ln42_2384"/></StgValue>
</operation>

<operation id="7073" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4913 %xor_ln42_821 = xor i1 %tmp_6585, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_821"/></StgValue>
</operation>

<operation id="7074" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4914 %select_ln42_656 = select i1 %and_ln42_2384, i1 %tmp_6585, i1 %xor_ln42_821

]]></Node>
<StgValue><ssdm name="select_ln42_656"/></StgValue>
</operation>

<operation id="7075" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4915 %select_ln42_657 = select i1 %and_ln42_2384, i1 %xor_ln42_821, i1 %tmp_6585

]]></Node>
<StgValue><ssdm name="select_ln42_657"/></StgValue>
</operation>

<operation id="7076" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4916 %xor_ln42_822 = xor i1 %tmp_6588, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_822"/></StgValue>
</operation>

<operation id="7077" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4917 %or_ln42_2226 = or i1 %tmp_6589, i1 %xor_ln42_822

]]></Node>
<StgValue><ssdm name="or_ln42_2226"/></StgValue>
</operation>

<operation id="7078" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4918 %xor_ln42_823 = xor i1 %select_ln42_656, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_823"/></StgValue>
</operation>

<operation id="7079" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4919 %or_ln42_2227 = or i1 %tmp_6589, i1 %xor_ln42_823

]]></Node>
<StgValue><ssdm name="or_ln42_2227"/></StgValue>
</operation>

<operation id="7080" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4920 %and_ln42_2385 = and i1 %or_ln42_2227, i1 %xor_ln42_821

]]></Node>
<StgValue><ssdm name="and_ln42_2385"/></StgValue>
</operation>

<operation id="7081" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4921 %and_ln42_2386 = and i1 %tmp_6589, i1 %select_ln42_657

]]></Node>
<StgValue><ssdm name="and_ln42_2386"/></StgValue>
</operation>

<operation id="7082" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4922 %xor_ln42_824 = xor i1 %and_ln42_2386, i1 %or_ln42_2226

]]></Node>
<StgValue><ssdm name="xor_ln42_824"/></StgValue>
</operation>

<operation id="7083" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4923 %and_ln42_2387 = and i1 %xor_ln42_824, i1 %tmp_6585

]]></Node>
<StgValue><ssdm name="and_ln42_2387"/></StgValue>
</operation>

<operation id="7084" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4924 %select_ln42_658 = select i1 %and_ln42_2385, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_658"/></StgValue>
</operation>

<operation id="7085" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4925 %or_ln42_2228 = or i1 %and_ln42_2385, i1 %and_ln42_2387

]]></Node>
<StgValue><ssdm name="or_ln42_2228"/></StgValue>
</operation>

<operation id="7086" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4926 %mult_1601 = select i1 %or_ln42_2228, i16 %select_ln42_658, i16 %add_ln42_164

]]></Node>
<StgValue><ssdm name="mult_1601"/></StgValue>
</operation>

<operation id="7087" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4927 %mul_ln73_1595 = mul i32 %conv_i_i_14, i32 21534

]]></Node>
<StgValue><ssdm name="mul_ln73_1595"/></StgValue>
</operation>

<operation id="7088" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4928 %tmp_6590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1595, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6590"/></StgValue>
</operation>

<operation id="7089" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4929 %trunc_ln42_1728 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1595, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1728"/></StgValue>
</operation>

<operation id="7090" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4930 %tmp_6591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1595, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6591"/></StgValue>
</operation>

<operation id="7091" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4931 %tmp_6592 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1595, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6592"/></StgValue>
</operation>

<operation id="7092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:4932 %trunc_ln42_2659 = trunc i32 %mul_ln73_1595

]]></Node>
<StgValue><ssdm name="trunc_ln42_2659"/></StgValue>
</operation>

<operation id="7093" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4933 %icmp_ln42_1728 = icmp_ne  i14 %trunc_ln42_2659, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1728"/></StgValue>
</operation>

<operation id="7094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4934 %tmp_6593 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1595, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6593"/></StgValue>
</operation>

<operation id="7095" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4935 %or_ln42_2229 = or i1 %tmp_6591, i1 %icmp_ln42_1728

]]></Node>
<StgValue><ssdm name="or_ln42_2229"/></StgValue>
</operation>

<operation id="7096" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4936 %and_ln42_2388 = and i1 %or_ln42_2229, i1 %tmp_6592

]]></Node>
<StgValue><ssdm name="and_ln42_2388"/></StgValue>
</operation>

<operation id="7097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4937 %zext_ln42_1719 = zext i1 %and_ln42_2388

]]></Node>
<StgValue><ssdm name="zext_ln42_1719"/></StgValue>
</operation>

<operation id="7098" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4938 %add_ln42_165 = add i16 %trunc_ln42_1728, i16 %zext_ln42_1719

]]></Node>
<StgValue><ssdm name="add_ln42_165"/></StgValue>
</operation>

<operation id="7099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4939 %tmp_6594 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_165, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6594"/></StgValue>
</operation>

<operation id="7100" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4940 %xor_ln42_825 = xor i1 %tmp_6594, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_825"/></StgValue>
</operation>

<operation id="7101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4941 %and_ln42_2389 = and i1 %tmp_6593, i1 %xor_ln42_825

]]></Node>
<StgValue><ssdm name="and_ln42_2389"/></StgValue>
</operation>

<operation id="7102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4942 %xor_ln42_826 = xor i1 %tmp_6590, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_826"/></StgValue>
</operation>

<operation id="7103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4943 %select_ln42_660 = select i1 %and_ln42_2389, i1 %tmp_6590, i1 %xor_ln42_826

]]></Node>
<StgValue><ssdm name="select_ln42_660"/></StgValue>
</operation>

<operation id="7104" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4944 %select_ln42_661 = select i1 %and_ln42_2389, i1 %xor_ln42_826, i1 %tmp_6590

]]></Node>
<StgValue><ssdm name="select_ln42_661"/></StgValue>
</operation>

<operation id="7105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4945 %xor_ln42_827 = xor i1 %tmp_6593, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_827"/></StgValue>
</operation>

<operation id="7106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4946 %or_ln42_2230 = or i1 %tmp_6594, i1 %xor_ln42_827

]]></Node>
<StgValue><ssdm name="or_ln42_2230"/></StgValue>
</operation>

<operation id="7107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4947 %xor_ln42_828 = xor i1 %select_ln42_660, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_828"/></StgValue>
</operation>

<operation id="7108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4948 %or_ln42_2231 = or i1 %tmp_6594, i1 %xor_ln42_828

]]></Node>
<StgValue><ssdm name="or_ln42_2231"/></StgValue>
</operation>

<operation id="7109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4949 %and_ln42_2390 = and i1 %or_ln42_2231, i1 %xor_ln42_826

]]></Node>
<StgValue><ssdm name="and_ln42_2390"/></StgValue>
</operation>

<operation id="7110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4950 %and_ln42_2391 = and i1 %tmp_6594, i1 %select_ln42_661

]]></Node>
<StgValue><ssdm name="and_ln42_2391"/></StgValue>
</operation>

<operation id="7111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4951 %xor_ln42_829 = xor i1 %and_ln42_2391, i1 %or_ln42_2230

]]></Node>
<StgValue><ssdm name="xor_ln42_829"/></StgValue>
</operation>

<operation id="7112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4952 %and_ln42_2392 = and i1 %xor_ln42_829, i1 %tmp_6590

]]></Node>
<StgValue><ssdm name="and_ln42_2392"/></StgValue>
</operation>

<operation id="7113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4953 %select_ln42_662 = select i1 %and_ln42_2390, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_662"/></StgValue>
</operation>

<operation id="7114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4954 %or_ln42_2232 = or i1 %and_ln42_2390, i1 %and_ln42_2392

]]></Node>
<StgValue><ssdm name="or_ln42_2232"/></StgValue>
</operation>

<operation id="7115" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4955 %mult_1602 = select i1 %or_ln42_2232, i16 %select_ln42_662, i16 %add_ln42_165

]]></Node>
<StgValue><ssdm name="mult_1602"/></StgValue>
</operation>

<operation id="7116" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4956 %mul_ln73_1596 = mul i31 %sext_ln70_26, i31 2147467588

]]></Node>
<StgValue><ssdm name="mul_ln73_1596"/></StgValue>
</operation>

<operation id="7117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4957 %tmp_6595 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1596, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6595"/></StgValue>
</operation>

<operation id="7118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4958 %trunc_ln42_1729 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1596, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1729"/></StgValue>
</operation>

<operation id="7119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4959 %tmp_6596 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1596, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6596"/></StgValue>
</operation>

<operation id="7120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4960 %tmp_6597 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1596, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6597"/></StgValue>
</operation>

<operation id="7121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:4961 %trunc_ln42_2660 = trunc i31 %mul_ln73_1596

]]></Node>
<StgValue><ssdm name="trunc_ln42_2660"/></StgValue>
</operation>

<operation id="7122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4962 %icmp_ln42_1729 = icmp_ne  i14 %trunc_ln42_2660, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1729"/></StgValue>
</operation>

<operation id="7123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4963 %tmp_6598 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1596, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6598"/></StgValue>
</operation>

<operation id="7124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4964 %or_ln42_2233 = or i1 %tmp_6596, i1 %icmp_ln42_1729

]]></Node>
<StgValue><ssdm name="or_ln42_2233"/></StgValue>
</operation>

<operation id="7125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4965 %and_ln42_2393 = and i1 %or_ln42_2233, i1 %tmp_6597

]]></Node>
<StgValue><ssdm name="and_ln42_2393"/></StgValue>
</operation>

<operation id="7126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4966 %zext_ln42_1720 = zext i1 %and_ln42_2393

]]></Node>
<StgValue><ssdm name="zext_ln42_1720"/></StgValue>
</operation>

<operation id="7127" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4967 %add_ln42_166 = add i16 %trunc_ln42_1729, i16 %zext_ln42_1720

]]></Node>
<StgValue><ssdm name="add_ln42_166"/></StgValue>
</operation>

<operation id="7128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4968 %tmp_6599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_166, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6599"/></StgValue>
</operation>

<operation id="7129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4969 %xor_ln42_830 = xor i1 %tmp_6599, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_830"/></StgValue>
</operation>

<operation id="7130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4970 %and_ln42_2394 = and i1 %tmp_6598, i1 %xor_ln42_830

]]></Node>
<StgValue><ssdm name="and_ln42_2394"/></StgValue>
</operation>

<operation id="7131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4971 %xor_ln42_831 = xor i1 %tmp_6595, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_831"/></StgValue>
</operation>

<operation id="7132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4972 %select_ln42_664 = select i1 %and_ln42_2394, i1 %tmp_6595, i1 %xor_ln42_831

]]></Node>
<StgValue><ssdm name="select_ln42_664"/></StgValue>
</operation>

<operation id="7133" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4973 %select_ln42_665 = select i1 %and_ln42_2394, i1 %xor_ln42_831, i1 %tmp_6595

]]></Node>
<StgValue><ssdm name="select_ln42_665"/></StgValue>
</operation>

<operation id="7134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4974 %xor_ln42_832 = xor i1 %tmp_6598, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_832"/></StgValue>
</operation>

<operation id="7135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4975 %or_ln42_2234 = or i1 %tmp_6599, i1 %xor_ln42_832

]]></Node>
<StgValue><ssdm name="or_ln42_2234"/></StgValue>
</operation>

<operation id="7136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4976 %xor_ln42_833 = xor i1 %select_ln42_664, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_833"/></StgValue>
</operation>

<operation id="7137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4977 %or_ln42_2235 = or i1 %tmp_6599, i1 %xor_ln42_833

]]></Node>
<StgValue><ssdm name="or_ln42_2235"/></StgValue>
</operation>

<operation id="7138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4978 %and_ln42_2395 = and i1 %or_ln42_2235, i1 %xor_ln42_831

]]></Node>
<StgValue><ssdm name="and_ln42_2395"/></StgValue>
</operation>

<operation id="7139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4979 %and_ln42_2396 = and i1 %tmp_6599, i1 %select_ln42_665

]]></Node>
<StgValue><ssdm name="and_ln42_2396"/></StgValue>
</operation>

<operation id="7140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4980 %xor_ln42_834 = xor i1 %and_ln42_2396, i1 %or_ln42_2234

]]></Node>
<StgValue><ssdm name="xor_ln42_834"/></StgValue>
</operation>

<operation id="7141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4981 %and_ln42_2397 = and i1 %xor_ln42_834, i1 %tmp_6595

]]></Node>
<StgValue><ssdm name="and_ln42_2397"/></StgValue>
</operation>

<operation id="7142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4982 %select_ln42_666 = select i1 %and_ln42_2395, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_666"/></StgValue>
</operation>

<operation id="7143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4983 %or_ln42_2236 = or i1 %and_ln42_2395, i1 %and_ln42_2397

]]></Node>
<StgValue><ssdm name="or_ln42_2236"/></StgValue>
</operation>

<operation id="7144" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4984 %mult_1603 = select i1 %or_ln42_2236, i16 %select_ln42_666, i16 %add_ln42_166

]]></Node>
<StgValue><ssdm name="mult_1603"/></StgValue>
</operation>

<operation id="7145" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4985 %mul_ln73_1597 = mul i31 %sext_ln70_26, i31 14538

]]></Node>
<StgValue><ssdm name="mul_ln73_1597"/></StgValue>
</operation>

<operation id="7146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4986 %tmp_6600 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1597, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6600"/></StgValue>
</operation>

<operation id="7147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4987 %trunc_ln42_1730 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1597, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1730"/></StgValue>
</operation>

<operation id="7148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4988 %tmp_6601 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1597, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6601"/></StgValue>
</operation>

<operation id="7149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4989 %tmp_6602 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1597, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6602"/></StgValue>
</operation>

<operation id="7150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:4990 %trunc_ln42_2661 = trunc i31 %mul_ln73_1597

]]></Node>
<StgValue><ssdm name="trunc_ln42_2661"/></StgValue>
</operation>

<operation id="7151" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:4991 %icmp_ln42_1730 = icmp_ne  i14 %trunc_ln42_2661, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1730"/></StgValue>
</operation>

<operation id="7152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4992 %tmp_6603 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1597, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6603"/></StgValue>
</operation>

<operation id="7153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4993 %or_ln42_2237 = or i1 %tmp_6601, i1 %icmp_ln42_1730

]]></Node>
<StgValue><ssdm name="or_ln42_2237"/></StgValue>
</operation>

<operation id="7154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4994 %and_ln42_2398 = and i1 %or_ln42_2237, i1 %tmp_6602

]]></Node>
<StgValue><ssdm name="and_ln42_2398"/></StgValue>
</operation>

<operation id="7155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4995 %zext_ln42_1721 = zext i1 %and_ln42_2398

]]></Node>
<StgValue><ssdm name="zext_ln42_1721"/></StgValue>
</operation>

<operation id="7156" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4996 %add_ln42_167 = add i16 %trunc_ln42_1730, i16 %zext_ln42_1721

]]></Node>
<StgValue><ssdm name="add_ln42_167"/></StgValue>
</operation>

<operation id="7157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4997 %tmp_6604 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_167, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6604"/></StgValue>
</operation>

<operation id="7158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4998 %xor_ln42_835 = xor i1 %tmp_6604, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_835"/></StgValue>
</operation>

<operation id="7159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4999 %and_ln42_2399 = and i1 %tmp_6603, i1 %xor_ln42_835

]]></Node>
<StgValue><ssdm name="and_ln42_2399"/></StgValue>
</operation>

<operation id="7160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5000 %xor_ln42_836 = xor i1 %tmp_6600, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_836"/></StgValue>
</operation>

<operation id="7161" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5001 %select_ln42_668 = select i1 %and_ln42_2399, i1 %tmp_6600, i1 %xor_ln42_836

]]></Node>
<StgValue><ssdm name="select_ln42_668"/></StgValue>
</operation>

<operation id="7162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5002 %select_ln42_669 = select i1 %and_ln42_2399, i1 %xor_ln42_836, i1 %tmp_6600

]]></Node>
<StgValue><ssdm name="select_ln42_669"/></StgValue>
</operation>

<operation id="7163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5003 %xor_ln42_837 = xor i1 %tmp_6603, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_837"/></StgValue>
</operation>

<operation id="7164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5004 %or_ln42_2238 = or i1 %tmp_6604, i1 %xor_ln42_837

]]></Node>
<StgValue><ssdm name="or_ln42_2238"/></StgValue>
</operation>

<operation id="7165" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5005 %xor_ln42_838 = xor i1 %select_ln42_668, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_838"/></StgValue>
</operation>

<operation id="7166" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5006 %or_ln42_2239 = or i1 %tmp_6604, i1 %xor_ln42_838

]]></Node>
<StgValue><ssdm name="or_ln42_2239"/></StgValue>
</operation>

<operation id="7167" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5007 %and_ln42_2400 = and i1 %or_ln42_2239, i1 %xor_ln42_836

]]></Node>
<StgValue><ssdm name="and_ln42_2400"/></StgValue>
</operation>

<operation id="7168" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5008 %and_ln42_2401 = and i1 %tmp_6604, i1 %select_ln42_669

]]></Node>
<StgValue><ssdm name="and_ln42_2401"/></StgValue>
</operation>

<operation id="7169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5009 %xor_ln42_839 = xor i1 %and_ln42_2401, i1 %or_ln42_2238

]]></Node>
<StgValue><ssdm name="xor_ln42_839"/></StgValue>
</operation>

<operation id="7170" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5010 %and_ln42_2402 = and i1 %xor_ln42_839, i1 %tmp_6600

]]></Node>
<StgValue><ssdm name="and_ln42_2402"/></StgValue>
</operation>

<operation id="7171" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5011 %select_ln42_670 = select i1 %and_ln42_2400, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_670"/></StgValue>
</operation>

<operation id="7172" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5012 %or_ln42_2240 = or i1 %and_ln42_2400, i1 %and_ln42_2402

]]></Node>
<StgValue><ssdm name="or_ln42_2240"/></StgValue>
</operation>

<operation id="7173" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5013 %mult_1604 = select i1 %or_ln42_2240, i16 %select_ln42_670, i16 %add_ln42_167

]]></Node>
<StgValue><ssdm name="mult_1604"/></StgValue>
</operation>

<operation id="7174" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:5014 %mul_ln73_1598 = mul i30 %sext_ln70_25, i30 1073734879

]]></Node>
<StgValue><ssdm name="mul_ln73_1598"/></StgValue>
</operation>

<operation id="7175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:5015 %tmp_6605 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1598, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6605"/></StgValue>
</operation>

<operation id="7176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5016 %trunc_ln42_2662 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1598, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2662"/></StgValue>
</operation>

<operation id="7177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:5017 %sext_ln42_777 = sext i15 %trunc_ln42_2662

]]></Node>
<StgValue><ssdm name="sext_ln42_777"/></StgValue>
</operation>

<operation id="7178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:5018 %tmp_6606 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1598, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6606"/></StgValue>
</operation>

<operation id="7179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:5019 %tmp_6607 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1598, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6607"/></StgValue>
</operation>

<operation id="7180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="14" op_0_bw="30">
<![CDATA[
entry_ifconv:5020 %trunc_ln42_2663 = trunc i30 %mul_ln73_1598

]]></Node>
<StgValue><ssdm name="trunc_ln42_2663"/></StgValue>
</operation>

<operation id="7181" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:5021 %icmp_ln42_1731 = icmp_ne  i14 %trunc_ln42_2663, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1731"/></StgValue>
</operation>

<operation id="7182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry_ifconv:5022 %tmp_6608 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1598, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6608"/></StgValue>
</operation>

<operation id="7183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5023 %or_ln42_2241 = or i1 %tmp_6606, i1 %icmp_ln42_1731

]]></Node>
<StgValue><ssdm name="or_ln42_2241"/></StgValue>
</operation>

<operation id="7184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5024 %and_ln42_2403 = and i1 %or_ln42_2241, i1 %tmp_6607

]]></Node>
<StgValue><ssdm name="and_ln42_2403"/></StgValue>
</operation>

<operation id="7185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5025 %zext_ln42_1722 = zext i1 %and_ln42_2403

]]></Node>
<StgValue><ssdm name="zext_ln42_1722"/></StgValue>
</operation>

<operation id="7186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5026 %add_ln42_168 = add i16 %sext_ln42_777, i16 %zext_ln42_1722

]]></Node>
<StgValue><ssdm name="add_ln42_168"/></StgValue>
</operation>

<operation id="7187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5027 %tmp_6609 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_168, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6609"/></StgValue>
</operation>

<operation id="7188" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5028 %xor_ln42_840 = xor i1 %tmp_6609, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_840"/></StgValue>
</operation>

<operation id="7189" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5029 %and_ln42_2404 = and i1 %tmp_6608, i1 %xor_ln42_840

]]></Node>
<StgValue><ssdm name="and_ln42_2404"/></StgValue>
</operation>

<operation id="7190" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5030 %xor_ln42_841 = xor i1 %tmp_6605, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_841"/></StgValue>
</operation>

<operation id="7191" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5031 %select_ln42_672 = select i1 %and_ln42_2404, i1 %tmp_6605, i1 %xor_ln42_841

]]></Node>
<StgValue><ssdm name="select_ln42_672"/></StgValue>
</operation>

<operation id="7192" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5032 %select_ln42_673 = select i1 %and_ln42_2404, i1 %xor_ln42_841, i1 %tmp_6605

]]></Node>
<StgValue><ssdm name="select_ln42_673"/></StgValue>
</operation>

<operation id="7193" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5033 %xor_ln42_842 = xor i1 %tmp_6608, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_842"/></StgValue>
</operation>

<operation id="7194" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5034 %or_ln42_2242 = or i1 %tmp_6609, i1 %xor_ln42_842

]]></Node>
<StgValue><ssdm name="or_ln42_2242"/></StgValue>
</operation>

<operation id="7195" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5035 %xor_ln42_843 = xor i1 %select_ln42_672, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_843"/></StgValue>
</operation>

<operation id="7196" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5036 %or_ln42_2243 = or i1 %tmp_6609, i1 %xor_ln42_843

]]></Node>
<StgValue><ssdm name="or_ln42_2243"/></StgValue>
</operation>

<operation id="7197" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5037 %and_ln42_2405 = and i1 %or_ln42_2243, i1 %xor_ln42_841

]]></Node>
<StgValue><ssdm name="and_ln42_2405"/></StgValue>
</operation>

<operation id="7198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5038 %and_ln42_2406 = and i1 %tmp_6609, i1 %select_ln42_673

]]></Node>
<StgValue><ssdm name="and_ln42_2406"/></StgValue>
</operation>

<operation id="7199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5039 %xor_ln42_844 = xor i1 %and_ln42_2406, i1 %or_ln42_2242

]]></Node>
<StgValue><ssdm name="xor_ln42_844"/></StgValue>
</operation>

<operation id="7200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5040 %and_ln42_2407 = and i1 %xor_ln42_844, i1 %tmp_6605

]]></Node>
<StgValue><ssdm name="and_ln42_2407"/></StgValue>
</operation>

<operation id="7201" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5041 %select_ln42_674 = select i1 %and_ln42_2405, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_674"/></StgValue>
</operation>

<operation id="7202" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5042 %or_ln42_2244 = or i1 %and_ln42_2405, i1 %and_ln42_2407

]]></Node>
<StgValue><ssdm name="or_ln42_2244"/></StgValue>
</operation>

<operation id="7203" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5043 %mult_1605 = select i1 %or_ln42_2244, i16 %select_ln42_674, i16 %add_ln42_168

]]></Node>
<StgValue><ssdm name="mult_1605"/></StgValue>
</operation>

<operation id="7204" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5044 %mul_ln73_1599 = mul i32 %conv_i_i_14, i32 30216

]]></Node>
<StgValue><ssdm name="mul_ln73_1599"/></StgValue>
</operation>

<operation id="7205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5045 %tmp_6610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1599, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6610"/></StgValue>
</operation>

<operation id="7206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5046 %trunc_ln42_1732 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1599, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1732"/></StgValue>
</operation>

<operation id="7207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5047 %tmp_6611 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1599, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6611"/></StgValue>
</operation>

<operation id="7208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5048 %tmp_6612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1599, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6612"/></StgValue>
</operation>

<operation id="7209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="14" op_0_bw="32">
<![CDATA[
entry_ifconv:5049 %trunc_ln42_2664 = trunc i32 %mul_ln73_1599

]]></Node>
<StgValue><ssdm name="trunc_ln42_2664"/></StgValue>
</operation>

<operation id="7210" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:5050 %icmp_ln42_1732 = icmp_ne  i14 %trunc_ln42_2664, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1732"/></StgValue>
</operation>

<operation id="7211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5051 %tmp_6613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1599, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6613"/></StgValue>
</operation>

<operation id="7212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5052 %or_ln42_2245 = or i1 %tmp_6611, i1 %icmp_ln42_1732

]]></Node>
<StgValue><ssdm name="or_ln42_2245"/></StgValue>
</operation>

<operation id="7213" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5053 %and_ln42_2408 = and i1 %or_ln42_2245, i1 %tmp_6612

]]></Node>
<StgValue><ssdm name="and_ln42_2408"/></StgValue>
</operation>

<operation id="7214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5054 %zext_ln42_1723 = zext i1 %and_ln42_2408

]]></Node>
<StgValue><ssdm name="zext_ln42_1723"/></StgValue>
</operation>

<operation id="7215" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5055 %add_ln42_169 = add i16 %trunc_ln42_1732, i16 %zext_ln42_1723

]]></Node>
<StgValue><ssdm name="add_ln42_169"/></StgValue>
</operation>

<operation id="7216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5056 %tmp_6614 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_169, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6614"/></StgValue>
</operation>

<operation id="7217" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5057 %xor_ln42_845 = xor i1 %tmp_6614, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_845"/></StgValue>
</operation>

<operation id="7218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5058 %and_ln42_2409 = and i1 %tmp_6613, i1 %xor_ln42_845

]]></Node>
<StgValue><ssdm name="and_ln42_2409"/></StgValue>
</operation>

<operation id="7219" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5059 %xor_ln42_846 = xor i1 %tmp_6610, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_846"/></StgValue>
</operation>

<operation id="7220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5060 %select_ln42_676 = select i1 %and_ln42_2409, i1 %tmp_6610, i1 %xor_ln42_846

]]></Node>
<StgValue><ssdm name="select_ln42_676"/></StgValue>
</operation>

<operation id="7221" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5061 %select_ln42_677 = select i1 %and_ln42_2409, i1 %xor_ln42_846, i1 %tmp_6610

]]></Node>
<StgValue><ssdm name="select_ln42_677"/></StgValue>
</operation>

<operation id="7222" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5062 %xor_ln42_847 = xor i1 %tmp_6613, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_847"/></StgValue>
</operation>

<operation id="7223" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5063 %or_ln42_2246 = or i1 %tmp_6614, i1 %xor_ln42_847

]]></Node>
<StgValue><ssdm name="or_ln42_2246"/></StgValue>
</operation>

<operation id="7224" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5064 %xor_ln42_848 = xor i1 %select_ln42_676, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_848"/></StgValue>
</operation>

<operation id="7225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5065 %or_ln42_2247 = or i1 %tmp_6614, i1 %xor_ln42_848

]]></Node>
<StgValue><ssdm name="or_ln42_2247"/></StgValue>
</operation>

<operation id="7226" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5066 %and_ln42_2410 = and i1 %or_ln42_2247, i1 %xor_ln42_846

]]></Node>
<StgValue><ssdm name="and_ln42_2410"/></StgValue>
</operation>

<operation id="7227" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5067 %and_ln42_2411 = and i1 %tmp_6614, i1 %select_ln42_677

]]></Node>
<StgValue><ssdm name="and_ln42_2411"/></StgValue>
</operation>

<operation id="7228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5068 %xor_ln42_849 = xor i1 %and_ln42_2411, i1 %or_ln42_2246

]]></Node>
<StgValue><ssdm name="xor_ln42_849"/></StgValue>
</operation>

<operation id="7229" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5069 %and_ln42_2412 = and i1 %xor_ln42_849, i1 %tmp_6610

]]></Node>
<StgValue><ssdm name="and_ln42_2412"/></StgValue>
</operation>

<operation id="7230" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5070 %select_ln42_678 = select i1 %and_ln42_2410, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_678"/></StgValue>
</operation>

<operation id="7231" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5071 %or_ln42_2248 = or i1 %and_ln42_2410, i1 %and_ln42_2412

]]></Node>
<StgValue><ssdm name="or_ln42_2248"/></StgValue>
</operation>

<operation id="7232" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5072 %mult_1606 = select i1 %or_ln42_2248, i16 %select_ln42_678, i16 %add_ln42_169

]]></Node>
<StgValue><ssdm name="mult_1606"/></StgValue>
</operation>

<operation id="7233" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5073 %mul_ln73_1600 = mul i31 %sext_ln70_26, i31 2147473438

]]></Node>
<StgValue><ssdm name="mul_ln73_1600"/></StgValue>
</operation>

<operation id="7234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5074 %tmp_6615 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1600, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6615"/></StgValue>
</operation>

<operation id="7235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5075 %trunc_ln42_1733 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1600, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1733"/></StgValue>
</operation>

<operation id="7236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5076 %tmp_6616 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1600, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6616"/></StgValue>
</operation>

<operation id="7237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5077 %tmp_6617 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1600, i32 14

]]></Node>
<StgValue><ssdm name="tmp_6617"/></StgValue>
</operation>

<operation id="7238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="14" op_0_bw="31">
<![CDATA[
entry_ifconv:5078 %trunc_ln42_2665 = trunc i31 %mul_ln73_1600

]]></Node>
<StgValue><ssdm name="trunc_ln42_2665"/></StgValue>
</operation>

<operation id="7239" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:5079 %icmp_ln42_1733 = icmp_ne  i14 %trunc_ln42_2665, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1733"/></StgValue>
</operation>

<operation id="7240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5080 %tmp_6618 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1600, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6618"/></StgValue>
</operation>

<operation id="7241" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5081 %or_ln42_2249 = or i1 %tmp_6616, i1 %icmp_ln42_1733

]]></Node>
<StgValue><ssdm name="or_ln42_2249"/></StgValue>
</operation>

<operation id="7242" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5082 %and_ln42_2413 = and i1 %or_ln42_2249, i1 %tmp_6617

]]></Node>
<StgValue><ssdm name="and_ln42_2413"/></StgValue>
</operation>

<operation id="7243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5083 %zext_ln42_1724 = zext i1 %and_ln42_2413

]]></Node>
<StgValue><ssdm name="zext_ln42_1724"/></StgValue>
</operation>

<operation id="7244" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5084 %add_ln42_170 = add i16 %trunc_ln42_1733, i16 %zext_ln42_1724

]]></Node>
<StgValue><ssdm name="add_ln42_170"/></StgValue>
</operation>

<operation id="7245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5085 %tmp_6619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_170, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6619"/></StgValue>
</operation>

<operation id="7246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5086 %xor_ln42_850 = xor i1 %tmp_6619, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_850"/></StgValue>
</operation>

<operation id="7247" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5087 %and_ln42_2414 = and i1 %tmp_6618, i1 %xor_ln42_850

]]></Node>
<StgValue><ssdm name="and_ln42_2414"/></StgValue>
</operation>

<operation id="7248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5088 %xor_ln42_851 = xor i1 %tmp_6615, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_851"/></StgValue>
</operation>

<operation id="7249" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5089 %select_ln42_680 = select i1 %and_ln42_2414, i1 %tmp_6615, i1 %xor_ln42_851

]]></Node>
<StgValue><ssdm name="select_ln42_680"/></StgValue>
</operation>

<operation id="7250" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5090 %select_ln42_681 = select i1 %and_ln42_2414, i1 %xor_ln42_851, i1 %tmp_6615

]]></Node>
<StgValue><ssdm name="select_ln42_681"/></StgValue>
</operation>

<operation id="7251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5091 %xor_ln42_852 = xor i1 %tmp_6618, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_852"/></StgValue>
</operation>

<operation id="7252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5092 %or_ln42_2250 = or i1 %tmp_6619, i1 %xor_ln42_852

]]></Node>
<StgValue><ssdm name="or_ln42_2250"/></StgValue>
</operation>

<operation id="7253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5093 %xor_ln42_853 = xor i1 %select_ln42_680, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_853"/></StgValue>
</operation>

<operation id="7254" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5094 %or_ln42_2251 = or i1 %tmp_6619, i1 %xor_ln42_853

]]></Node>
<StgValue><ssdm name="or_ln42_2251"/></StgValue>
</operation>

<operation id="7255" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5095 %and_ln42_2415 = and i1 %or_ln42_2251, i1 %xor_ln42_851

]]></Node>
<StgValue><ssdm name="and_ln42_2415"/></StgValue>
</operation>

<operation id="7256" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5096 %and_ln42_2416 = and i1 %tmp_6619, i1 %select_ln42_681

]]></Node>
<StgValue><ssdm name="and_ln42_2416"/></StgValue>
</operation>

<operation id="7257" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5097 %xor_ln42_854 = xor i1 %and_ln42_2416, i1 %or_ln42_2250

]]></Node>
<StgValue><ssdm name="xor_ln42_854"/></StgValue>
</operation>

<operation id="7258" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5098 %and_ln42_2417 = and i1 %xor_ln42_854, i1 %tmp_6615

]]></Node>
<StgValue><ssdm name="and_ln42_2417"/></StgValue>
</operation>

<operation id="7259" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5099 %select_ln42_682 = select i1 %and_ln42_2415, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_682"/></StgValue>
</operation>

<operation id="7260" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5100 %or_ln42_2252 = or i1 %and_ln42_2415, i1 %and_ln42_2417

]]></Node>
<StgValue><ssdm name="or_ln42_2252"/></StgValue>
</operation>

<operation id="7261" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5101 %mult_1607 = select i1 %or_ln42_2252, i16 %select_ln42_682, i16 %add_ln42_170

]]></Node>
<StgValue><ssdm name="mult_1607"/></StgValue>
</operation>

<operation id="7262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6989" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6987 %sext_ln58_2281 = sext i16 %select_ln58_4205

]]></Node>
<StgValue><ssdm name="sext_ln58_2281"/></StgValue>
</operation>

<operation id="7263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6990" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:6988 %sext_ln58_2282 = sext i16 %mult_1568

]]></Node>
<StgValue><ssdm name="sext_ln58_2282"/></StgValue>
</operation>

<operation id="7264" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6991" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6989 %add_ln58_1716 = add i17 %sext_ln58_2282, i17 %sext_ln58_2281

]]></Node>
<StgValue><ssdm name="add_ln58_1716"/></StgValue>
</operation>

<operation id="7265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6992" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:6990 %tmp_6859 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1716, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6859"/></StgValue>
</operation>

<operation id="7266" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6991 %add_ln58_2423 = add i16 %mult_1568, i16 %select_ln58_4205

]]></Node>
<StgValue><ssdm name="add_ln58_2423"/></StgValue>
</operation>

<operation id="7267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6994" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6992 %tmp_6860 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2423, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6860"/></StgValue>
</operation>

<operation id="7268" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6993 %xor_ln58_5633 = xor i1 %tmp_6859, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5633"/></StgValue>
</operation>

<operation id="7269" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6994 %and_ln58_2815 = and i1 %tmp_6860, i1 %xor_ln58_5633

]]></Node>
<StgValue><ssdm name="and_ln58_2815"/></StgValue>
</operation>

<operation id="7270" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6995 %xor_ln58_5634 = xor i1 %tmp_6860, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5634"/></StgValue>
</operation>

<operation id="7271" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6996 %and_ln58_2816 = and i1 %tmp_6859, i1 %xor_ln58_5634

]]></Node>
<StgValue><ssdm name="and_ln58_2816"/></StgValue>
</operation>

<operation id="7272" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6997 %xor_ln58_5635 = xor i1 %tmp_6859, i1 %tmp_6860

]]></Node>
<StgValue><ssdm name="xor_ln58_5635"/></StgValue>
</operation>

<operation id="7273" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6998 %xor_ln58_5636 = xor i1 %xor_ln58_5635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5636"/></StgValue>
</operation>

<operation id="7274" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6999 %or_ln58_1406 = or i1 %and_ln58_2815, i1 %xor_ln58_5636

]]></Node>
<StgValue><ssdm name="or_ln58_1406"/></StgValue>
</operation>

<operation id="7275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7002" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7000 %select_ln58_4224 = select i1 %xor_ln58_5635, i16 32767, i16 %add_ln58_2423

]]></Node>
<StgValue><ssdm name="select_ln58_4224"/></StgValue>
</operation>

<operation id="7276" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7003" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7001 %select_ln58_4225 = select i1 %and_ln58_2816, i16 32768, i16 %add_ln58_2423

]]></Node>
<StgValue><ssdm name="select_ln58_4225"/></StgValue>
</operation>

<operation id="7277" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7004" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7002 %select_ln58_4226 = select i1 %or_ln58_1406, i16 %select_ln58_4224, i16 %select_ln58_4225

]]></Node>
<StgValue><ssdm name="select_ln58_4226"/></StgValue>
</operation>

<operation id="7278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7037" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7035 %sext_ln58_2287 = sext i16 %select_ln58_4178

]]></Node>
<StgValue><ssdm name="sext_ln58_2287"/></StgValue>
</operation>

<operation id="7279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7038" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7036 %sext_ln58_2288 = sext i16 %mult_1571

]]></Node>
<StgValue><ssdm name="sext_ln58_2288"/></StgValue>
</operation>

<operation id="7280" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7039" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7037 %add_ln58_1719 = add i17 %sext_ln58_2288, i17 %sext_ln58_2287

]]></Node>
<StgValue><ssdm name="add_ln58_1719"/></StgValue>
</operation>

<operation id="7281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7040" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7038 %tmp_6865 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1719, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6865"/></StgValue>
</operation>

<operation id="7282" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7039 %add_ln58_2426 = add i16 %mult_1571, i16 %select_ln58_4178

]]></Node>
<StgValue><ssdm name="add_ln58_2426"/></StgValue>
</operation>

<operation id="7283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7042" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7040 %tmp_6866 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2426, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6866"/></StgValue>
</operation>

<operation id="7284" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7041 %xor_ln58_5645 = xor i1 %tmp_6865, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5645"/></StgValue>
</operation>

<operation id="7285" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7042 %and_ln58_2821 = and i1 %tmp_6866, i1 %xor_ln58_5645

]]></Node>
<StgValue><ssdm name="and_ln58_2821"/></StgValue>
</operation>

<operation id="7286" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7043 %xor_ln58_5646 = xor i1 %tmp_6866, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5646"/></StgValue>
</operation>

<operation id="7287" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7044 %and_ln58_2822 = and i1 %tmp_6865, i1 %xor_ln58_5646

]]></Node>
<StgValue><ssdm name="and_ln58_2822"/></StgValue>
</operation>

<operation id="7288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7045 %xor_ln58_5647 = xor i1 %tmp_6865, i1 %tmp_6866

]]></Node>
<StgValue><ssdm name="xor_ln58_5647"/></StgValue>
</operation>

<operation id="7289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7046 %xor_ln58_5648 = xor i1 %xor_ln58_5647, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5648"/></StgValue>
</operation>

<operation id="7290" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7047 %or_ln58_1409 = or i1 %and_ln58_2821, i1 %xor_ln58_5648

]]></Node>
<StgValue><ssdm name="or_ln58_1409"/></StgValue>
</operation>

<operation id="7291" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7050" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7048 %select_ln58_4233 = select i1 %xor_ln58_5647, i16 32767, i16 %add_ln58_2426

]]></Node>
<StgValue><ssdm name="select_ln58_4233"/></StgValue>
</operation>

<operation id="7292" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7051" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7049 %select_ln58_4234 = select i1 %and_ln58_2822, i16 32768, i16 %add_ln58_2426

]]></Node>
<StgValue><ssdm name="select_ln58_4234"/></StgValue>
</operation>

<operation id="7293" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7052" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7050 %select_ln58_4235 = select i1 %or_ln58_1409, i16 %select_ln58_4233, i16 %select_ln58_4234

]]></Node>
<StgValue><ssdm name="select_ln58_4235"/></StgValue>
</operation>

<operation id="7294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7292" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7290 %sext_ln58_2318 = sext i16 %select_ln58_4226

]]></Node>
<StgValue><ssdm name="sext_ln58_2318"/></StgValue>
</operation>

<operation id="7295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7293" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7291 %sext_ln58_2319 = sext i16 %mult_1586

]]></Node>
<StgValue><ssdm name="sext_ln58_2319"/></StgValue>
</operation>

<operation id="7296" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7294" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7292 %add_ln58_1735 = add i17 %sext_ln58_2319, i17 %sext_ln58_2318

]]></Node>
<StgValue><ssdm name="add_ln58_1735"/></StgValue>
</operation>

<operation id="7297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7295" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7293 %tmp_6897 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1735, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6897"/></StgValue>
</operation>

<operation id="7298" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7294 %add_ln58_2442 = add i16 %mult_1586, i16 %select_ln58_4226

]]></Node>
<StgValue><ssdm name="add_ln58_2442"/></StgValue>
</operation>

<operation id="7299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7295 %tmp_6898 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2442, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6898"/></StgValue>
</operation>

<operation id="7300" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7296 %xor_ln58_5709 = xor i1 %tmp_6897, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5709"/></StgValue>
</operation>

<operation id="7301" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7297 %and_ln58_2853 = and i1 %tmp_6898, i1 %xor_ln58_5709

]]></Node>
<StgValue><ssdm name="and_ln58_2853"/></StgValue>
</operation>

<operation id="7302" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7298 %xor_ln58_5710 = xor i1 %tmp_6898, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5710"/></StgValue>
</operation>

<operation id="7303" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7299 %and_ln58_2854 = and i1 %tmp_6897, i1 %xor_ln58_5710

]]></Node>
<StgValue><ssdm name="and_ln58_2854"/></StgValue>
</operation>

<operation id="7304" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7300 %xor_ln58_5711 = xor i1 %tmp_6897, i1 %tmp_6898

]]></Node>
<StgValue><ssdm name="xor_ln58_5711"/></StgValue>
</operation>

<operation id="7305" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7301 %xor_ln58_5712 = xor i1 %xor_ln58_5711, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5712"/></StgValue>
</operation>

<operation id="7306" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7302 %or_ln58_1425 = or i1 %and_ln58_2853, i1 %xor_ln58_5712

]]></Node>
<StgValue><ssdm name="or_ln58_1425"/></StgValue>
</operation>

<operation id="7307" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7305" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7303 %select_ln58_4281 = select i1 %xor_ln58_5711, i16 32767, i16 %add_ln58_2442

]]></Node>
<StgValue><ssdm name="select_ln58_4281"/></StgValue>
</operation>

<operation id="7308" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7306" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7304 %select_ln58_4282 = select i1 %and_ln58_2854, i16 32768, i16 %add_ln58_2442

]]></Node>
<StgValue><ssdm name="select_ln58_4282"/></StgValue>
</operation>

<operation id="7309" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7305 %select_ln58_4283 = select i1 %or_ln58_1425, i16 %select_ln58_4281, i16 %select_ln58_4282

]]></Node>
<StgValue><ssdm name="select_ln58_4283"/></StgValue>
</operation>

<operation id="7310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7308" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7306 %sext_ln58_2320 = sext i16 %select_ln58_4208

]]></Node>
<StgValue><ssdm name="sext_ln58_2320"/></StgValue>
</operation>

<operation id="7311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7309" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7307 %sext_ln58_2321 = sext i16 %mult_1587

]]></Node>
<StgValue><ssdm name="sext_ln58_2321"/></StgValue>
</operation>

<operation id="7312" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7308 %add_ln58_1736 = add i17 %sext_ln58_2321, i17 %sext_ln58_2320

]]></Node>
<StgValue><ssdm name="add_ln58_1736"/></StgValue>
</operation>

<operation id="7313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7311" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7309 %tmp_6899 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1736, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6899"/></StgValue>
</operation>

<operation id="7314" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7310 %add_ln58_2443 = add i16 %mult_1587, i16 %select_ln58_4208

]]></Node>
<StgValue><ssdm name="add_ln58_2443"/></StgValue>
</operation>

<operation id="7315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7311 %tmp_6900 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2443, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6900"/></StgValue>
</operation>

<operation id="7316" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7312 %xor_ln58_5713 = xor i1 %tmp_6899, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5713"/></StgValue>
</operation>

<operation id="7317" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7313 %and_ln58_2855 = and i1 %tmp_6900, i1 %xor_ln58_5713

]]></Node>
<StgValue><ssdm name="and_ln58_2855"/></StgValue>
</operation>

<operation id="7318" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7314 %xor_ln58_5714 = xor i1 %tmp_6900, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5714"/></StgValue>
</operation>

<operation id="7319" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7315 %and_ln58_2856 = and i1 %tmp_6899, i1 %xor_ln58_5714

]]></Node>
<StgValue><ssdm name="and_ln58_2856"/></StgValue>
</operation>

<operation id="7320" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7316 %xor_ln58_5715 = xor i1 %tmp_6899, i1 %tmp_6900

]]></Node>
<StgValue><ssdm name="xor_ln58_5715"/></StgValue>
</operation>

<operation id="7321" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7317 %xor_ln58_5716 = xor i1 %xor_ln58_5715, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5716"/></StgValue>
</operation>

<operation id="7322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7318 %or_ln58_1426 = or i1 %and_ln58_2855, i1 %xor_ln58_5716

]]></Node>
<StgValue><ssdm name="or_ln58_1426"/></StgValue>
</operation>

<operation id="7323" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7319 %select_ln58_4284 = select i1 %xor_ln58_5715, i16 32767, i16 %add_ln58_2443

]]></Node>
<StgValue><ssdm name="select_ln58_4284"/></StgValue>
</operation>

<operation id="7324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7322" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7320 %select_ln58_4285 = select i1 %and_ln58_2856, i16 32768, i16 %add_ln58_2443

]]></Node>
<StgValue><ssdm name="select_ln58_4285"/></StgValue>
</operation>

<operation id="7325" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7321 %select_ln58_4286 = select i1 %or_ln58_1426, i16 %select_ln58_4284, i16 %select_ln58_4285

]]></Node>
<StgValue><ssdm name="select_ln58_4286"/></StgValue>
</operation>

<operation id="7326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7324" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7322 %sext_ln58_2322 = sext i16 %select_ln58_4232

]]></Node>
<StgValue><ssdm name="sext_ln58_2322"/></StgValue>
</operation>

<operation id="7327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7325" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7323 %sext_ln58_2323 = sext i16 %mult_1588

]]></Node>
<StgValue><ssdm name="sext_ln58_2323"/></StgValue>
</operation>

<operation id="7328" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7326" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7324 %add_ln58_1737 = add i17 %sext_ln58_2323, i17 %sext_ln58_2322

]]></Node>
<StgValue><ssdm name="add_ln58_1737"/></StgValue>
</operation>

<operation id="7329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7327" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7325 %tmp_6901 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1737, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6901"/></StgValue>
</operation>

<operation id="7330" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7326 %add_ln58_2444 = add i16 %mult_1588, i16 %select_ln58_4232

]]></Node>
<StgValue><ssdm name="add_ln58_2444"/></StgValue>
</operation>

<operation id="7331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7329" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7327 %tmp_6902 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2444, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6902"/></StgValue>
</operation>

<operation id="7332" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7328 %xor_ln58_5717 = xor i1 %tmp_6901, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5717"/></StgValue>
</operation>

<operation id="7333" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7329 %and_ln58_2857 = and i1 %tmp_6902, i1 %xor_ln58_5717

]]></Node>
<StgValue><ssdm name="and_ln58_2857"/></StgValue>
</operation>

<operation id="7334" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7330 %xor_ln58_5718 = xor i1 %tmp_6902, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5718"/></StgValue>
</operation>

<operation id="7335" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7331 %and_ln58_2858 = and i1 %tmp_6901, i1 %xor_ln58_5718

]]></Node>
<StgValue><ssdm name="and_ln58_2858"/></StgValue>
</operation>

<operation id="7336" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7332 %xor_ln58_5719 = xor i1 %tmp_6901, i1 %tmp_6902

]]></Node>
<StgValue><ssdm name="xor_ln58_5719"/></StgValue>
</operation>

<operation id="7337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7333 %xor_ln58_5720 = xor i1 %xor_ln58_5719, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5720"/></StgValue>
</operation>

<operation id="7338" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7334 %or_ln58_1427 = or i1 %and_ln58_2857, i1 %xor_ln58_5720

]]></Node>
<StgValue><ssdm name="or_ln58_1427"/></StgValue>
</operation>

<operation id="7339" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7335 %select_ln58_4287 = select i1 %xor_ln58_5719, i16 32767, i16 %add_ln58_2444

]]></Node>
<StgValue><ssdm name="select_ln58_4287"/></StgValue>
</operation>

<operation id="7340" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7338" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7336 %select_ln58_4288 = select i1 %and_ln58_2858, i16 32768, i16 %add_ln58_2444

]]></Node>
<StgValue><ssdm name="select_ln58_4288"/></StgValue>
</operation>

<operation id="7341" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7339" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7337 %select_ln58_4289 = select i1 %or_ln58_1427, i16 %select_ln58_4287, i16 %select_ln58_4288

]]></Node>
<StgValue><ssdm name="select_ln58_4289"/></StgValue>
</operation>

<operation id="7342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7340" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7338 %sext_ln58_2324 = sext i16 %select_ln58_4136

]]></Node>
<StgValue><ssdm name="sext_ln58_2324"/></StgValue>
</operation>

<operation id="7343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7341" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7339 %sext_ln58_2325 = sext i16 %mult_1589

]]></Node>
<StgValue><ssdm name="sext_ln58_2325"/></StgValue>
</operation>

<operation id="7344" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7342" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7340 %add_ln58_1738 = add i17 %sext_ln58_2325, i17 %sext_ln58_2324

]]></Node>
<StgValue><ssdm name="add_ln58_1738"/></StgValue>
</operation>

<operation id="7345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7343" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7341 %tmp_6903 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1738, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6903"/></StgValue>
</operation>

<operation id="7346" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7342 %add_ln58_2445 = add i16 %mult_1589, i16 %select_ln58_4136

]]></Node>
<StgValue><ssdm name="add_ln58_2445"/></StgValue>
</operation>

<operation id="7347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7345" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7343 %tmp_6904 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2445, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6904"/></StgValue>
</operation>

<operation id="7348" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7344 %xor_ln58_5721 = xor i1 %tmp_6903, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5721"/></StgValue>
</operation>

<operation id="7349" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7345 %and_ln58_2859 = and i1 %tmp_6904, i1 %xor_ln58_5721

]]></Node>
<StgValue><ssdm name="and_ln58_2859"/></StgValue>
</operation>

<operation id="7350" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7346 %xor_ln58_5722 = xor i1 %tmp_6904, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5722"/></StgValue>
</operation>

<operation id="7351" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7347 %and_ln58_2860 = and i1 %tmp_6903, i1 %xor_ln58_5722

]]></Node>
<StgValue><ssdm name="and_ln58_2860"/></StgValue>
</operation>

<operation id="7352" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7348 %xor_ln58_5723 = xor i1 %tmp_6903, i1 %tmp_6904

]]></Node>
<StgValue><ssdm name="xor_ln58_5723"/></StgValue>
</operation>

<operation id="7353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7349 %xor_ln58_5724 = xor i1 %xor_ln58_5723, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5724"/></StgValue>
</operation>

<operation id="7354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7350 %or_ln58_1428 = or i1 %and_ln58_2859, i1 %xor_ln58_5724

]]></Node>
<StgValue><ssdm name="or_ln58_1428"/></StgValue>
</operation>

<operation id="7355" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7351 %select_ln58_4290 = select i1 %xor_ln58_5723, i16 32767, i16 %add_ln58_2445

]]></Node>
<StgValue><ssdm name="select_ln58_4290"/></StgValue>
</operation>

<operation id="7356" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7354" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7352 %select_ln58_4291 = select i1 %and_ln58_2860, i16 32768, i16 %add_ln58_2445

]]></Node>
<StgValue><ssdm name="select_ln58_4291"/></StgValue>
</operation>

<operation id="7357" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7353 %select_ln58_4292 = select i1 %or_ln58_1428, i16 %select_ln58_4290, i16 %select_ln58_4291

]]></Node>
<StgValue><ssdm name="select_ln58_4292"/></StgValue>
</operation>

<operation id="7358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7356" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7354 %sext_ln58_2326 = sext i16 %select_ln58_4235

]]></Node>
<StgValue><ssdm name="sext_ln58_2326"/></StgValue>
</operation>

<operation id="7359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7357" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7355 %sext_ln58_2327 = sext i16 %mult_1590

]]></Node>
<StgValue><ssdm name="sext_ln58_2327"/></StgValue>
</operation>

<operation id="7360" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7356 %add_ln58_1739 = add i17 %sext_ln58_2327, i17 %sext_ln58_2326

]]></Node>
<StgValue><ssdm name="add_ln58_1739"/></StgValue>
</operation>

<operation id="7361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7359" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7357 %tmp_6905 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1739, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6905"/></StgValue>
</operation>

<operation id="7362" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7358 %add_ln58_2446 = add i16 %mult_1590, i16 %select_ln58_4235

]]></Node>
<StgValue><ssdm name="add_ln58_2446"/></StgValue>
</operation>

<operation id="7363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7361" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7359 %tmp_6906 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2446, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6906"/></StgValue>
</operation>

<operation id="7364" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7360 %xor_ln58_5725 = xor i1 %tmp_6905, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5725"/></StgValue>
</operation>

<operation id="7365" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7361 %and_ln58_2861 = and i1 %tmp_6906, i1 %xor_ln58_5725

]]></Node>
<StgValue><ssdm name="and_ln58_2861"/></StgValue>
</operation>

<operation id="7366" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7362 %xor_ln58_5726 = xor i1 %tmp_6906, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5726"/></StgValue>
</operation>

<operation id="7367" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7363 %and_ln58_2862 = and i1 %tmp_6905, i1 %xor_ln58_5726

]]></Node>
<StgValue><ssdm name="and_ln58_2862"/></StgValue>
</operation>

<operation id="7368" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7364 %xor_ln58_5727 = xor i1 %tmp_6905, i1 %tmp_6906

]]></Node>
<StgValue><ssdm name="xor_ln58_5727"/></StgValue>
</operation>

<operation id="7369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7365 %xor_ln58_5728 = xor i1 %xor_ln58_5727, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5728"/></StgValue>
</operation>

<operation id="7370" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7366 %or_ln58_1429 = or i1 %and_ln58_2861, i1 %xor_ln58_5728

]]></Node>
<StgValue><ssdm name="or_ln58_1429"/></StgValue>
</operation>

<operation id="7371" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7367 %select_ln58_4293 = select i1 %xor_ln58_5727, i16 32767, i16 %add_ln58_2446

]]></Node>
<StgValue><ssdm name="select_ln58_4293"/></StgValue>
</operation>

<operation id="7372" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7368 %select_ln58_4294 = select i1 %and_ln58_2862, i16 32768, i16 %add_ln58_2446

]]></Node>
<StgValue><ssdm name="select_ln58_4294"/></StgValue>
</operation>

<operation id="7373" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7369 %select_ln58_4295 = select i1 %or_ln58_1429, i16 %select_ln58_4293, i16 %select_ln58_4294

]]></Node>
<StgValue><ssdm name="select_ln58_4295"/></StgValue>
</operation>

<operation id="7374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7372" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7370 %sext_ln58_2328 = sext i16 %select_ln58_4181

]]></Node>
<StgValue><ssdm name="sext_ln58_2328"/></StgValue>
</operation>

<operation id="7375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7373" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7371 %sext_ln58_2329 = sext i16 %mult_1591

]]></Node>
<StgValue><ssdm name="sext_ln58_2329"/></StgValue>
</operation>

<operation id="7376" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7372 %add_ln58_1740 = add i17 %sext_ln58_2329, i17 %sext_ln58_2328

]]></Node>
<StgValue><ssdm name="add_ln58_1740"/></StgValue>
</operation>

<operation id="7377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7375" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7373 %tmp_6907 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1740, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6907"/></StgValue>
</operation>

<operation id="7378" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7374 %add_ln58_2447 = add i16 %mult_1591, i16 %select_ln58_4181

]]></Node>
<StgValue><ssdm name="add_ln58_2447"/></StgValue>
</operation>

<operation id="7379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7377" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7375 %tmp_6908 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2447, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6908"/></StgValue>
</operation>

<operation id="7380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7376 %xor_ln58_5729 = xor i1 %tmp_6907, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5729"/></StgValue>
</operation>

<operation id="7381" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7377 %and_ln58_2863 = and i1 %tmp_6908, i1 %xor_ln58_5729

]]></Node>
<StgValue><ssdm name="and_ln58_2863"/></StgValue>
</operation>

<operation id="7382" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7378 %xor_ln58_5730 = xor i1 %tmp_6908, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5730"/></StgValue>
</operation>

<operation id="7383" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7379 %and_ln58_2864 = and i1 %tmp_6907, i1 %xor_ln58_5730

]]></Node>
<StgValue><ssdm name="and_ln58_2864"/></StgValue>
</operation>

<operation id="7384" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7380 %xor_ln58_5731 = xor i1 %tmp_6907, i1 %tmp_6908

]]></Node>
<StgValue><ssdm name="xor_ln58_5731"/></StgValue>
</operation>

<operation id="7385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7381 %xor_ln58_5732 = xor i1 %xor_ln58_5731, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5732"/></StgValue>
</operation>

<operation id="7386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7382 %or_ln58_1430 = or i1 %and_ln58_2863, i1 %xor_ln58_5732

]]></Node>
<StgValue><ssdm name="or_ln58_1430"/></StgValue>
</operation>

<operation id="7387" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7383 %select_ln58_4296 = select i1 %xor_ln58_5731, i16 32767, i16 %add_ln58_2447

]]></Node>
<StgValue><ssdm name="select_ln58_4296"/></StgValue>
</operation>

<operation id="7388" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7386" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7384 %select_ln58_4297 = select i1 %and_ln58_2864, i16 32768, i16 %add_ln58_2447

]]></Node>
<StgValue><ssdm name="select_ln58_4297"/></StgValue>
</operation>

<operation id="7389" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7385 %select_ln58_4298 = select i1 %or_ln58_1430, i16 %select_ln58_4296, i16 %select_ln58_4297

]]></Node>
<StgValue><ssdm name="select_ln58_4298"/></StgValue>
</operation>

<operation id="7390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7388" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7386 %sext_ln58_2330 = sext i16 %select_ln58_4265

]]></Node>
<StgValue><ssdm name="sext_ln58_2330"/></StgValue>
</operation>

<operation id="7391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7389" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7387 %sext_ln58_2331 = sext i16 %mult_1592

]]></Node>
<StgValue><ssdm name="sext_ln58_2331"/></StgValue>
</operation>

<operation id="7392" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7390" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7388 %add_ln58_1741 = add i17 %sext_ln58_2331, i17 %sext_ln58_2330

]]></Node>
<StgValue><ssdm name="add_ln58_1741"/></StgValue>
</operation>

<operation id="7393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7391" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7389 %tmp_6909 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1741, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6909"/></StgValue>
</operation>

<operation id="7394" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7390 %add_ln58_2448 = add i16 %mult_1592, i16 %select_ln58_4265

]]></Node>
<StgValue><ssdm name="add_ln58_2448"/></StgValue>
</operation>

<operation id="7395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7393" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7391 %tmp_6910 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2448, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6910"/></StgValue>
</operation>

<operation id="7396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7392 %xor_ln58_5733 = xor i1 %tmp_6909, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5733"/></StgValue>
</operation>

<operation id="7397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7393 %and_ln58_2865 = and i1 %tmp_6910, i1 %xor_ln58_5733

]]></Node>
<StgValue><ssdm name="and_ln58_2865"/></StgValue>
</operation>

<operation id="7398" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7394 %xor_ln58_5734 = xor i1 %tmp_6910, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5734"/></StgValue>
</operation>

<operation id="7399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7395 %and_ln58_2866 = and i1 %tmp_6909, i1 %xor_ln58_5734

]]></Node>
<StgValue><ssdm name="and_ln58_2866"/></StgValue>
</operation>

<operation id="7400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7396 %xor_ln58_5735 = xor i1 %tmp_6909, i1 %tmp_6910

]]></Node>
<StgValue><ssdm name="xor_ln58_5735"/></StgValue>
</operation>

<operation id="7401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7397 %xor_ln58_5736 = xor i1 %xor_ln58_5735, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5736"/></StgValue>
</operation>

<operation id="7402" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7398 %or_ln58_1431 = or i1 %and_ln58_2865, i1 %xor_ln58_5736

]]></Node>
<StgValue><ssdm name="or_ln58_1431"/></StgValue>
</operation>

<operation id="7403" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7401" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7399 %select_ln58_4299 = select i1 %xor_ln58_5735, i16 32767, i16 %add_ln58_2448

]]></Node>
<StgValue><ssdm name="select_ln58_4299"/></StgValue>
</operation>

<operation id="7404" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7402" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7400 %select_ln58_4300 = select i1 %and_ln58_2866, i16 32768, i16 %add_ln58_2448

]]></Node>
<StgValue><ssdm name="select_ln58_4300"/></StgValue>
</operation>

<operation id="7405" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7403" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7401 %select_ln58_4301 = select i1 %or_ln58_1431, i16 %select_ln58_4299, i16 %select_ln58_4300

]]></Node>
<StgValue><ssdm name="select_ln58_4301"/></StgValue>
</operation>

<operation id="7406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7404" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7402 %sext_ln58_2332 = sext i16 %select_ln58_4190

]]></Node>
<StgValue><ssdm name="sext_ln58_2332"/></StgValue>
</operation>

<operation id="7407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7405" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7403 %sext_ln58_2333 = sext i16 %mult_1593

]]></Node>
<StgValue><ssdm name="sext_ln58_2333"/></StgValue>
</operation>

<operation id="7408" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7406" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7404 %add_ln58_1742 = add i17 %sext_ln58_2333, i17 %sext_ln58_2332

]]></Node>
<StgValue><ssdm name="add_ln58_1742"/></StgValue>
</operation>

<operation id="7409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7407" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7405 %tmp_6911 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1742, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6911"/></StgValue>
</operation>

<operation id="7410" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7406 %add_ln58_2449 = add i16 %mult_1593, i16 %select_ln58_4190

]]></Node>
<StgValue><ssdm name="add_ln58_2449"/></StgValue>
</operation>

<operation id="7411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7409" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7407 %tmp_6912 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2449, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6912"/></StgValue>
</operation>

<operation id="7412" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7408 %xor_ln58_5737 = xor i1 %tmp_6911, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5737"/></StgValue>
</operation>

<operation id="7413" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7409 %and_ln58_2867 = and i1 %tmp_6912, i1 %xor_ln58_5737

]]></Node>
<StgValue><ssdm name="and_ln58_2867"/></StgValue>
</operation>

<operation id="7414" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7410 %xor_ln58_5738 = xor i1 %tmp_6912, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5738"/></StgValue>
</operation>

<operation id="7415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7411 %and_ln58_2868 = and i1 %tmp_6911, i1 %xor_ln58_5738

]]></Node>
<StgValue><ssdm name="and_ln58_2868"/></StgValue>
</operation>

<operation id="7416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7412 %xor_ln58_5739 = xor i1 %tmp_6911, i1 %tmp_6912

]]></Node>
<StgValue><ssdm name="xor_ln58_5739"/></StgValue>
</operation>

<operation id="7417" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7413 %xor_ln58_5740 = xor i1 %xor_ln58_5739, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5740"/></StgValue>
</operation>

<operation id="7418" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7414 %or_ln58_1432 = or i1 %and_ln58_2867, i1 %xor_ln58_5740

]]></Node>
<StgValue><ssdm name="or_ln58_1432"/></StgValue>
</operation>

<operation id="7419" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7417" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7415 %select_ln58_4302 = select i1 %xor_ln58_5739, i16 32767, i16 %add_ln58_2449

]]></Node>
<StgValue><ssdm name="select_ln58_4302"/></StgValue>
</operation>

<operation id="7420" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7418" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7416 %select_ln58_4303 = select i1 %and_ln58_2868, i16 32768, i16 %add_ln58_2449

]]></Node>
<StgValue><ssdm name="select_ln58_4303"/></StgValue>
</operation>

<operation id="7421" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7417 %select_ln58_4304 = select i1 %or_ln58_1432, i16 %select_ln58_4302, i16 %select_ln58_4303

]]></Node>
<StgValue><ssdm name="select_ln58_4304"/></StgValue>
</operation>

<operation id="7422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7420" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7418 %sext_ln58_2334 = sext i16 %select_ln58_4277

]]></Node>
<StgValue><ssdm name="sext_ln58_2334"/></StgValue>
</operation>

<operation id="7423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7421" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7419 %sext_ln58_2335 = sext i16 %mult_1594

]]></Node>
<StgValue><ssdm name="sext_ln58_2335"/></StgValue>
</operation>

<operation id="7424" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7422" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7420 %add_ln58_1743 = add i17 %sext_ln58_2335, i17 %sext_ln58_2334

]]></Node>
<StgValue><ssdm name="add_ln58_1743"/></StgValue>
</operation>

<operation id="7425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7423" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7421 %tmp_6913 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1743, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6913"/></StgValue>
</operation>

<operation id="7426" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7422 %add_ln58_2450 = add i16 %mult_1594, i16 %select_ln58_4277

]]></Node>
<StgValue><ssdm name="add_ln58_2450"/></StgValue>
</operation>

<operation id="7427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7425" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7423 %tmp_6914 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2450, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6914"/></StgValue>
</operation>

<operation id="7428" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7424 %xor_ln58_5741 = xor i1 %tmp_6913, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5741"/></StgValue>
</operation>

<operation id="7429" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7425 %and_ln58_2869 = and i1 %tmp_6914, i1 %xor_ln58_5741

]]></Node>
<StgValue><ssdm name="and_ln58_2869"/></StgValue>
</operation>

<operation id="7430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7426 %xor_ln58_5742 = xor i1 %tmp_6914, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5742"/></StgValue>
</operation>

<operation id="7431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7427 %and_ln58_2870 = and i1 %tmp_6913, i1 %xor_ln58_5742

]]></Node>
<StgValue><ssdm name="and_ln58_2870"/></StgValue>
</operation>

<operation id="7432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7428 %xor_ln58_5743 = xor i1 %tmp_6913, i1 %tmp_6914

]]></Node>
<StgValue><ssdm name="xor_ln58_5743"/></StgValue>
</operation>

<operation id="7433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7429 %xor_ln58_5744 = xor i1 %xor_ln58_5743, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5744"/></StgValue>
</operation>

<operation id="7434" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7430 %or_ln58_1433 = or i1 %and_ln58_2869, i1 %xor_ln58_5744

]]></Node>
<StgValue><ssdm name="or_ln58_1433"/></StgValue>
</operation>

<operation id="7435" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7433" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7431 %select_ln58_4305 = select i1 %xor_ln58_5743, i16 32767, i16 %add_ln58_2450

]]></Node>
<StgValue><ssdm name="select_ln58_4305"/></StgValue>
</operation>

<operation id="7436" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7434" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7432 %select_ln58_4306 = select i1 %and_ln58_2870, i16 32768, i16 %add_ln58_2450

]]></Node>
<StgValue><ssdm name="select_ln58_4306"/></StgValue>
</operation>

<operation id="7437" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7435" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7433 %select_ln58_4307 = select i1 %or_ln58_1433, i16 %select_ln58_4305, i16 %select_ln58_4306

]]></Node>
<StgValue><ssdm name="select_ln58_4307"/></StgValue>
</operation>

<operation id="7438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7436" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7434 %sext_ln58_2336 = sext i16 %select_ln58_4223

]]></Node>
<StgValue><ssdm name="sext_ln58_2336"/></StgValue>
</operation>

<operation id="7439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7437" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7435 %sext_ln58_2337 = sext i16 %mult_1595

]]></Node>
<StgValue><ssdm name="sext_ln58_2337"/></StgValue>
</operation>

<operation id="7440" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7438" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7436 %add_ln58_1744 = add i17 %sext_ln58_2337, i17 %sext_ln58_2336

]]></Node>
<StgValue><ssdm name="add_ln58_1744"/></StgValue>
</operation>

<operation id="7441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7439" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7437 %tmp_6915 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1744, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6915"/></StgValue>
</operation>

<operation id="7442" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7438 %add_ln58_2451 = add i16 %mult_1595, i16 %select_ln58_4223

]]></Node>
<StgValue><ssdm name="add_ln58_2451"/></StgValue>
</operation>

<operation id="7443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7439 %tmp_6916 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2451, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6916"/></StgValue>
</operation>

<operation id="7444" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7440 %xor_ln58_5745 = xor i1 %tmp_6915, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5745"/></StgValue>
</operation>

<operation id="7445" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7441 %and_ln58_2871 = and i1 %tmp_6916, i1 %xor_ln58_5745

]]></Node>
<StgValue><ssdm name="and_ln58_2871"/></StgValue>
</operation>

<operation id="7446" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7442 %xor_ln58_5746 = xor i1 %tmp_6916, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5746"/></StgValue>
</operation>

<operation id="7447" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7443 %and_ln58_2872 = and i1 %tmp_6915, i1 %xor_ln58_5746

]]></Node>
<StgValue><ssdm name="and_ln58_2872"/></StgValue>
</operation>

<operation id="7448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7444 %xor_ln58_5747 = xor i1 %tmp_6915, i1 %tmp_6916

]]></Node>
<StgValue><ssdm name="xor_ln58_5747"/></StgValue>
</operation>

<operation id="7449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7445 %xor_ln58_5748 = xor i1 %xor_ln58_5747, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5748"/></StgValue>
</operation>

<operation id="7450" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7446 %or_ln58_1434 = or i1 %and_ln58_2871, i1 %xor_ln58_5748

]]></Node>
<StgValue><ssdm name="or_ln58_1434"/></StgValue>
</operation>

<operation id="7451" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7449" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7447 %select_ln58_4308 = select i1 %xor_ln58_5747, i16 32767, i16 %add_ln58_2451

]]></Node>
<StgValue><ssdm name="select_ln58_4308"/></StgValue>
</operation>

<operation id="7452" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7450" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7448 %select_ln58_4309 = select i1 %and_ln58_2872, i16 32768, i16 %add_ln58_2451

]]></Node>
<StgValue><ssdm name="select_ln58_4309"/></StgValue>
</operation>

<operation id="7453" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7451" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7449 %select_ln58_4310 = select i1 %or_ln58_1434, i16 %select_ln58_4308, i16 %select_ln58_4309

]]></Node>
<StgValue><ssdm name="select_ln58_4310"/></StgValue>
</operation>

<operation id="7454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7452" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7450 %sext_ln58_2338 = sext i16 %select_ln58_4280

]]></Node>
<StgValue><ssdm name="sext_ln58_2338"/></StgValue>
</operation>

<operation id="7455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7453" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7451 %sext_ln58_2339 = sext i16 %mult_1596

]]></Node>
<StgValue><ssdm name="sext_ln58_2339"/></StgValue>
</operation>

<operation id="7456" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7454" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7452 %add_ln58_1745 = add i17 %sext_ln58_2339, i17 %sext_ln58_2338

]]></Node>
<StgValue><ssdm name="add_ln58_1745"/></StgValue>
</operation>

<operation id="7457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7455" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7453 %tmp_6917 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1745, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6917"/></StgValue>
</operation>

<operation id="7458" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7454 %add_ln58_2452 = add i16 %mult_1596, i16 %select_ln58_4280

]]></Node>
<StgValue><ssdm name="add_ln58_2452"/></StgValue>
</operation>

<operation id="7459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7457" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7455 %tmp_6918 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2452, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6918"/></StgValue>
</operation>

<operation id="7460" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7456 %xor_ln58_5749 = xor i1 %tmp_6917, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5749"/></StgValue>
</operation>

<operation id="7461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7457 %and_ln58_2873 = and i1 %tmp_6918, i1 %xor_ln58_5749

]]></Node>
<StgValue><ssdm name="and_ln58_2873"/></StgValue>
</operation>

<operation id="7462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7458 %xor_ln58_5750 = xor i1 %tmp_6918, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5750"/></StgValue>
</operation>

<operation id="7463" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7459 %and_ln58_2874 = and i1 %tmp_6917, i1 %xor_ln58_5750

]]></Node>
<StgValue><ssdm name="and_ln58_2874"/></StgValue>
</operation>

<operation id="7464" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7460 %xor_ln58_5751 = xor i1 %tmp_6917, i1 %tmp_6918

]]></Node>
<StgValue><ssdm name="xor_ln58_5751"/></StgValue>
</operation>

<operation id="7465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7461 %xor_ln58_5752 = xor i1 %xor_ln58_5751, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5752"/></StgValue>
</operation>

<operation id="7466" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7462 %or_ln58_1435 = or i1 %and_ln58_2873, i1 %xor_ln58_5752

]]></Node>
<StgValue><ssdm name="or_ln58_1435"/></StgValue>
</operation>

<operation id="7467" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7463 %select_ln58_4311 = select i1 %xor_ln58_5751, i16 32767, i16 %add_ln58_2452

]]></Node>
<StgValue><ssdm name="select_ln58_4311"/></StgValue>
</operation>

<operation id="7468" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7466" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7464 %select_ln58_4312 = select i1 %and_ln58_2874, i16 32768, i16 %add_ln58_2452

]]></Node>
<StgValue><ssdm name="select_ln58_4312"/></StgValue>
</operation>

<operation id="7469" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7467" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7465 %select_ln58_4313 = select i1 %or_ln58_1435, i16 %select_ln58_4311, i16 %select_ln58_4312

]]></Node>
<StgValue><ssdm name="select_ln58_4313"/></StgValue>
</operation>

<operation id="7470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7468" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7466 %sext_ln58_2340 = sext i16 %select_ln58_4202

]]></Node>
<StgValue><ssdm name="sext_ln58_2340"/></StgValue>
</operation>

<operation id="7471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7469" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7467 %sext_ln58_2341 = sext i16 %mult_1597

]]></Node>
<StgValue><ssdm name="sext_ln58_2341"/></StgValue>
</operation>

<operation id="7472" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7470" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7468 %add_ln58_1746 = add i17 %sext_ln58_2341, i17 %sext_ln58_2340

]]></Node>
<StgValue><ssdm name="add_ln58_1746"/></StgValue>
</operation>

<operation id="7473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7471" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7469 %tmp_6919 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1746, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6919"/></StgValue>
</operation>

<operation id="7474" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7470 %add_ln58_2453 = add i16 %mult_1597, i16 %select_ln58_4202

]]></Node>
<StgValue><ssdm name="add_ln58_2453"/></StgValue>
</operation>

<operation id="7475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7473" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7471 %tmp_6920 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2453, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6920"/></StgValue>
</operation>

<operation id="7476" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7472 %xor_ln58_5753 = xor i1 %tmp_6919, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5753"/></StgValue>
</operation>

<operation id="7477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7473 %and_ln58_2875 = and i1 %tmp_6920, i1 %xor_ln58_5753

]]></Node>
<StgValue><ssdm name="and_ln58_2875"/></StgValue>
</operation>

<operation id="7478" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7474 %xor_ln58_5754 = xor i1 %tmp_6920, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5754"/></StgValue>
</operation>

<operation id="7479" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7475 %and_ln58_2876 = and i1 %tmp_6919, i1 %xor_ln58_5754

]]></Node>
<StgValue><ssdm name="and_ln58_2876"/></StgValue>
</operation>

<operation id="7480" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7476 %xor_ln58_5755 = xor i1 %tmp_6919, i1 %tmp_6920

]]></Node>
<StgValue><ssdm name="xor_ln58_5755"/></StgValue>
</operation>

<operation id="7481" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7477 %xor_ln58_5756 = xor i1 %xor_ln58_5755, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5756"/></StgValue>
</operation>

<operation id="7482" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7478 %or_ln58_1436 = or i1 %and_ln58_2875, i1 %xor_ln58_5756

]]></Node>
<StgValue><ssdm name="or_ln58_1436"/></StgValue>
</operation>

<operation id="7483" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7479 %select_ln58_4314 = select i1 %xor_ln58_5755, i16 32767, i16 %add_ln58_2453

]]></Node>
<StgValue><ssdm name="select_ln58_4314"/></StgValue>
</operation>

<operation id="7484" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7482" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7480 %select_ln58_4315 = select i1 %and_ln58_2876, i16 32768, i16 %add_ln58_2453

]]></Node>
<StgValue><ssdm name="select_ln58_4315"/></StgValue>
</operation>

<operation id="7485" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7481 %select_ln58_4316 = select i1 %or_ln58_1436, i16 %select_ln58_4314, i16 %select_ln58_4315

]]></Node>
<StgValue><ssdm name="select_ln58_4316"/></StgValue>
</operation>

<operation id="7486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7484" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7482 %sext_ln58_2342 = sext i16 %select_ln58_4283

]]></Node>
<StgValue><ssdm name="sext_ln58_2342"/></StgValue>
</operation>

<operation id="7487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7485" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7483 %sext_ln58_2343 = sext i16 %mult_1598

]]></Node>
<StgValue><ssdm name="sext_ln58_2343"/></StgValue>
</operation>

<operation id="7488" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7484 %add_ln58_1747 = add i17 %sext_ln58_2343, i17 %sext_ln58_2342

]]></Node>
<StgValue><ssdm name="add_ln58_1747"/></StgValue>
</operation>

<operation id="7489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7487" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7485 %tmp_6921 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1747, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6921"/></StgValue>
</operation>

<operation id="7490" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7486 %add_ln58_2454 = add i16 %mult_1598, i16 %select_ln58_4283

]]></Node>
<StgValue><ssdm name="add_ln58_2454"/></StgValue>
</operation>

<operation id="7491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7489" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7487 %tmp_6922 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2454, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6922"/></StgValue>
</operation>

<operation id="7492" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7488 %xor_ln58_5757 = xor i1 %tmp_6921, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5757"/></StgValue>
</operation>

<operation id="7493" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7489 %and_ln58_2877 = and i1 %tmp_6922, i1 %xor_ln58_5757

]]></Node>
<StgValue><ssdm name="and_ln58_2877"/></StgValue>
</operation>

<operation id="7494" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7490 %xor_ln58_5758 = xor i1 %tmp_6922, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5758"/></StgValue>
</operation>

<operation id="7495" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7491 %and_ln58_2878 = and i1 %tmp_6921, i1 %xor_ln58_5758

]]></Node>
<StgValue><ssdm name="and_ln58_2878"/></StgValue>
</operation>

<operation id="7496" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7492 %xor_ln58_5759 = xor i1 %tmp_6921, i1 %tmp_6922

]]></Node>
<StgValue><ssdm name="xor_ln58_5759"/></StgValue>
</operation>

<operation id="7497" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7493 %xor_ln58_5760 = xor i1 %xor_ln58_5759, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5760"/></StgValue>
</operation>

<operation id="7498" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7494 %or_ln58_1437 = or i1 %and_ln58_2877, i1 %xor_ln58_5760

]]></Node>
<StgValue><ssdm name="or_ln58_1437"/></StgValue>
</operation>

<operation id="7499" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7497" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7495 %select_ln58_4317 = select i1 %xor_ln58_5759, i16 32767, i16 %add_ln58_2454

]]></Node>
<StgValue><ssdm name="select_ln58_4317"/></StgValue>
</operation>

<operation id="7500" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7496 %select_ln58_4318 = select i1 %and_ln58_2878, i16 32768, i16 %add_ln58_2454

]]></Node>
<StgValue><ssdm name="select_ln58_4318"/></StgValue>
</operation>

<operation id="7501" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7497 %select_ln58_4319 = select i1 %or_ln58_1437, i16 %select_ln58_4317, i16 %select_ln58_4318

]]></Node>
<StgValue><ssdm name="select_ln58_4319"/></StgValue>
</operation>

<operation id="7502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7500" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7498 %sext_ln58_2344 = sext i16 %select_ln58_4229

]]></Node>
<StgValue><ssdm name="sext_ln58_2344"/></StgValue>
</operation>

<operation id="7503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7501" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7499 %sext_ln58_2345 = sext i16 %mult_1599

]]></Node>
<StgValue><ssdm name="sext_ln58_2345"/></StgValue>
</operation>

<operation id="7504" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7502" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7500 %add_ln58_1748 = add i17 %sext_ln58_2345, i17 %sext_ln58_2344

]]></Node>
<StgValue><ssdm name="add_ln58_1748"/></StgValue>
</operation>

<operation id="7505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7503" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7501 %tmp_6923 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1748, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6923"/></StgValue>
</operation>

<operation id="7506" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7502 %add_ln58_2455 = add i16 %mult_1599, i16 %select_ln58_4229

]]></Node>
<StgValue><ssdm name="add_ln58_2455"/></StgValue>
</operation>

<operation id="7507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7505" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7503 %tmp_6924 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2455, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6924"/></StgValue>
</operation>

<operation id="7508" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7504 %xor_ln58_5761 = xor i1 %tmp_6923, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5761"/></StgValue>
</operation>

<operation id="7509" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7505 %and_ln58_2879 = and i1 %tmp_6924, i1 %xor_ln58_5761

]]></Node>
<StgValue><ssdm name="and_ln58_2879"/></StgValue>
</operation>

<operation id="7510" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7506 %xor_ln58_5762 = xor i1 %tmp_6924, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5762"/></StgValue>
</operation>

<operation id="7511" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7507 %and_ln58_2880 = and i1 %tmp_6923, i1 %xor_ln58_5762

]]></Node>
<StgValue><ssdm name="and_ln58_2880"/></StgValue>
</operation>

<operation id="7512" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7508 %xor_ln58_5763 = xor i1 %tmp_6923, i1 %tmp_6924

]]></Node>
<StgValue><ssdm name="xor_ln58_5763"/></StgValue>
</operation>

<operation id="7513" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7509 %xor_ln58_5764 = xor i1 %xor_ln58_5763, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5764"/></StgValue>
</operation>

<operation id="7514" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7510 %or_ln58_1438 = or i1 %and_ln58_2879, i1 %xor_ln58_5764

]]></Node>
<StgValue><ssdm name="or_ln58_1438"/></StgValue>
</operation>

<operation id="7515" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7513" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7511 %select_ln58_4320 = select i1 %xor_ln58_5763, i16 32767, i16 %add_ln58_2455

]]></Node>
<StgValue><ssdm name="select_ln58_4320"/></StgValue>
</operation>

<operation id="7516" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7512 %select_ln58_4321 = select i1 %and_ln58_2880, i16 32768, i16 %add_ln58_2455

]]></Node>
<StgValue><ssdm name="select_ln58_4321"/></StgValue>
</operation>

<operation id="7517" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7513 %select_ln58_4322 = select i1 %or_ln58_1438, i16 %select_ln58_4320, i16 %select_ln58_4321

]]></Node>
<StgValue><ssdm name="select_ln58_4322"/></StgValue>
</operation>

<operation id="7518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7644" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7642 %sext_ln58_2362 = sext i16 %select_ln58_4322

]]></Node>
<StgValue><ssdm name="sext_ln58_2362"/></StgValue>
</operation>

<operation id="7519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7645" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7643 %sext_ln58_2363 = sext i16 %mult_1608

]]></Node>
<StgValue><ssdm name="sext_ln58_2363"/></StgValue>
</operation>

<operation id="7520" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7646" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7644 %add_ln58_1757 = add i17 %sext_ln58_2363, i17 %sext_ln58_2362

]]></Node>
<StgValue><ssdm name="add_ln58_1757"/></StgValue>
</operation>

<operation id="7521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7647" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7645 %tmp_6941 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1757, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6941"/></StgValue>
</operation>

<operation id="7522" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7646 %add_ln58_2464 = add i16 %mult_1608, i16 %select_ln58_4322

]]></Node>
<StgValue><ssdm name="add_ln58_2464"/></StgValue>
</operation>

<operation id="7523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7647 %tmp_6942 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2464, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6942"/></StgValue>
</operation>

<operation id="7524" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7648 %xor_ln58_5797 = xor i1 %tmp_6941, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5797"/></StgValue>
</operation>

<operation id="7525" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7649 %and_ln58_2897 = and i1 %tmp_6942, i1 %xor_ln58_5797

]]></Node>
<StgValue><ssdm name="and_ln58_2897"/></StgValue>
</operation>

<operation id="7526" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7650 %xor_ln58_5798 = xor i1 %tmp_6942, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5798"/></StgValue>
</operation>

<operation id="7527" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7651 %and_ln58_2898 = and i1 %tmp_6941, i1 %xor_ln58_5798

]]></Node>
<StgValue><ssdm name="and_ln58_2898"/></StgValue>
</operation>

<operation id="7528" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7652 %xor_ln58_5799 = xor i1 %tmp_6941, i1 %tmp_6942

]]></Node>
<StgValue><ssdm name="xor_ln58_5799"/></StgValue>
</operation>

<operation id="7529" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7653 %xor_ln58_5800 = xor i1 %xor_ln58_5799, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5800"/></StgValue>
</operation>

<operation id="7530" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7654 %or_ln58_1447 = or i1 %and_ln58_2897, i1 %xor_ln58_5800

]]></Node>
<StgValue><ssdm name="or_ln58_1447"/></StgValue>
</operation>

<operation id="7531" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7657" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7655 %select_ln58_4347 = select i1 %xor_ln58_5799, i16 32767, i16 %add_ln58_2464

]]></Node>
<StgValue><ssdm name="select_ln58_4347"/></StgValue>
</operation>

<operation id="7532" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7658" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7656 %select_ln58_4348 = select i1 %and_ln58_2898, i16 32768, i16 %add_ln58_2464

]]></Node>
<StgValue><ssdm name="select_ln58_4348"/></StgValue>
</operation>

<operation id="7533" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7659" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7657 %select_ln58_4349 = select i1 %or_ln58_1447, i16 %select_ln58_4347, i16 %select_ln58_4348

]]></Node>
<StgValue><ssdm name="select_ln58_4349"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="7534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="7535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 192, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="7536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7516" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7514 %sext_ln58_2346 = sext i16 %select_ln58_4289

]]></Node>
<StgValue><ssdm name="sext_ln58_2346"/></StgValue>
</operation>

<operation id="7537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7517" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7515 %sext_ln58_2347 = sext i16 %mult_1600

]]></Node>
<StgValue><ssdm name="sext_ln58_2347"/></StgValue>
</operation>

<operation id="7538" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7518" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7516 %add_ln58_1749 = add i17 %sext_ln58_2347, i17 %sext_ln58_2346

]]></Node>
<StgValue><ssdm name="add_ln58_1749"/></StgValue>
</operation>

<operation id="7539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7519" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7517 %tmp_6925 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1749, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6925"/></StgValue>
</operation>

<operation id="7540" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7518 %add_ln58_2456 = add i16 %mult_1600, i16 %select_ln58_4289

]]></Node>
<StgValue><ssdm name="add_ln58_2456"/></StgValue>
</operation>

<operation id="7541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7519 %tmp_6926 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2456, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6926"/></StgValue>
</operation>

<operation id="7542" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7520 %xor_ln58_5765 = xor i1 %tmp_6925, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5765"/></StgValue>
</operation>

<operation id="7543" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7521 %and_ln58_2881 = and i1 %tmp_6926, i1 %xor_ln58_5765

]]></Node>
<StgValue><ssdm name="and_ln58_2881"/></StgValue>
</operation>

<operation id="7544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7522 %xor_ln58_5766 = xor i1 %tmp_6926, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5766"/></StgValue>
</operation>

<operation id="7545" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7523 %and_ln58_2882 = and i1 %tmp_6925, i1 %xor_ln58_5766

]]></Node>
<StgValue><ssdm name="and_ln58_2882"/></StgValue>
</operation>

<operation id="7546" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7524 %xor_ln58_5767 = xor i1 %tmp_6925, i1 %tmp_6926

]]></Node>
<StgValue><ssdm name="xor_ln58_5767"/></StgValue>
</operation>

<operation id="7547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7525 %xor_ln58_5768 = xor i1 %xor_ln58_5767, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5768"/></StgValue>
</operation>

<operation id="7548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7526 %or_ln58_1439 = or i1 %and_ln58_2881, i1 %xor_ln58_5768

]]></Node>
<StgValue><ssdm name="or_ln58_1439"/></StgValue>
</operation>

<operation id="7549" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7527 %select_ln58_4323 = select i1 %xor_ln58_5767, i16 32767, i16 %add_ln58_2456

]]></Node>
<StgValue><ssdm name="select_ln58_4323"/></StgValue>
</operation>

<operation id="7550" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7528 %select_ln58_4324 = select i1 %and_ln58_2882, i16 32768, i16 %add_ln58_2456

]]></Node>
<StgValue><ssdm name="select_ln58_4324"/></StgValue>
</operation>

<operation id="7551" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7529 %select_ln58_4325 = select i1 %or_ln58_1439, i16 %select_ln58_4323, i16 %select_ln58_4324

]]></Node>
<StgValue><ssdm name="select_ln58_4325"/></StgValue>
</operation>

<operation id="7552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7532" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7530 %sext_ln58_2348 = sext i16 %select_ln58_4175

]]></Node>
<StgValue><ssdm name="sext_ln58_2348"/></StgValue>
</operation>

<operation id="7553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7533" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7531 %sext_ln58_2349 = sext i16 %mult_1601

]]></Node>
<StgValue><ssdm name="sext_ln58_2349"/></StgValue>
</operation>

<operation id="7554" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7532 %add_ln58_1750 = add i17 %sext_ln58_2349, i17 %sext_ln58_2348

]]></Node>
<StgValue><ssdm name="add_ln58_1750"/></StgValue>
</operation>

<operation id="7555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7535" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7533 %tmp_6927 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1750, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6927"/></StgValue>
</operation>

<operation id="7556" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7534 %add_ln58_2457 = add i16 %mult_1601, i16 %select_ln58_4175

]]></Node>
<StgValue><ssdm name="add_ln58_2457"/></StgValue>
</operation>

<operation id="7557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7537" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7535 %tmp_6928 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2457, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6928"/></StgValue>
</operation>

<operation id="7558" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7536 %xor_ln58_5769 = xor i1 %tmp_6927, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5769"/></StgValue>
</operation>

<operation id="7559" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7537 %and_ln58_2883 = and i1 %tmp_6928, i1 %xor_ln58_5769

]]></Node>
<StgValue><ssdm name="and_ln58_2883"/></StgValue>
</operation>

<operation id="7560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7538 %xor_ln58_5770 = xor i1 %tmp_6928, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5770"/></StgValue>
</operation>

<operation id="7561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7539 %and_ln58_2884 = and i1 %tmp_6927, i1 %xor_ln58_5770

]]></Node>
<StgValue><ssdm name="and_ln58_2884"/></StgValue>
</operation>

<operation id="7562" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7540 %xor_ln58_5771 = xor i1 %tmp_6927, i1 %tmp_6928

]]></Node>
<StgValue><ssdm name="xor_ln58_5771"/></StgValue>
</operation>

<operation id="7563" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7541 %xor_ln58_5772 = xor i1 %xor_ln58_5771, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5772"/></StgValue>
</operation>

<operation id="7564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7542 %or_ln58_1440 = or i1 %and_ln58_2883, i1 %xor_ln58_5772

]]></Node>
<StgValue><ssdm name="or_ln58_1440"/></StgValue>
</operation>

<operation id="7565" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7543 %select_ln58_4326 = select i1 %xor_ln58_5771, i16 32767, i16 %add_ln58_2457

]]></Node>
<StgValue><ssdm name="select_ln58_4326"/></StgValue>
</operation>

<operation id="7566" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7546" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7544 %select_ln58_4327 = select i1 %and_ln58_2884, i16 32768, i16 %add_ln58_2457

]]></Node>
<StgValue><ssdm name="select_ln58_4327"/></StgValue>
</operation>

<operation id="7567" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7547" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7545 %select_ln58_4328 = select i1 %or_ln58_1440, i16 %select_ln58_4326, i16 %select_ln58_4327

]]></Node>
<StgValue><ssdm name="select_ln58_4328"/></StgValue>
</operation>

<operation id="7568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7548" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7546 %sext_ln58_2350 = sext i16 %select_ln58_4295

]]></Node>
<StgValue><ssdm name="sext_ln58_2350"/></StgValue>
</operation>

<operation id="7569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7549" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7547 %sext_ln58_2351 = sext i16 %mult_1602

]]></Node>
<StgValue><ssdm name="sext_ln58_2351"/></StgValue>
</operation>

<operation id="7570" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7550" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7548 %add_ln58_1751 = add i17 %sext_ln58_2351, i17 %sext_ln58_2350

]]></Node>
<StgValue><ssdm name="add_ln58_1751"/></StgValue>
</operation>

<operation id="7571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7551" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7549 %tmp_6929 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1751, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6929"/></StgValue>
</operation>

<operation id="7572" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7550 %add_ln58_2458 = add i16 %mult_1602, i16 %select_ln58_4295

]]></Node>
<StgValue><ssdm name="add_ln58_2458"/></StgValue>
</operation>

<operation id="7573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7553" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7551 %tmp_6930 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2458, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6930"/></StgValue>
</operation>

<operation id="7574" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7552 %xor_ln58_5773 = xor i1 %tmp_6929, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5773"/></StgValue>
</operation>

<operation id="7575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7553 %and_ln58_2885 = and i1 %tmp_6930, i1 %xor_ln58_5773

]]></Node>
<StgValue><ssdm name="and_ln58_2885"/></StgValue>
</operation>

<operation id="7576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7554 %xor_ln58_5774 = xor i1 %tmp_6930, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5774"/></StgValue>
</operation>

<operation id="7577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7555 %and_ln58_2886 = and i1 %tmp_6929, i1 %xor_ln58_5774

]]></Node>
<StgValue><ssdm name="and_ln58_2886"/></StgValue>
</operation>

<operation id="7578" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7556 %xor_ln58_5775 = xor i1 %tmp_6929, i1 %tmp_6930

]]></Node>
<StgValue><ssdm name="xor_ln58_5775"/></StgValue>
</operation>

<operation id="7579" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7557 %xor_ln58_5776 = xor i1 %xor_ln58_5775, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5776"/></StgValue>
</operation>

<operation id="7580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7558 %or_ln58_1441 = or i1 %and_ln58_2885, i1 %xor_ln58_5776

]]></Node>
<StgValue><ssdm name="or_ln58_1441"/></StgValue>
</operation>

<operation id="7581" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7559 %select_ln58_4329 = select i1 %xor_ln58_5775, i16 32767, i16 %add_ln58_2458

]]></Node>
<StgValue><ssdm name="select_ln58_4329"/></StgValue>
</operation>

<operation id="7582" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7562" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7560 %select_ln58_4330 = select i1 %and_ln58_2886, i16 32768, i16 %add_ln58_2458

]]></Node>
<StgValue><ssdm name="select_ln58_4330"/></StgValue>
</operation>

<operation id="7583" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7563" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7561 %select_ln58_4331 = select i1 %or_ln58_1441, i16 %select_ln58_4329, i16 %select_ln58_4330

]]></Node>
<StgValue><ssdm name="select_ln58_4331"/></StgValue>
</operation>

<operation id="7584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7564" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7562 %sext_ln58_2352 = sext i16 %select_ln58_4298

]]></Node>
<StgValue><ssdm name="sext_ln58_2352"/></StgValue>
</operation>

<operation id="7585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7565" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7563 %sext_ln58_2353 = sext i16 %mult_1603

]]></Node>
<StgValue><ssdm name="sext_ln58_2353"/></StgValue>
</operation>

<operation id="7586" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7564 %add_ln58_1752 = add i17 %sext_ln58_2353, i17 %sext_ln58_2352

]]></Node>
<StgValue><ssdm name="add_ln58_1752"/></StgValue>
</operation>

<operation id="7587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7567" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7565 %tmp_6931 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1752, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6931"/></StgValue>
</operation>

<operation id="7588" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7566 %add_ln58_2459 = add i16 %mult_1603, i16 %select_ln58_4298

]]></Node>
<StgValue><ssdm name="add_ln58_2459"/></StgValue>
</operation>

<operation id="7589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7569" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7567 %tmp_6932 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2459, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6932"/></StgValue>
</operation>

<operation id="7590" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7568 %xor_ln58_5777 = xor i1 %tmp_6931, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5777"/></StgValue>
</operation>

<operation id="7591" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7569 %and_ln58_2887 = and i1 %tmp_6932, i1 %xor_ln58_5777

]]></Node>
<StgValue><ssdm name="and_ln58_2887"/></StgValue>
</operation>

<operation id="7592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7570 %xor_ln58_5778 = xor i1 %tmp_6932, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5778"/></StgValue>
</operation>

<operation id="7593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7571 %and_ln58_2888 = and i1 %tmp_6931, i1 %xor_ln58_5778

]]></Node>
<StgValue><ssdm name="and_ln58_2888"/></StgValue>
</operation>

<operation id="7594" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7572 %xor_ln58_5779 = xor i1 %tmp_6931, i1 %tmp_6932

]]></Node>
<StgValue><ssdm name="xor_ln58_5779"/></StgValue>
</operation>

<operation id="7595" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7573 %xor_ln58_5780 = xor i1 %xor_ln58_5779, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5780"/></StgValue>
</operation>

<operation id="7596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7574 %or_ln58_1442 = or i1 %and_ln58_2887, i1 %xor_ln58_5780

]]></Node>
<StgValue><ssdm name="or_ln58_1442"/></StgValue>
</operation>

<operation id="7597" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7577" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7575 %select_ln58_4332 = select i1 %xor_ln58_5779, i16 32767, i16 %add_ln58_2459

]]></Node>
<StgValue><ssdm name="select_ln58_4332"/></StgValue>
</operation>

<operation id="7598" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7576 %select_ln58_4333 = select i1 %and_ln58_2888, i16 32768, i16 %add_ln58_2459

]]></Node>
<StgValue><ssdm name="select_ln58_4333"/></StgValue>
</operation>

<operation id="7599" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7579" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7577 %select_ln58_4334 = select i1 %or_ln58_1442, i16 %select_ln58_4332, i16 %select_ln58_4333

]]></Node>
<StgValue><ssdm name="select_ln58_4334"/></StgValue>
</operation>

<operation id="7600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7580" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7578 %sext_ln58_2354 = sext i16 %select_ln58_4250

]]></Node>
<StgValue><ssdm name="sext_ln58_2354"/></StgValue>
</operation>

<operation id="7601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7581" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7579 %sext_ln58_2355 = sext i16 %mult_1604

]]></Node>
<StgValue><ssdm name="sext_ln58_2355"/></StgValue>
</operation>

<operation id="7602" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7582" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7580 %add_ln58_1753 = add i17 %sext_ln58_2355, i17 %sext_ln58_2354

]]></Node>
<StgValue><ssdm name="add_ln58_1753"/></StgValue>
</operation>

<operation id="7603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7583" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7581 %tmp_6933 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1753, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6933"/></StgValue>
</operation>

<operation id="7604" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7582 %add_ln58_2460 = add i16 %mult_1604, i16 %select_ln58_4250

]]></Node>
<StgValue><ssdm name="add_ln58_2460"/></StgValue>
</operation>

<operation id="7605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7585" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7583 %tmp_6934 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2460, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6934"/></StgValue>
</operation>

<operation id="7606" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7584 %xor_ln58_5781 = xor i1 %tmp_6933, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5781"/></StgValue>
</operation>

<operation id="7607" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7585 %and_ln58_2889 = and i1 %tmp_6934, i1 %xor_ln58_5781

]]></Node>
<StgValue><ssdm name="and_ln58_2889"/></StgValue>
</operation>

<operation id="7608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7586 %xor_ln58_5782 = xor i1 %tmp_6934, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5782"/></StgValue>
</operation>

<operation id="7609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7587 %and_ln58_2890 = and i1 %tmp_6933, i1 %xor_ln58_5782

]]></Node>
<StgValue><ssdm name="and_ln58_2890"/></StgValue>
</operation>

<operation id="7610" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7588 %xor_ln58_5783 = xor i1 %tmp_6933, i1 %tmp_6934

]]></Node>
<StgValue><ssdm name="xor_ln58_5783"/></StgValue>
</operation>

<operation id="7611" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7589 %xor_ln58_5784 = xor i1 %xor_ln58_5783, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5784"/></StgValue>
</operation>

<operation id="7612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7590 %or_ln58_1443 = or i1 %and_ln58_2889, i1 %xor_ln58_5784

]]></Node>
<StgValue><ssdm name="or_ln58_1443"/></StgValue>
</operation>

<operation id="7613" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7593" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7591 %select_ln58_4335 = select i1 %xor_ln58_5783, i16 32767, i16 %add_ln58_2460

]]></Node>
<StgValue><ssdm name="select_ln58_4335"/></StgValue>
</operation>

<operation id="7614" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7592 %select_ln58_4336 = select i1 %and_ln58_2890, i16 32768, i16 %add_ln58_2460

]]></Node>
<StgValue><ssdm name="select_ln58_4336"/></StgValue>
</operation>

<operation id="7615" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7593 %select_ln58_4337 = select i1 %or_ln58_1443, i16 %select_ln58_4335, i16 %select_ln58_4336

]]></Node>
<StgValue><ssdm name="select_ln58_4337"/></StgValue>
</operation>

<operation id="7616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7596" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7594 %sext_ln58_2356 = sext i16 %select_ln58_4304

]]></Node>
<StgValue><ssdm name="sext_ln58_2356"/></StgValue>
</operation>

<operation id="7617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7597" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7595 %sext_ln58_2357 = sext i16 %mult_1605

]]></Node>
<StgValue><ssdm name="sext_ln58_2357"/></StgValue>
</operation>

<operation id="7618" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7598" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7596 %add_ln58_1754 = add i17 %sext_ln58_2357, i17 %sext_ln58_2356

]]></Node>
<StgValue><ssdm name="add_ln58_1754"/></StgValue>
</operation>

<operation id="7619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7599" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7597 %tmp_6935 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1754, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6935"/></StgValue>
</operation>

<operation id="7620" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7598 %add_ln58_2461 = add i16 %mult_1605, i16 %select_ln58_4304

]]></Node>
<StgValue><ssdm name="add_ln58_2461"/></StgValue>
</operation>

<operation id="7621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7599 %tmp_6936 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2461, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6936"/></StgValue>
</operation>

<operation id="7622" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7600 %xor_ln58_5785 = xor i1 %tmp_6935, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5785"/></StgValue>
</operation>

<operation id="7623" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7601 %and_ln58_2891 = and i1 %tmp_6936, i1 %xor_ln58_5785

]]></Node>
<StgValue><ssdm name="and_ln58_2891"/></StgValue>
</operation>

<operation id="7624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7602 %xor_ln58_5786 = xor i1 %tmp_6936, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5786"/></StgValue>
</operation>

<operation id="7625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7603 %and_ln58_2892 = and i1 %tmp_6935, i1 %xor_ln58_5786

]]></Node>
<StgValue><ssdm name="and_ln58_2892"/></StgValue>
</operation>

<operation id="7626" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7604 %xor_ln58_5787 = xor i1 %tmp_6935, i1 %tmp_6936

]]></Node>
<StgValue><ssdm name="xor_ln58_5787"/></StgValue>
</operation>

<operation id="7627" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7605 %xor_ln58_5788 = xor i1 %xor_ln58_5787, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5788"/></StgValue>
</operation>

<operation id="7628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7606 %or_ln58_1444 = or i1 %and_ln58_2891, i1 %xor_ln58_5788

]]></Node>
<StgValue><ssdm name="or_ln58_1444"/></StgValue>
</operation>

<operation id="7629" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7609" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7607 %select_ln58_4338 = select i1 %xor_ln58_5787, i16 32767, i16 %add_ln58_2461

]]></Node>
<StgValue><ssdm name="select_ln58_4338"/></StgValue>
</operation>

<operation id="7630" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7610" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7608 %select_ln58_4339 = select i1 %and_ln58_2892, i16 32768, i16 %add_ln58_2461

]]></Node>
<StgValue><ssdm name="select_ln58_4339"/></StgValue>
</operation>

<operation id="7631" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7609 %select_ln58_4340 = select i1 %or_ln58_1444, i16 %select_ln58_4338, i16 %select_ln58_4339

]]></Node>
<StgValue><ssdm name="select_ln58_4340"/></StgValue>
</operation>

<operation id="7632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7612" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7610 %sext_ln58_2358 = sext i16 %select_ln58_4313

]]></Node>
<StgValue><ssdm name="sext_ln58_2358"/></StgValue>
</operation>

<operation id="7633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7613" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7611 %sext_ln58_2359 = sext i16 %mult_1606

]]></Node>
<StgValue><ssdm name="sext_ln58_2359"/></StgValue>
</operation>

<operation id="7634" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7614" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7612 %add_ln58_1755 = add i17 %sext_ln58_2359, i17 %sext_ln58_2358

]]></Node>
<StgValue><ssdm name="add_ln58_1755"/></StgValue>
</operation>

<operation id="7635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7615" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7613 %tmp_6937 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1755, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6937"/></StgValue>
</operation>

<operation id="7636" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7614 %add_ln58_2462 = add i16 %mult_1606, i16 %select_ln58_4313

]]></Node>
<StgValue><ssdm name="add_ln58_2462"/></StgValue>
</operation>

<operation id="7637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7617" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7615 %tmp_6938 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2462, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6938"/></StgValue>
</operation>

<operation id="7638" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7616 %xor_ln58_5789 = xor i1 %tmp_6937, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5789"/></StgValue>
</operation>

<operation id="7639" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7617 %and_ln58_2893 = and i1 %tmp_6938, i1 %xor_ln58_5789

]]></Node>
<StgValue><ssdm name="and_ln58_2893"/></StgValue>
</operation>

<operation id="7640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7618 %xor_ln58_5790 = xor i1 %tmp_6938, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5790"/></StgValue>
</operation>

<operation id="7641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7619 %and_ln58_2894 = and i1 %tmp_6937, i1 %xor_ln58_5790

]]></Node>
<StgValue><ssdm name="and_ln58_2894"/></StgValue>
</operation>

<operation id="7642" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7620 %xor_ln58_5791 = xor i1 %tmp_6937, i1 %tmp_6938

]]></Node>
<StgValue><ssdm name="xor_ln58_5791"/></StgValue>
</operation>

<operation id="7643" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7621 %xor_ln58_5792 = xor i1 %xor_ln58_5791, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5792"/></StgValue>
</operation>

<operation id="7644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7622 %or_ln58_1445 = or i1 %and_ln58_2893, i1 %xor_ln58_5792

]]></Node>
<StgValue><ssdm name="or_ln58_1445"/></StgValue>
</operation>

<operation id="7645" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7623 %select_ln58_4341 = select i1 %xor_ln58_5791, i16 32767, i16 %add_ln58_2462

]]></Node>
<StgValue><ssdm name="select_ln58_4341"/></StgValue>
</operation>

<operation id="7646" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7626" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7624 %select_ln58_4342 = select i1 %and_ln58_2894, i16 32768, i16 %add_ln58_2462

]]></Node>
<StgValue><ssdm name="select_ln58_4342"/></StgValue>
</operation>

<operation id="7647" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7627" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7625 %select_ln58_4343 = select i1 %or_ln58_1445, i16 %select_ln58_4341, i16 %select_ln58_4342

]]></Node>
<StgValue><ssdm name="select_ln58_4343"/></StgValue>
</operation>

<operation id="7648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7628" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7626 %sext_ln58_2360 = sext i16 %select_ln58_4319

]]></Node>
<StgValue><ssdm name="sext_ln58_2360"/></StgValue>
</operation>

<operation id="7649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7629" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:7627 %sext_ln58_2361 = sext i16 %mult_1607

]]></Node>
<StgValue><ssdm name="sext_ln58_2361"/></StgValue>
</operation>

<operation id="7650" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7630" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7628 %add_ln58_1756 = add i17 %sext_ln58_2361, i17 %sext_ln58_2360

]]></Node>
<StgValue><ssdm name="add_ln58_1756"/></StgValue>
</operation>

<operation id="7651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7631" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:7629 %tmp_6939 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1756, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6939"/></StgValue>
</operation>

<operation id="7652" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7630 %add_ln58_2463 = add i16 %mult_1607, i16 %select_ln58_4319

]]></Node>
<StgValue><ssdm name="add_ln58_2463"/></StgValue>
</operation>

<operation id="7653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7633" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:7631 %tmp_6940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2463, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6940"/></StgValue>
</operation>

<operation id="7654" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7632 %xor_ln58_5793 = xor i1 %tmp_6939, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5793"/></StgValue>
</operation>

<operation id="7655" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7633 %and_ln58_2895 = and i1 %tmp_6940, i1 %xor_ln58_5793

]]></Node>
<StgValue><ssdm name="and_ln58_2895"/></StgValue>
</operation>

<operation id="7656" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7634 %xor_ln58_5794 = xor i1 %tmp_6940, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5794"/></StgValue>
</operation>

<operation id="7657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7635 %and_ln58_2896 = and i1 %tmp_6939, i1 %xor_ln58_5794

]]></Node>
<StgValue><ssdm name="and_ln58_2896"/></StgValue>
</operation>

<operation id="7658" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7636 %xor_ln58_5795 = xor i1 %tmp_6939, i1 %tmp_6940

]]></Node>
<StgValue><ssdm name="xor_ln58_5795"/></StgValue>
</operation>

<operation id="7659" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7637 %xor_ln58_5796 = xor i1 %xor_ln58_5795, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5796"/></StgValue>
</operation>

<operation id="7660" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7638 %or_ln58_1446 = or i1 %and_ln58_2895, i1 %xor_ln58_5796

]]></Node>
<StgValue><ssdm name="or_ln58_1446"/></StgValue>
</operation>

<operation id="7661" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7641" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7639 %select_ln58_4344 = select i1 %xor_ln58_5795, i16 32767, i16 %add_ln58_2463

]]></Node>
<StgValue><ssdm name="select_ln58_4344"/></StgValue>
</operation>

<operation id="7662" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7642" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7640 %select_ln58_4345 = select i1 %and_ln58_2896, i16 32768, i16 %add_ln58_2463

]]></Node>
<StgValue><ssdm name="select_ln58_4345"/></StgValue>
</operation>

<operation id="7663" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7643" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:7641 %select_ln58_4346 = select i1 %or_ln58_1446, i16 %select_ln58_4344, i16 %select_ln58_4345

]]></Node>
<StgValue><ssdm name="select_ln58_4346"/></StgValue>
</operation>

<operation id="7664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7660" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7658 %mrv = insertvalue i512 <undef>, i16 %select_ln58_3941

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="7665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7661" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7659 %mrv_1 = insertvalue i512 %mrv, i16 %select_ln58_4286

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="7666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7662" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7660 %mrv_2 = insertvalue i512 %mrv_1, i16 %select_ln58_4325

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="7667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7663" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7661 %mrv_3 = insertvalue i512 %mrv_2, i16 %select_ln58_4328

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="7668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7664" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7662 %mrv_4 = insertvalue i512 %mrv_3, i16 %select_ln58_4247

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="7669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7665" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7663 %mrv_5 = insertvalue i512 %mrv_4, i16 %select_ln58_4292

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="7670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7666" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7664 %mrv_6 = insertvalue i512 %mrv_5, i16 %select_ln58_4331

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="7671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7667" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7665 %mrv_7 = insertvalue i512 %mrv_6, i16 %select_ln58_4334

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="7672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7668" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7666 %mrv_8 = insertvalue i512 %mrv_7, i16 %select_ln58_4337

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="7673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7669" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7667 %mrv_9 = insertvalue i512 %mrv_8, i16 %select_ln58_4184

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="7674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7670" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7668 %mrv_10 = insertvalue i512 %mrv_9, i16 %select_ln58_4253

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="7675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7671" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7669 %mrv_11 = insertvalue i512 %mrv_10, i16 %select_ln58_4256

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="7676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7672" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7670 %mrv_12 = insertvalue i512 %mrv_11, i16 %select_ln58_4259

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="7677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7673" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7671 %mrv_13 = insertvalue i512 %mrv_12, i16 %select_ln58_4262

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="7678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7674" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7672 %mrv_14 = insertvalue i512 %mrv_13, i16 %select_ln58_4301

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="7679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7675" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7673 %mrv_15 = insertvalue i512 %mrv_14, i16 %select_ln58_4340

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="7680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7676" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7674 %mrv_16 = insertvalue i512 %mrv_15, i16 %select_ln58_4268

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="7681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7677" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7675 %mrv_17 = insertvalue i512 %mrv_16, i16 %select_ln58_4271

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="7682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7678" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7676 %mrv_18 = insertvalue i512 %mrv_17, i16 %select_ln58_4238

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="7683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7679" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7677 %mrv_19 = insertvalue i512 %mrv_18, i16 %select_ln58_4034

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="7684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7680" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7678 %mrv_20 = insertvalue i512 %mrv_19, i16 %select_ln58_4274

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="7685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7681" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7679 %mrv_21 = insertvalue i512 %mrv_20, i16 %select_ln58_4307

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="7686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7682" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7680 %mrv_22 = insertvalue i512 %mrv_21, i16 %select_ln58_4007

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="7687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7683" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7681 %mrv_23 = insertvalue i512 %mrv_22, i16 %select_ln58_4217

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="7688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7684" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7682 %mrv_24 = insertvalue i512 %mrv_23, i16 %select_ln58_4220

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="7689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7685" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7683 %mrv_25 = insertvalue i512 %mrv_24, i16 %select_ln58_4310

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="7690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7686" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7684 %mrv_26 = insertvalue i512 %mrv_25, i16 %select_ln58_4244

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="7691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7687" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7685 %mrv_27 = insertvalue i512 %mrv_26, i16 %select_ln58_4343

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="7692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7688" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7686 %mrv_28 = insertvalue i512 %mrv_27, i16 %select_ln58_4316

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="7693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7689" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7687 %mrv_29 = insertvalue i512 %mrv_28, i16 %select_ln58_4169

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="7694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7690" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7688 %mrv_30 = insertvalue i512 %mrv_29, i16 %select_ln58_4346

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="7695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7691" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry_ifconv:7689 %mrv_31 = insertvalue i512 %mrv_30, i16 %select_ln58_4349

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="7696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7692" bw="0" op_0_bw="512">
<![CDATA[
entry_ifconv:7690 %ret_ln68 = ret i512 %mrv_31

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
