

================================================================
== Vitis HLS Report for 'color_convert'
================================================================
* Date:           Fri Sep  6 14:45:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        color_convert
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.520 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  42.000 ns|  42.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    732|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|     222|    847|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|    1440|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1662|   1917|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  222|  280|    0|
    |mul_10s_8ns_18_1_1_U1  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U2  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U3  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U4  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U5  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U6  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U7  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U8  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U9  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|   0|  222|  847|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_523_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln32_2_fu_551_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln32_3_fu_835_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln32_4_fu_540_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln32_5_fu_557_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln32_6_fu_561_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln32_7_fu_840_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln32_8_fu_409_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln32_fu_413_p2                |         +|   0|  0|  26|          19|          19|
    |add_ln33_1_fu_627_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln33_2_fu_655_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln33_3_fu_906_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln33_4_fu_644_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln33_5_fu_661_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln33_6_fu_665_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln33_7_fu_911_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln33_8_fu_449_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln33_fu_453_p2                |         +|   0|  0|  26|          19|          19|
    |add_ln34_1_fu_731_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln34_2_fu_759_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln34_3_fu_977_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln34_4_fu_748_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln34_5_fu_765_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln34_6_fu_769_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln34_7_fu_982_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln34_8_fu_486_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln34_fu_490_p2                |         +|   0|  0|  26|          19|          19|
    |and_ln32_1_fu_895_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln32_2_fu_1062_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_889_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln33_1_fu_966_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln33_2_fu_1113_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_960_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln34_1_fu_1037_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln34_2_fu_1164_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_1031_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_1_fu_850_p2             |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln32_fu_845_p2               |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln33_1_fu_921_p2             |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln33_fu_916_p2               |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln34_1_fu_992_p2             |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln34_fu_987_p2               |      icmp|   0|  0|  13|           4|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |        or|   0|  0|   2|           1|           1|
    |or_ln32_1_fu_1067_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_884_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln33_1_fu_1118_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_955_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln34_1_fu_1169_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_1026_p2                |        or|   0|  0|   2|           1|           1|
    |out1_fu_1086_p3                   |    select|   0|  0|   8|           1|           8|
    |out2_fu_1137_p3                   |    select|   0|  0|   8|           1|           8|
    |out3_fu_1188_p3                   |    select|   0|  0|   8|           1|           8|
    |select_ln32_1_fu_1052_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln32_2_fu_1079_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln32_3_fu_877_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln32_4_fu_1073_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln32_fu_869_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln33_1_fu_1103_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln33_2_fu_1130_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln33_3_fu_948_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln33_4_fu_1124_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln33_fu_940_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_1154_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln34_2_fu_1181_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln34_3_fu_1019_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln34_4_fu_1175_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln34_fu_1011_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_1_fu_1047_p2             |       xor|   0|  0|   2|           2|           1|
    |xor_ln32_2_fu_863_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_1042_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln33_1_fu_1098_p2             |       xor|   0|  0|   2|           2|           1|
    |xor_ln33_2_fu_934_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln33_fu_1093_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_1_fu_1149_p2             |       xor|   0|  0|   2|           2|           1|
    |xor_ln34_2_fu_1005_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_1144_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 732|         462|         532|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |stream_in_24_TDATA_blk_n   |   9|          2|    1|          2|
    |stream_out_24_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  18|          4|    2|          4|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln32_3_reg_1571                |   8|   0|    8|          0|
    |add_ln32_7_reg_1577                |   7|   0|    7|          0|
    |add_ln32_8_reg_1376                |  16|   0|   16|          0|
    |add_ln32_reg_1381                  |  19|   0|   19|          0|
    |add_ln33_3_reg_1594                |   8|   0|    8|          0|
    |add_ln33_7_reg_1600                |   7|   0|    7|          0|
    |add_ln33_8_reg_1406                |  16|   0|   16|          0|
    |add_ln33_reg_1411                  |  19|   0|   19|          0|
    |add_ln34_3_reg_1617                |   8|   0|    8|          0|
    |add_ln34_7_reg_1623                |   7|   0|    7|          0|
    |add_ln34_8_reg_1436                |  16|   0|   16|          0|
    |add_ln34_reg_1441                  |  19|   0|   19|          0|
    |and_ln32_1_reg_1588                |   1|   0|    1|          0|
    |and_ln33_1_reg_1611                |   1|   0|    1|          0|
    |and_ln34_1_reg_1634                |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |bias_c1_read_reg_1256              |  10|   0|   10|          0|
    |bias_c2_read_reg_1281              |  10|   0|   10|          0|
    |bias_c3_read_reg_1306              |  10|   0|   10|          0|
    |c1_c1_read_reg_1241                |  10|   0|   10|          0|
    |c1_c2_read_reg_1246                |  10|   0|   10|          0|
    |c1_c3_read_reg_1251                |  10|   0|   10|          0|
    |c1_c3_read_reg_1251_pp0_iter1_reg  |  10|   0|   10|          0|
    |c2_c1_read_reg_1266                |  10|   0|   10|          0|
    |c2_c2_read_reg_1271                |  10|   0|   10|          0|
    |c2_c3_read_reg_1276                |  10|   0|   10|          0|
    |c2_c3_read_reg_1276_pp0_iter1_reg  |  10|   0|   10|          0|
    |c3_c1_read_reg_1291                |  10|   0|   10|          0|
    |c3_c2_read_reg_1296                |  10|   0|   10|          0|
    |c3_c3_read_reg_1301                |  10|   0|   10|          0|
    |c3_c3_read_reg_1301_pp0_iter1_reg  |  10|   0|   10|          0|
    |curr_pixel_keep_reg_1206           |   3|   0|    3|          0|
    |curr_pixel_last_reg_1221           |   1|   0|    1|          0|
    |curr_pixel_strb_reg_1211           |   3|   0|    3|          0|
    |curr_pixel_user_reg_1216           |   1|   0|    1|          0|
    |mul_ln32_1_reg_1326                |  18|   0|   18|          0|
    |mul_ln32_2_reg_1386                |  18|   0|   18|          0|
    |mul_ln32_reg_1316                  |  18|   0|   18|          0|
    |mul_ln33_1_reg_1346                |  18|   0|   18|          0|
    |mul_ln33_2_reg_1416                |  18|   0|   18|          0|
    |mul_ln33_reg_1336                  |  18|   0|   18|          0|
    |mul_ln34_1_reg_1366                |  18|   0|   18|          0|
    |mul_ln34_2_reg_1446                |  18|   0|   18|          0|
    |mul_ln34_reg_1356                  |  18|   0|   18|          0|
    |or_ln32_reg_1582                   |   1|   0|    1|          0|
    |or_ln33_reg_1605                   |   1|   0|    1|          0|
    |or_ln34_reg_1628                   |   1|   0|    1|          0|
    |tmp_11_reg_1536                    |   1|   0|    1|          0|
    |tmp_11_reg_1536_pp0_iter4_reg      |   1|   0|    1|          0|
    |tmp_12_reg_1548                    |   1|   0|    1|          0|
    |tmp_13_reg_1554                    |   1|   0|    1|          0|
    |tmp_1_reg_1530                     |   4|   0|    4|          0|
    |tmp_2_reg_1565                     |   4|   0|    4|          0|
    |tmp_3_reg_1466                     |   1|   0|    1|          0|
    |tmp_3_reg_1466_pp0_iter4_reg       |   1|   0|    1|          0|
    |tmp_4_reg_1478                     |   1|   0|    1|          0|
    |tmp_5_reg_1484                     |   1|   0|    1|          0|
    |tmp_7_reg_1501                     |   1|   0|    1|          0|
    |tmp_7_reg_1501_pp0_iter4_reg       |   1|   0|    1|          0|
    |tmp_8_reg_1513                     |   1|   0|    1|          0|
    |tmp_9_reg_1519                     |   1|   0|    1|          0|
    |tmp_reg_1495                       |   4|   0|    4|          0|
    |trunc_ln1_reg_1508                 |   8|   0|    8|          0|
    |trunc_ln2_reg_1543                 |   8|   0|    8|          0|
    |trunc_ln32_1_reg_1331              |  16|   0|   16|          0|
    |trunc_ln32_2_reg_1391              |   8|   0|    8|          0|
    |trunc_ln32_3_reg_1396              |   8|   0|    8|          0|
    |trunc_ln32_4_reg_1401              |  16|   0|   16|          0|
    |trunc_ln32_5_reg_1261              |   8|   0|    8|          0|
    |trunc_ln32_7_reg_1490              |   7|   0|    7|          0|
    |trunc_ln32_reg_1321                |  16|   0|   16|          0|
    |trunc_ln33_1_reg_1351              |  16|   0|   16|          0|
    |trunc_ln33_2_reg_1421              |   8|   0|    8|          0|
    |trunc_ln33_3_reg_1426              |   8|   0|    8|          0|
    |trunc_ln33_4_reg_1431              |  16|   0|   16|          0|
    |trunc_ln33_5_reg_1286              |   8|   0|    8|          0|
    |trunc_ln33_7_reg_1525              |   7|   0|    7|          0|
    |trunc_ln33_reg_1341                |  16|   0|   16|          0|
    |trunc_ln34_1_reg_1371              |  16|   0|   16|          0|
    |trunc_ln34_2_reg_1451              |   8|   0|    8|          0|
    |trunc_ln34_3_reg_1456              |   8|   0|    8|          0|
    |trunc_ln34_4_reg_1461              |  16|   0|   16|          0|
    |trunc_ln34_5_reg_1311              |   8|   0|    8|          0|
    |trunc_ln34_7_reg_1560              |   7|   0|    7|          0|
    |trunc_ln34_reg_1361                |  16|   0|   16|          0|
    |trunc_ln_reg_1473                  |   8|   0|    8|          0|
    |v_p1_reg_1226                      |   8|   0|    8|          0|
    |v_p2_reg_1231                      |   8|   0|    8|          0|
    |v_p3_reg_1236                      |   8|   0|    8|          0|
    |v_p3_reg_1236_pp0_iter1_reg        |   8|   0|    8|          0|
    |bias_c1_read_reg_1256              |  64|  32|   10|          0|
    |bias_c2_read_reg_1281              |  64|  32|   10|          0|
    |bias_c3_read_reg_1306              |  64|  32|   10|          0|
    |curr_pixel_keep_reg_1206           |  64|  32|    3|          0|
    |curr_pixel_last_reg_1221           |  64|  32|    1|          0|
    |curr_pixel_strb_reg_1211           |  64|  32|    3|          0|
    |curr_pixel_user_reg_1216           |  64|  32|    1|          0|
    |trunc_ln32_5_reg_1261              |  64|  32|    8|          0|
    |trunc_ln33_5_reg_1286              |  64|  32|    8|          0|
    |trunc_ln34_5_reg_1311              |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1440| 320|  862|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+-----------------------+-----+-----+--------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_AWADDR   |   in|    7|         s_axi|                 control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|                 control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|                 control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_ARADDR   |   in|    7|         s_axi|                 control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|                 control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|                 control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|                 control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|           color_convert|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|           color_convert|  return value|
|stream_in_24_TDATA     |   in|   24|          axis|   stream_in_24_V_data_V|       pointer|
|stream_in_24_TVALID    |   in|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TREADY    |  out|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TLAST     |   in|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TKEEP     |   in|    3|          axis|   stream_in_24_V_keep_V|       pointer|
|stream_in_24_TSTRB     |   in|    3|          axis|   stream_in_24_V_strb_V|       pointer|
|stream_in_24_TUSER     |   in|    1|          axis|   stream_in_24_V_user_V|       pointer|
|stream_out_24_TDATA    |  out|   24|          axis|  stream_out_24_V_data_V|       pointer|
|stream_out_24_TVALID   |  out|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TREADY   |   in|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TLAST    |  out|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TKEEP    |  out|    3|          axis|  stream_out_24_V_keep_V|       pointer|
|stream_out_24_TSTRB    |  out|    3|          axis|  stream_out_24_V_strb_V|       pointer|
|stream_out_24_TUSER    |  out|    1|          axis|  stream_out_24_V_user_V|       pointer|
+-----------------------+-----+-----+--------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V" [color_convert/color_convert.cpp:24]   --->   Operation 8 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%curr_pixel_data_1 = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 9 'extractvalue' 'curr_pixel_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%curr_pixel_keep = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 10 'extractvalue' 'curr_pixel_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%curr_pixel_strb = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 11 'extractvalue' 'curr_pixel_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%curr_pixel_user = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 12 'extractvalue' 'curr_pixel_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%curr_pixel_last = extractvalue i32 %empty" [color_convert/color_convert.cpp:24]   --->   Operation 13 'extractvalue' 'curr_pixel_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_p1 = trunc i24 %curr_pixel_data_1" [color_convert/color_convert.hpp:21->color_convert/color_convert.cpp:25]   --->   Operation 14 'trunc' 'v_p1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_p2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %curr_pixel_data_1, i32 8, i32 15" [color_convert/color_convert.hpp:21->color_convert/color_convert.cpp:25]   --->   Operation 15 'partselect' 'v_p2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_p3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %curr_pixel_data_1, i32 16, i32 23" [color_convert/color_convert.hpp:21->color_convert/color_convert.cpp:25]   --->   Operation 16 'partselect' 'v_p3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%c1_c1_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c1_c1" [color_convert/color_convert.cpp:32]   --->   Operation 17 'read' 'c1_c1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%c1_c2_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c1_c2" [color_convert/color_convert.cpp:32]   --->   Operation 18 'read' 'c1_c2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%c1_c3_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c1_c3" [color_convert/color_convert.cpp:32]   --->   Operation 19 'read' 'c1_c3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%bias_c1_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %bias_c1" [color_convert/color_convert.cpp:32]   --->   Operation 20 'read' 'bias_c1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln32_5 = trunc i10 %bias_c1_read" [color_convert/color_convert.cpp:32]   --->   Operation 21 'trunc' 'trunc_ln32_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%c2_c1_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c2_c1" [color_convert/color_convert.cpp:33]   --->   Operation 22 'read' 'c2_c1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%c2_c2_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c2_c2" [color_convert/color_convert.cpp:33]   --->   Operation 23 'read' 'c2_c2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%c2_c3_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c2_c3" [color_convert/color_convert.cpp:33]   --->   Operation 24 'read' 'c2_c3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%bias_c2_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %bias_c2" [color_convert/color_convert.cpp:33]   --->   Operation 25 'read' 'bias_c2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln33_5 = trunc i10 %bias_c2_read" [color_convert/color_convert.cpp:33]   --->   Operation 26 'trunc' 'trunc_ln33_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%c3_c1_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c3_c1" [color_convert/color_convert.cpp:34]   --->   Operation 27 'read' 'c3_c1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%c3_c2_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c3_c2" [color_convert/color_convert.cpp:34]   --->   Operation 28 'read' 'c3_c2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%c3_c3_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %c3_c3" [color_convert/color_convert.cpp:34]   --->   Operation 29 'read' 'c3_c3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%bias_c3_read = read i10 @_ssdm_op_Read.s_axilite.i10P0A, i10 %bias_c3" [color_convert/color_convert.cpp:34]   --->   Operation 30 'read' 'bias_c3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i10 %bias_c3_read" [color_convert/color_convert.cpp:34]   --->   Operation 31 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %v_p1" [color_convert/color_convert.cpp:32]   --->   Operation 32 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i10 %c1_c1_read" [color_convert/color_convert.cpp:32]   --->   Operation 33 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (4.52ns)   --->   "%mul_ln32 = mul i18 %sext_ln32, i18 %zext_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 34 'mul' 'mul_ln32' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i18 %mul_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 35 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %v_p2" [color_convert/color_convert.cpp:32]   --->   Operation 36 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i10 %c1_c2_read" [color_convert/color_convert.cpp:32]   --->   Operation 37 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (4.52ns)   --->   "%mul_ln32_1 = mul i18 %sext_ln32_1, i18 %zext_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 38 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i18 %mul_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 39 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i10 %c2_c1_read" [color_convert/color_convert.cpp:33]   --->   Operation 40 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (4.52ns)   --->   "%mul_ln33 = mul i18 %sext_ln33, i18 %zext_ln32" [color_convert/color_convert.cpp:33]   --->   Operation 41 'mul' 'mul_ln33' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i18 %mul_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 42 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i10 %c2_c2_read" [color_convert/color_convert.cpp:33]   --->   Operation 43 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (4.52ns)   --->   "%mul_ln33_1 = mul i18 %sext_ln33_1, i18 %zext_ln32_1" [color_convert/color_convert.cpp:33]   --->   Operation 44 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i18 %mul_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 45 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i10 %c3_c1_read" [color_convert/color_convert.cpp:34]   --->   Operation 46 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (4.52ns)   --->   "%mul_ln34 = mul i18 %sext_ln34, i18 %zext_ln32" [color_convert/color_convert.cpp:34]   --->   Operation 47 'mul' 'mul_ln34' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i18 %mul_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 48 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i10 %c3_c2_read" [color_convert/color_convert.cpp:34]   --->   Operation 49 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.52ns)   --->   "%mul_ln34_1 = mul i18 %sext_ln34_1, i18 %zext_ln32_1" [color_convert/color_convert.cpp:34]   --->   Operation 50 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i18 %mul_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 51 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i18 %mul_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 52 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i18 %mul_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 53 'sext' 'sext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.07ns)   --->   "%add_ln32_8 = add i16 %trunc_ln32_1, i16 %trunc_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 54 'add' 'add_ln32_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.13ns)   --->   "%add_ln32 = add i19 %sext_ln32_3, i19 %sext_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 55 'add' 'add_ln32' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i8 %v_p3" [color_convert/color_convert.cpp:32]   --->   Operation 56 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln32_4 = sext i10 %c1_c3_read" [color_convert/color_convert.cpp:32]   --->   Operation 57 'sext' 'sext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (4.52ns)   --->   "%mul_ln32_2 = mul i18 %sext_ln32_4, i18 %zext_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 58 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i18 %mul_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 59 'trunc' 'trunc_ln32_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = trunc i16 %add_ln32_8" [color_convert/color_convert.cpp:32]   --->   Operation 60 'trunc' 'trunc_ln32_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln32_4 = trunc i18 %mul_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 61 'trunc' 'trunc_ln32_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i18 %mul_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 62 'sext' 'sext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i18 %mul_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 63 'sext' 'sext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.07ns)   --->   "%add_ln33_8 = add i16 %trunc_ln33_1, i16 %trunc_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 64 'add' 'add_ln33_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (2.13ns)   --->   "%add_ln33 = add i19 %sext_ln33_3, i19 %sext_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 65 'add' 'add_ln33' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln33_4 = sext i10 %c2_c3_read" [color_convert/color_convert.cpp:33]   --->   Operation 66 'sext' 'sext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (4.52ns)   --->   "%mul_ln33_2 = mul i18 %sext_ln33_4, i18 %zext_ln32_2" [color_convert/color_convert.cpp:33]   --->   Operation 67 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i18 %mul_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 68 'trunc' 'trunc_ln33_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i16 %add_ln33_8" [color_convert/color_convert.cpp:33]   --->   Operation 69 'trunc' 'trunc_ln33_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = trunc i18 %mul_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 70 'trunc' 'trunc_ln33_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i18 %mul_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 71 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i18 %mul_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 72 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.07ns)   --->   "%add_ln34_8 = add i16 %trunc_ln34_1, i16 %trunc_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 73 'add' 'add_ln34_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.13ns)   --->   "%add_ln34 = add i19 %sext_ln34_3, i19 %sext_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 74 'add' 'add_ln34' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i10 %c3_c3_read" [color_convert/color_convert.cpp:34]   --->   Operation 75 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (4.52ns)   --->   "%mul_ln34_2 = mul i18 %sext_ln34_4, i18 %zext_ln32_2" [color_convert/color_convert.cpp:34]   --->   Operation 76 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i18 %mul_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 77 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i16 %add_ln34_8" [color_convert/color_convert.cpp:34]   --->   Operation 78 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i18 %mul_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 79 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.02>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln32_5 = sext i19 %add_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 80 'sext' 'sext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln32_6 = sext i18 %mul_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 81 'sext' 'sext_ln32_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_1 = add i20 %sext_ln32_5, i20 %sext_ln32_6" [color_convert/color_convert.cpp:32]   --->   Operation 82 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %bias_c1_read, i8 0" [color_convert/color_convert.cpp:32]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln32_7 = sext i18 %shl_ln" [color_convert/color_convert.cpp:32]   --->   Operation 84 'sext' 'sext_ln32_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_4 = add i16 %add_ln32_8, i16 %trunc_ln32_4" [color_convert/color_convert.cpp:32]   --->   Operation 85 'add' 'add_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln32_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln32_5, i8 0" [color_convert/color_convert.cpp:32]   --->   Operation 86 'bitconcatenate' 'trunc_ln32_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln32_2 = add i20 %sext_ln32_7, i20 %add_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 87 'add' 'add_ln32_2' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln32_5 = add i8 %trunc_ln32_3, i8 %trunc_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 88 'add' 'add_ln32_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln32_6 = add i16 %trunc_ln32_6, i16 %add_ln32_4" [color_convert/color_convert.cpp:32]   --->   Operation 89 'add' 'add_ln32_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %add_ln32_2, i32 19" [color_convert/color_convert.cpp:32]   --->   Operation 90 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln32_6, i32 8, i32 15" [color_convert/color_convert.cpp:32]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln32_6, i32 15" [color_convert/color_convert.cpp:32]   --->   Operation 92 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln32_5, i32 7" [color_convert/color_convert.cpp:32]   --->   Operation 93 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln32_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln32_6, i32 8, i32 14" [color_convert/color_convert.cpp:32]   --->   Operation 94 'partselect' 'trunc_ln32_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %add_ln32_2, i32 16, i32 19" [color_convert/color_convert.cpp:32]   --->   Operation 95 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln33_5 = sext i19 %add_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 96 'sext' 'sext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln33_6 = sext i18 %mul_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 97 'sext' 'sext_ln33_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_1 = add i20 %sext_ln33_5, i20 %sext_ln33_6" [color_convert/color_convert.cpp:33]   --->   Operation 98 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %bias_c2_read, i8 0" [color_convert/color_convert.cpp:33]   --->   Operation 99 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln33_7 = sext i18 %shl_ln1" [color_convert/color_convert.cpp:33]   --->   Operation 100 'sext' 'sext_ln33_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_4 = add i16 %add_ln33_8, i16 %trunc_ln33_4" [color_convert/color_convert.cpp:33]   --->   Operation 101 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln33_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln33_5, i8 0" [color_convert/color_convert.cpp:33]   --->   Operation 102 'bitconcatenate' 'trunc_ln33_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln33_2 = add i20 %sext_ln33_7, i20 %add_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 103 'add' 'add_ln33_2' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (1.91ns)   --->   "%add_ln33_5 = add i8 %trunc_ln33_3, i8 %trunc_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 104 'add' 'add_ln33_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i16 %trunc_ln33_6, i16 %add_ln33_4" [color_convert/color_convert.cpp:33]   --->   Operation 105 'add' 'add_ln33_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %add_ln33_2, i32 19" [color_convert/color_convert.cpp:33]   --->   Operation 106 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln33_6, i32 8, i32 15" [color_convert/color_convert.cpp:33]   --->   Operation 107 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln33_6, i32 15" [color_convert/color_convert.cpp:33]   --->   Operation 108 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln33_5, i32 7" [color_convert/color_convert.cpp:33]   --->   Operation 109 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln33_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln33_6, i32 8, i32 14" [color_convert/color_convert.cpp:33]   --->   Operation 110 'partselect' 'trunc_ln33_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %add_ln33_2, i32 16, i32 19" [color_convert/color_convert.cpp:33]   --->   Operation 111 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln34_5 = sext i19 %add_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 112 'sext' 'sext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln34_6 = sext i18 %mul_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 113 'sext' 'sext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_1 = add i20 %sext_ln34_5, i20 %sext_ln34_6" [color_convert/color_convert.cpp:34]   --->   Operation 114 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %bias_c3_read, i8 0" [color_convert/color_convert.cpp:34]   --->   Operation 115 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln34_7 = sext i18 %shl_ln2" [color_convert/color_convert.cpp:34]   --->   Operation 116 'sext' 'sext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_4 = add i16 %add_ln34_8, i16 %trunc_ln34_4" [color_convert/color_convert.cpp:34]   --->   Operation 117 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln34_5, i8 0" [color_convert/color_convert.cpp:34]   --->   Operation 118 'bitconcatenate' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln34_2 = add i20 %sext_ln34_7, i20 %add_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 119 'add' 'add_ln34_2' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln34_5 = add i8 %trunc_ln34_3, i8 %trunc_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 120 'add' 'add_ln34_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln34_6 = add i16 %trunc_ln34_6, i16 %add_ln34_4" [color_convert/color_convert.cpp:34]   --->   Operation 121 'add' 'add_ln34_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %add_ln34_2, i32 19" [color_convert/color_convert.cpp:34]   --->   Operation 122 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln34_6, i32 8, i32 15" [color_convert/color_convert.cpp:34]   --->   Operation 123 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln34_6, i32 15" [color_convert/color_convert.cpp:34]   --->   Operation 124 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln34_5, i32 7" [color_convert/color_convert.cpp:34]   --->   Operation 125 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln34_6, i32 8, i32 14" [color_convert/color_convert.cpp:34]   --->   Operation 126 'partselect' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %add_ln34_2, i32 16, i32 19" [color_convert/color_convert.cpp:34]   --->   Operation 127 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.90>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i1 %tmp_5" [color_convert/color_convert.cpp:32]   --->   Operation 128 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i1 %tmp_5" [color_convert/color_convert.cpp:32]   --->   Operation 129 'zext' 'zext_ln32_4' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln32_3 = add i8 %zext_ln32_3, i8 %trunc_ln" [color_convert/color_convert.cpp:32]   --->   Operation 130 'add' 'add_ln32_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.87ns)   --->   "%add_ln32_7 = add i7 %zext_ln32_4, i7 %trunc_ln32_7" [color_convert/color_convert.cpp:32]   --->   Operation 131 'add' 'add_ln32_7' <Predicate = (tmp_3)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.73ns)   --->   "%icmp_ln32 = icmp_eq  i4 %tmp, i4 15" [color_convert/color_convert.cpp:32]   --->   Operation 132 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.73ns)   --->   "%icmp_ln32_1 = icmp_eq  i4 %tmp, i4 0" [color_convert/color_convert.cpp:32]   --->   Operation 133 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln32_3, i32 7" [color_convert/color_convert.cpp:32]   --->   Operation 134 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%xor_ln32_2 = xor i1 %tmp_6, i1 1" [color_convert/color_convert.cpp:32]   --->   Operation 135 'xor' 'xor_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln32)   --->   "%select_ln32 = select i1 %tmp_6, i1 %icmp_ln32_1, i1 %icmp_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 136 'select' 'select_ln32' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln32)   --->   "%select_ln32_3 = select i1 %tmp_4, i1 %select_ln32, i1 %icmp_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 137 'select' 'select_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln32 = or i1 %select_ln32_3, i1 %tmp_3" [color_convert/color_convert.cpp:32]   --->   Operation 138 'or' 'or_ln32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%and_ln32 = and i1 %icmp_ln32, i1 %xor_ln32_2" [color_convert/color_convert.cpp:32]   --->   Operation 139 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %and_ln32, i1 %tmp_4" [color_convert/color_convert.cpp:32]   --->   Operation 140 'and' 'and_ln32_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i1 %tmp_9" [color_convert/color_convert.cpp:33]   --->   Operation 141 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i1 %tmp_9" [color_convert/color_convert.cpp:33]   --->   Operation 142 'zext' 'zext_ln33_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.91ns)   --->   "%add_ln33_3 = add i8 %zext_ln33, i8 %trunc_ln1" [color_convert/color_convert.cpp:33]   --->   Operation 143 'add' 'add_ln33_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.87ns)   --->   "%add_ln33_7 = add i7 %zext_ln33_1, i7 %trunc_ln33_7" [color_convert/color_convert.cpp:33]   --->   Operation 144 'add' 'add_ln33_7' <Predicate = (tmp_7)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.73ns)   --->   "%icmp_ln33 = icmp_eq  i4 %tmp_1, i4 15" [color_convert/color_convert.cpp:33]   --->   Operation 145 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.73ns)   --->   "%icmp_ln33_1 = icmp_eq  i4 %tmp_1, i4 0" [color_convert/color_convert.cpp:33]   --->   Operation 146 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln33_3, i32 7" [color_convert/color_convert.cpp:33]   --->   Operation 147 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%xor_ln33_2 = xor i1 %tmp_10, i1 1" [color_convert/color_convert.cpp:33]   --->   Operation 148 'xor' 'xor_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%select_ln33 = select i1 %tmp_10, i1 %icmp_ln33_1, i1 %icmp_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 149 'select' 'select_ln33' <Predicate = (tmp_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%select_ln33_3 = select i1 %tmp_8, i1 %select_ln33, i1 %icmp_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 150 'select' 'select_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln33 = or i1 %select_ln33_3, i1 %tmp_7" [color_convert/color_convert.cpp:33]   --->   Operation 151 'or' 'or_ln33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%and_ln33 = and i1 %icmp_ln33, i1 %xor_ln33_2" [color_convert/color_convert.cpp:33]   --->   Operation 152 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln33_1 = and i1 %and_ln33, i1 %tmp_8" [color_convert/color_convert.cpp:33]   --->   Operation 153 'and' 'and_ln33_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i1 %tmp_13" [color_convert/color_convert.cpp:34]   --->   Operation 154 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i1 %tmp_13" [color_convert/color_convert.cpp:34]   --->   Operation 155 'zext' 'zext_ln34_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln34_3 = add i8 %zext_ln34, i8 %trunc_ln2" [color_convert/color_convert.cpp:34]   --->   Operation 156 'add' 'add_ln34_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.87ns)   --->   "%add_ln34_7 = add i7 %zext_ln34_1, i7 %trunc_ln34_7" [color_convert/color_convert.cpp:34]   --->   Operation 157 'add' 'add_ln34_7' <Predicate = (tmp_11)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.73ns)   --->   "%icmp_ln34 = icmp_eq  i4 %tmp_2, i4 15" [color_convert/color_convert.cpp:34]   --->   Operation 158 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (1.73ns)   --->   "%icmp_ln34_1 = icmp_eq  i4 %tmp_2, i4 0" [color_convert/color_convert.cpp:34]   --->   Operation 159 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln34_3, i32 7" [color_convert/color_convert.cpp:34]   --->   Operation 160 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_1)   --->   "%xor_ln34_2 = xor i1 %tmp_14, i1 1" [color_convert/color_convert.cpp:34]   --->   Operation 161 'xor' 'xor_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%select_ln34 = select i1 %tmp_14, i1 %icmp_ln34_1, i1 %icmp_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 162 'select' 'select_ln34' <Predicate = (tmp_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%select_ln34_3 = select i1 %tmp_12, i1 %select_ln34, i1 %icmp_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 163 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln34 = or i1 %select_ln34_3, i1 %tmp_11" [color_convert/color_convert.cpp:34]   --->   Operation 164 'or' 'or_ln34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_1)   --->   "%and_ln34 = and i1 %icmp_ln34, i1 %xor_ln34_2" [color_convert/color_convert.cpp:34]   --->   Operation 165 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34_1 = and i1 %and_ln34, i1 %tmp_12" [color_convert/color_convert.cpp:34]   --->   Operation 166 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node out1)   --->   "%xor_ln32 = xor i1 %or_ln32, i1 1" [color_convert/color_convert.cpp:32]   --->   Operation 167 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node out1)   --->   "%xor_ln32_1 = xor i1 %and_ln32_1, i1 1" [color_convert/color_convert.cpp:32]   --->   Operation 168 'xor' 'xor_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_2)   --->   "%select_ln32_1 = select i1 %and_ln32_1, i7 %add_ln32_7, i7 0" [color_convert/color_convert.cpp:32]   --->   Operation 169 'select' 'select_ln32_1' <Predicate = (tmp_3 & or_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_2)   --->   "%zext_ln32_5 = zext i7 %select_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 170 'zext' 'zext_ln32_5' <Predicate = (tmp_3 & or_ln32)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node out1)   --->   "%and_ln32_2 = and i1 %tmp_3, i1 %xor_ln32_1" [color_convert/color_convert.cpp:32]   --->   Operation 171 'and' 'and_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node out1)   --->   "%or_ln32_1 = or i1 %and_ln32_2, i1 %xor_ln32" [color_convert/color_convert.cpp:32]   --->   Operation 172 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_2)   --->   "%select_ln32_4 = select i1 %tmp_3, i8 %zext_ln32_5, i8 %add_ln32_3" [color_convert/color_convert.cpp:32]   --->   Operation 173 'select' 'select_ln32_4' <Predicate = (or_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln32_2 = select i1 %or_ln32, i8 %select_ln32_4, i8 255" [color_convert/color_convert.cpp:32]   --->   Operation 174 'select' 'select_ln32_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (1.24ns) (out node of the LUT)   --->   "%out1 = select i1 %or_ln32_1, i8 %select_ln32_2, i8 %add_ln32_3" [color_convert/color_convert.cpp:32]   --->   Operation 175 'select' 'out1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node out2)   --->   "%xor_ln33 = xor i1 %or_ln33, i1 1" [color_convert/color_convert.cpp:33]   --->   Operation 176 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node out2)   --->   "%xor_ln33_1 = xor i1 %and_ln33_1, i1 1" [color_convert/color_convert.cpp:33]   --->   Operation 177 'xor' 'xor_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%select_ln33_1 = select i1 %and_ln33_1, i7 %add_ln33_7, i7 0" [color_convert/color_convert.cpp:33]   --->   Operation 178 'select' 'select_ln33_1' <Predicate = (tmp_7 & or_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%zext_ln33_2 = zext i7 %select_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 179 'zext' 'zext_ln33_2' <Predicate = (tmp_7 & or_ln33)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node out2)   --->   "%and_ln33_2 = and i1 %tmp_7, i1 %xor_ln33_1" [color_convert/color_convert.cpp:33]   --->   Operation 180 'and' 'and_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node out2)   --->   "%or_ln33_1 = or i1 %and_ln33_2, i1 %xor_ln33" [color_convert/color_convert.cpp:33]   --->   Operation 181 'or' 'or_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%select_ln33_4 = select i1 %tmp_7, i8 %zext_ln33_2, i8 %add_ln33_3" [color_convert/color_convert.cpp:33]   --->   Operation 182 'select' 'select_ln33_4' <Predicate = (or_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln33_2 = select i1 %or_ln33, i8 %select_ln33_4, i8 255" [color_convert/color_convert.cpp:33]   --->   Operation 183 'select' 'select_ln33_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (1.24ns) (out node of the LUT)   --->   "%out2 = select i1 %or_ln33_1, i8 %select_ln33_2, i8 %add_ln33_3" [color_convert/color_convert.cpp:33]   --->   Operation 184 'select' 'out2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node out3)   --->   "%xor_ln34 = xor i1 %or_ln34, i1 1" [color_convert/color_convert.cpp:34]   --->   Operation 185 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node out3)   --->   "%xor_ln34_1 = xor i1 %and_ln34_1, i1 1" [color_convert/color_convert.cpp:34]   --->   Operation 186 'xor' 'xor_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%select_ln34_1 = select i1 %and_ln34_1, i7 %add_ln34_7, i7 0" [color_convert/color_convert.cpp:34]   --->   Operation 187 'select' 'select_ln34_1' <Predicate = (tmp_11 & or_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%zext_ln34_2 = zext i7 %select_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 188 'zext' 'zext_ln34_2' <Predicate = (tmp_11 & or_ln34)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node out3)   --->   "%and_ln34_2 = and i1 %tmp_11, i1 %xor_ln34_1" [color_convert/color_convert.cpp:34]   --->   Operation 189 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node out3)   --->   "%or_ln34_1 = or i1 %and_ln34_2, i1 %xor_ln34" [color_convert/color_convert.cpp:34]   --->   Operation 190 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%select_ln34_4 = select i1 %tmp_11, i8 %zext_ln34_2, i8 %add_ln34_3" [color_convert/color_convert.cpp:34]   --->   Operation 191 'select' 'select_ln34_4' <Predicate = (or_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %or_ln34, i8 %select_ln34_4, i8 255" [color_convert/color_convert.cpp:34]   --->   Operation 192 'select' 'select_ln34_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (1.24ns) (out node of the LUT)   --->   "%out3 = select i1 %or_ln34_1, i8 %select_ln34_2, i8 %add_ln34_3" [color_convert/color_convert.cpp:34]   --->   Operation 193 'select' 'out3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%curr_pixel_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %out3, i8 %out2, i8 %out1" [color_convert/color_convert.cpp:36]   --->   Operation 194 'bitconcatenate' 'curr_pixel_data' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %curr_pixel_data, i3 %curr_pixel_keep, i3 %curr_pixel_strb, i1 %curr_pixel_user, i1 %curr_pixel_last" [color_convert/color_convert.cpp:38]   --->   Operation 195 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [color_convert/color_convert.cpp:21]   --->   Operation 196 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [color_convert/color_convert.cpp:7]   --->   Operation 197 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [color_convert/color_convert.cpp:7]   --->   Operation 198 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %stream_in_24_V_data_V"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_in_24_V_keep_V"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_in_24_V_strb_V"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_24_V_user_V"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_24_V_last_V"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %stream_out_24_V_data_V"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_out_24_V_keep_V"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %stream_out_24_V_strb_V"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_24_V_user_V"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_24_V_last_V"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c1_c1"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_2, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c1_c2"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_13, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c2, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c1_c3"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c1_c3, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c2_c1"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c2_c2"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c2, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c2_c3"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_18, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c2_c3, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c3_c1"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c3_c2"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_20, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c2, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %c3_c3"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %c3_c3, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %bias_c1"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %bias_c2"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c2, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %bias_c3"   --->   Operation 244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %bias_c3, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln32 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i1 0, i1 0, void @empty_3" [color_convert/color_convert.cpp:32]   --->   Operation 247 'specaxissidechannel' 'specaxissidechannel_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln32 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V, i1 0, i1 0, void @empty_15" [color_convert/color_convert.cpp:32]   --->   Operation 248 'specaxissidechannel' 'specaxissidechannel_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %curr_pixel_data, i3 %curr_pixel_keep, i3 %curr_pixel_strb, i1 %curr_pixel_user, i1 %curr_pixel_last" [color_convert/color_convert.cpp:38]   --->   Operation 249 'write' 'write_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [color_convert/color_convert.cpp:40]   --->   Operation 250 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_24_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c1_c1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_c2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_c3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                    (read               ) [ 00000000]
curr_pixel_data_1        (extractvalue       ) [ 00000000]
curr_pixel_keep          (extractvalue       ) [ 01111111]
curr_pixel_strb          (extractvalue       ) [ 01111111]
curr_pixel_user          (extractvalue       ) [ 01111111]
curr_pixel_last          (extractvalue       ) [ 01111111]
v_p1                     (trunc              ) [ 01100000]
v_p2                     (partselect         ) [ 01100000]
v_p3                     (partselect         ) [ 01110000]
c1_c1_read               (read               ) [ 01100000]
c1_c2_read               (read               ) [ 01100000]
c1_c3_read               (read               ) [ 01110000]
bias_c1_read             (read               ) [ 01111000]
trunc_ln32_5             (trunc              ) [ 01111000]
c2_c1_read               (read               ) [ 01100000]
c2_c2_read               (read               ) [ 01100000]
c2_c3_read               (read               ) [ 01110000]
bias_c2_read             (read               ) [ 01111000]
trunc_ln33_5             (trunc              ) [ 01111000]
c3_c1_read               (read               ) [ 01100000]
c3_c2_read               (read               ) [ 01100000]
c3_c3_read               (read               ) [ 01110000]
bias_c3_read             (read               ) [ 01111000]
trunc_ln34_5             (trunc              ) [ 01111000]
zext_ln32                (zext               ) [ 00000000]
sext_ln32                (sext               ) [ 00000000]
mul_ln32                 (mul                ) [ 01010000]
trunc_ln32               (trunc              ) [ 01010000]
zext_ln32_1              (zext               ) [ 00000000]
sext_ln32_1              (sext               ) [ 00000000]
mul_ln32_1               (mul                ) [ 01010000]
trunc_ln32_1             (trunc              ) [ 01010000]
sext_ln33                (sext               ) [ 00000000]
mul_ln33                 (mul                ) [ 01010000]
trunc_ln33               (trunc              ) [ 01010000]
sext_ln33_1              (sext               ) [ 00000000]
mul_ln33_1               (mul                ) [ 01010000]
trunc_ln33_1             (trunc              ) [ 01010000]
sext_ln34                (sext               ) [ 00000000]
mul_ln34                 (mul                ) [ 01010000]
trunc_ln34               (trunc              ) [ 01010000]
sext_ln34_1              (sext               ) [ 00000000]
mul_ln34_1               (mul                ) [ 01010000]
trunc_ln34_1             (trunc              ) [ 01010000]
sext_ln32_2              (sext               ) [ 00000000]
sext_ln32_3              (sext               ) [ 00000000]
add_ln32_8               (add                ) [ 01001000]
add_ln32                 (add                ) [ 01001000]
zext_ln32_2              (zext               ) [ 00000000]
sext_ln32_4              (sext               ) [ 00000000]
mul_ln32_2               (mul                ) [ 01001000]
trunc_ln32_2             (trunc              ) [ 01001000]
trunc_ln32_3             (trunc              ) [ 01001000]
trunc_ln32_4             (trunc              ) [ 01001000]
sext_ln33_2              (sext               ) [ 00000000]
sext_ln33_3              (sext               ) [ 00000000]
add_ln33_8               (add                ) [ 01001000]
add_ln33                 (add                ) [ 01001000]
sext_ln33_4              (sext               ) [ 00000000]
mul_ln33_2               (mul                ) [ 01001000]
trunc_ln33_2             (trunc              ) [ 01001000]
trunc_ln33_3             (trunc              ) [ 01001000]
trunc_ln33_4             (trunc              ) [ 01001000]
sext_ln34_2              (sext               ) [ 00000000]
sext_ln34_3              (sext               ) [ 00000000]
add_ln34_8               (add                ) [ 01001000]
add_ln34                 (add                ) [ 01001000]
sext_ln34_4              (sext               ) [ 00000000]
mul_ln34_2               (mul                ) [ 01001000]
trunc_ln34_2             (trunc              ) [ 01001000]
trunc_ln34_3             (trunc              ) [ 01001000]
trunc_ln34_4             (trunc              ) [ 01001000]
sext_ln32_5              (sext               ) [ 00000000]
sext_ln32_6              (sext               ) [ 00000000]
add_ln32_1               (add                ) [ 00000000]
shl_ln                   (bitconcatenate     ) [ 00000000]
sext_ln32_7              (sext               ) [ 00000000]
add_ln32_4               (add                ) [ 00000000]
trunc_ln32_6             (bitconcatenate     ) [ 00000000]
add_ln32_2               (add                ) [ 00000000]
add_ln32_5               (add                ) [ 00000000]
add_ln32_6               (add                ) [ 00000000]
tmp_3                    (bitselect          ) [ 01000110]
trunc_ln                 (partselect         ) [ 01000100]
tmp_4                    (bitselect          ) [ 01000100]
tmp_5                    (bitselect          ) [ 01000100]
trunc_ln32_7             (partselect         ) [ 01000100]
tmp                      (partselect         ) [ 01000100]
sext_ln33_5              (sext               ) [ 00000000]
sext_ln33_6              (sext               ) [ 00000000]
add_ln33_1               (add                ) [ 00000000]
shl_ln1                  (bitconcatenate     ) [ 00000000]
sext_ln33_7              (sext               ) [ 00000000]
add_ln33_4               (add                ) [ 00000000]
trunc_ln33_6             (bitconcatenate     ) [ 00000000]
add_ln33_2               (add                ) [ 00000000]
add_ln33_5               (add                ) [ 00000000]
add_ln33_6               (add                ) [ 00000000]
tmp_7                    (bitselect          ) [ 01000110]
trunc_ln1                (partselect         ) [ 01000100]
tmp_8                    (bitselect          ) [ 01000100]
tmp_9                    (bitselect          ) [ 01000100]
trunc_ln33_7             (partselect         ) [ 01000100]
tmp_1                    (partselect         ) [ 01000100]
sext_ln34_5              (sext               ) [ 00000000]
sext_ln34_6              (sext               ) [ 00000000]
add_ln34_1               (add                ) [ 00000000]
shl_ln2                  (bitconcatenate     ) [ 00000000]
sext_ln34_7              (sext               ) [ 00000000]
add_ln34_4               (add                ) [ 00000000]
trunc_ln34_6             (bitconcatenate     ) [ 00000000]
add_ln34_2               (add                ) [ 00000000]
add_ln34_5               (add                ) [ 00000000]
add_ln34_6               (add                ) [ 00000000]
tmp_11                   (bitselect          ) [ 01000110]
trunc_ln2                (partselect         ) [ 01000100]
tmp_12                   (bitselect          ) [ 01000100]
tmp_13                   (bitselect          ) [ 01000100]
trunc_ln34_7             (partselect         ) [ 01000100]
tmp_2                    (partselect         ) [ 01000100]
zext_ln32_3              (zext               ) [ 00000000]
zext_ln32_4              (zext               ) [ 00000000]
add_ln32_3               (add                ) [ 01000010]
add_ln32_7               (add                ) [ 01000010]
icmp_ln32                (icmp               ) [ 00000000]
icmp_ln32_1              (icmp               ) [ 00000000]
tmp_6                    (bitselect          ) [ 00000000]
xor_ln32_2               (xor                ) [ 00000000]
select_ln32              (select             ) [ 00000000]
select_ln32_3            (select             ) [ 00000000]
or_ln32                  (or                 ) [ 01000010]
and_ln32                 (and                ) [ 00000000]
and_ln32_1               (and                ) [ 01000010]
zext_ln33                (zext               ) [ 00000000]
zext_ln33_1              (zext               ) [ 00000000]
add_ln33_3               (add                ) [ 01000010]
add_ln33_7               (add                ) [ 01000010]
icmp_ln33                (icmp               ) [ 00000000]
icmp_ln33_1              (icmp               ) [ 00000000]
tmp_10                   (bitselect          ) [ 00000000]
xor_ln33_2               (xor                ) [ 00000000]
select_ln33              (select             ) [ 00000000]
select_ln33_3            (select             ) [ 00000000]
or_ln33                  (or                 ) [ 01000010]
and_ln33                 (and                ) [ 00000000]
and_ln33_1               (and                ) [ 01000010]
zext_ln34                (zext               ) [ 00000000]
zext_ln34_1              (zext               ) [ 00000000]
add_ln34_3               (add                ) [ 01000010]
add_ln34_7               (add                ) [ 01000010]
icmp_ln34                (icmp               ) [ 00000000]
icmp_ln34_1              (icmp               ) [ 00000000]
tmp_14                   (bitselect          ) [ 00000000]
xor_ln34_2               (xor                ) [ 00000000]
select_ln34              (select             ) [ 00000000]
select_ln34_3            (select             ) [ 00000000]
or_ln34                  (or                 ) [ 01000010]
and_ln34                 (and                ) [ 00000000]
and_ln34_1               (and                ) [ 01000010]
xor_ln32                 (xor                ) [ 00000000]
xor_ln32_1               (xor                ) [ 00000000]
select_ln32_1            (select             ) [ 00000000]
zext_ln32_5              (zext               ) [ 00000000]
and_ln32_2               (and                ) [ 00000000]
or_ln32_1                (or                 ) [ 00000000]
select_ln32_4            (select             ) [ 00000000]
select_ln32_2            (select             ) [ 00000000]
out1                     (select             ) [ 00000000]
xor_ln33                 (xor                ) [ 00000000]
xor_ln33_1               (xor                ) [ 00000000]
select_ln33_1            (select             ) [ 00000000]
zext_ln33_2              (zext               ) [ 00000000]
and_ln33_2               (and                ) [ 00000000]
or_ln33_1                (or                 ) [ 00000000]
select_ln33_4            (select             ) [ 00000000]
select_ln33_2            (select             ) [ 00000000]
out2                     (select             ) [ 00000000]
xor_ln34                 (xor                ) [ 00000000]
xor_ln34_1               (xor                ) [ 00000000]
select_ln34_1            (select             ) [ 00000000]
zext_ln34_2              (zext               ) [ 00000000]
and_ln34_2               (and                ) [ 00000000]
or_ln34_1                (or                 ) [ 00000000]
select_ln34_4            (select             ) [ 00000000]
select_ln34_2            (select             ) [ 00000000]
out3                     (select             ) [ 00000000]
curr_pixel_data          (bitconcatenate     ) [ 01000001]
specpipeline_ln21        (specpipeline       ) [ 00000000]
spectopmodule_ln7        (spectopmodule      ) [ 00000000]
specinterface_ln7        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specaxissidechannel_ln32 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln32 (specaxissidechannel) [ 00000000]
write_ln38               (write              ) [ 00000000]
ret_ln40                 (ret                ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_24_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_24_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_24_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_24_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_24_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_24_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_24_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_24_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_24_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_24_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c1_c1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c1_c2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c1_c3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="c2_c1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="c2_c2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="c2_c3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="c3_c1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="c3_c2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="c3_c3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="bias_c1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="bias_c2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="bias_c3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="empty_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="3" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="c1_c1_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c1_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="c1_c2_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="10" slack="0"/>
<pin id="181" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c2_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="c1_c3_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c3_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bias_c1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="c2_c1_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c1_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c2_c2_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="0"/>
<pin id="205" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c2_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="c2_c3_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c3_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bias_c2_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c2_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="c3_c1_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="10" slack="0"/>
<pin id="223" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c1_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="c3_c2_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c2_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="c3_c3_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c3_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bias_c3_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c3_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="0" index="3" bw="3" slack="0"/>
<pin id="249" dir="0" index="4" bw="1" slack="0"/>
<pin id="250" dir="0" index="5" bw="1" slack="0"/>
<pin id="251" dir="0" index="6" bw="24" slack="0"/>
<pin id="252" dir="0" index="7" bw="3" slack="5"/>
<pin id="253" dir="0" index="8" bw="3" slack="5"/>
<pin id="254" dir="0" index="9" bw="1" slack="5"/>
<pin id="255" dir="0" index="10" bw="1" slack="5"/>
<pin id="256" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="curr_pixel_data_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="curr_pixel_data_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="curr_pixel_keep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="curr_pixel_keep/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="curr_pixel_strb_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="curr_pixel_strb/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="curr_pixel_user_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="curr_pixel_user/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="curr_pixel_last_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="curr_pixel_last/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="v_p1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="24" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_p1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="v_p2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="5" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v_p2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="v_p3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="24" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v_p3/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln32_5_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_5/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln33_5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_5/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln34_5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_5/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln32_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln32_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul_ln32_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln32_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln32_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln32_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="1"/>
<pin id="340" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="mul_ln32_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln32_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="18" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln33_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="1"/>
<pin id="353" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mul_ln33_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln33_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="18" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln33_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="mul_ln33_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln33_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="18" slack="0"/>
<pin id="375" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln34_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="1"/>
<pin id="379" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mul_ln34_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln34_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln34_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="1"/>
<pin id="392" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="mul_ln34_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln34_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="18" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln32_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="18" slack="1"/>
<pin id="405" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln32_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="1"/>
<pin id="408" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_3/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln32_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="1"/>
<pin id="411" dir="0" index="1" bw="16" slack="1"/>
<pin id="412" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_8/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln32_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="18" slack="0"/>
<pin id="415" dir="0" index="1" bw="18" slack="0"/>
<pin id="416" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln32_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="2"/>
<pin id="421" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln32_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="2"/>
<pin id="424" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_4/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="mul_ln32_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32_2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln32_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="0"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_2/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln32_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_3/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln32_4_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="18" slack="0"/>
<pin id="441" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_4/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln33_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="18" slack="1"/>
<pin id="445" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_2/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln33_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="18" slack="1"/>
<pin id="448" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_3/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln33_8_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="1"/>
<pin id="451" dir="0" index="1" bw="16" slack="1"/>
<pin id="452" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_8/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln33_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="18" slack="0"/>
<pin id="455" dir="0" index="1" bw="18" slack="0"/>
<pin id="456" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln33_4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="2"/>
<pin id="461" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_4/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mul_ln33_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_2/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln33_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="18" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_2/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln33_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_3/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln33_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_4/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln34_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="18" slack="1"/>
<pin id="482" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_2/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln34_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="18" slack="1"/>
<pin id="485" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_3/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln34_8_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="0" index="1" bw="16" slack="1"/>
<pin id="489" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_8/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln34_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="18" slack="0"/>
<pin id="492" dir="0" index="1" bw="18" slack="0"/>
<pin id="493" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln34_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="2"/>
<pin id="498" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_4/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="mul_ln34_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_2/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln34_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="18" slack="0"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_2/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln34_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_3/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln34_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="18" slack="0"/>
<pin id="515" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_4/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln32_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="19" slack="1"/>
<pin id="519" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_5/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln32_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="18" slack="1"/>
<pin id="522" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_6/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln32_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="19" slack="0"/>
<pin id="525" dir="0" index="1" bw="18" slack="0"/>
<pin id="526" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="shl_ln_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="18" slack="0"/>
<pin id="531" dir="0" index="1" bw="10" slack="3"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln32_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="18" slack="0"/>
<pin id="538" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_7/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln32_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="0" index="1" bw="16" slack="1"/>
<pin id="543" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_4/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln32_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="3"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln32_6/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln32_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="18" slack="0"/>
<pin id="553" dir="0" index="1" bw="20" slack="0"/>
<pin id="554" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln32_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="0" index="1" bw="8" slack="1"/>
<pin id="560" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_5/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln32_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="0"/>
<pin id="564" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_6/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="20" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="0" index="2" bw="5" slack="0"/>
<pin id="579" dir="0" index="3" bw="5" slack="0"/>
<pin id="580" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="16" slack="0"/>
<pin id="588" dir="0" index="2" bw="5" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="0" index="2" bw="4" slack="0"/>
<pin id="597" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln32_7_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="0"/>
<pin id="603" dir="0" index="1" bw="16" slack="0"/>
<pin id="604" dir="0" index="2" bw="5" slack="0"/>
<pin id="605" dir="0" index="3" bw="5" slack="0"/>
<pin id="606" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_7/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="0" index="1" bw="20" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln33_5_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="19" slack="1"/>
<pin id="623" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_5/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln33_6_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="18" slack="1"/>
<pin id="626" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_6/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln33_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="19" slack="0"/>
<pin id="629" dir="0" index="1" bw="18" slack="0"/>
<pin id="630" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="18" slack="0"/>
<pin id="635" dir="0" index="1" bw="10" slack="3"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln33_7_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="18" slack="0"/>
<pin id="642" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_7/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln33_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="0" index="1" bw="16" slack="1"/>
<pin id="647" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_4/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln33_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="3"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln33_6/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln33_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="18" slack="0"/>
<pin id="657" dir="0" index="1" bw="20" slack="0"/>
<pin id="658" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln33_5_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="0" index="1" bw="8" slack="1"/>
<pin id="664" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_5/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln33_6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_6/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_7_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="20" slack="0"/>
<pin id="674" dir="0" index="2" bw="6" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="16" slack="0"/>
<pin id="682" dir="0" index="2" bw="5" slack="0"/>
<pin id="683" dir="0" index="3" bw="5" slack="0"/>
<pin id="684" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_8_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_9_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="0" index="2" bw="4" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln33_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="0"/>
<pin id="708" dir="0" index="2" bw="5" slack="0"/>
<pin id="709" dir="0" index="3" bw="5" slack="0"/>
<pin id="710" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33_7/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="0" index="1" bw="20" slack="0"/>
<pin id="718" dir="0" index="2" bw="6" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln34_5_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="19" slack="1"/>
<pin id="727" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_5/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sext_ln34_6_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="18" slack="1"/>
<pin id="730" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_6/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln34_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="19" slack="0"/>
<pin id="733" dir="0" index="1" bw="18" slack="0"/>
<pin id="734" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="shl_ln2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="18" slack="0"/>
<pin id="739" dir="0" index="1" bw="10" slack="3"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln34_7_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="18" slack="0"/>
<pin id="746" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_7/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln34_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="1"/>
<pin id="750" dir="0" index="1" bw="16" slack="1"/>
<pin id="751" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln34_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="3"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln34_6/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln34_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="18" slack="0"/>
<pin id="761" dir="0" index="1" bw="20" slack="0"/>
<pin id="762" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln34_5_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="0" index="1" bw="8" slack="1"/>
<pin id="768" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln34_6_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_11_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="20" slack="0"/>
<pin id="778" dir="0" index="2" bw="6" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="0"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="0" index="3" bw="5" slack="0"/>
<pin id="788" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_12_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="16" slack="0"/>
<pin id="796" dir="0" index="2" bw="5" slack="0"/>
<pin id="797" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_13_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="8" slack="0"/>
<pin id="804" dir="0" index="2" bw="4" slack="0"/>
<pin id="805" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="trunc_ln34_7_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="0"/>
<pin id="811" dir="0" index="1" bw="16" slack="0"/>
<pin id="812" dir="0" index="2" bw="5" slack="0"/>
<pin id="813" dir="0" index="3" bw="5" slack="0"/>
<pin id="814" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_7/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="0"/>
<pin id="821" dir="0" index="1" bw="20" slack="0"/>
<pin id="822" dir="0" index="2" bw="6" slack="0"/>
<pin id="823" dir="0" index="3" bw="6" slack="0"/>
<pin id="824" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln32_3_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln32_4_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_4/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln32_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="1"/>
<pin id="838" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln32_7_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="7" slack="1"/>
<pin id="843" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_7/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln32_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="1"/>
<pin id="847" dir="0" index="1" bw="4" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_ln32_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="1"/>
<pin id="852" dir="0" index="1" bw="4" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_6_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="0" index="2" bw="4" slack="0"/>
<pin id="859" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="xor_ln32_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32_2/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="select_ln32_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="select_ln32_3_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="0" index="2" bw="1" slack="0"/>
<pin id="881" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="or_ln32_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="1"/>
<pin id="887" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="and_ln32_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="and_ln32_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="1"/>
<pin id="898" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_1/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln33_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln33_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln33_3_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="1"/>
<pin id="909" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_3/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln33_7_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="7" slack="1"/>
<pin id="914" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_7/5 "/>
</bind>
</comp>

<comp id="916" class="1004" name="icmp_ln33_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="1"/>
<pin id="918" dir="0" index="1" bw="4" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="icmp_ln33_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="1"/>
<pin id="923" dir="0" index="1" bw="4" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_10_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="0" index="2" bw="4" slack="0"/>
<pin id="930" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="xor_ln33_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33_2/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="select_ln33_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="0" index="2" bw="1" slack="0"/>
<pin id="944" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="select_ln33_3_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="0" index="2" bw="1" slack="0"/>
<pin id="952" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_3/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="or_ln33_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="1"/>
<pin id="958" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="and_ln33_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="and_ln33_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="1"/>
<pin id="969" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_1/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln34_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/5 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln34_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/5 "/>
</bind>
</comp>

<comp id="977" class="1004" name="add_ln34_3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="1"/>
<pin id="980" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/5 "/>
</bind>
</comp>

<comp id="982" class="1004" name="add_ln34_7_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="7" slack="1"/>
<pin id="985" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/5 "/>
</bind>
</comp>

<comp id="987" class="1004" name="icmp_ln34_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="4" slack="1"/>
<pin id="989" dir="0" index="1" bw="4" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/5 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln34_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="4" slack="1"/>
<pin id="994" dir="0" index="1" bw="4" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_14_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="0" index="2" bw="4" slack="0"/>
<pin id="1001" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="xor_ln34_2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34_2/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="select_ln34_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="0" index="2" bw="1" slack="0"/>
<pin id="1015" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/5 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="select_ln34_3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="1"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="0" index="2" bw="1" slack="0"/>
<pin id="1023" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="or_ln34_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="1"/>
<pin id="1029" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="and_ln34_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="and_ln34_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="1"/>
<pin id="1040" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_1/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="xor_ln32_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="xor_ln32_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="1"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32_1/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="select_ln32_1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="0" index="1" bw="7" slack="1"/>
<pin id="1055" dir="0" index="2" bw="7" slack="0"/>
<pin id="1056" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln32_5_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="7" slack="0"/>
<pin id="1060" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="and_ln32_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="2"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_2/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="or_ln32_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_1/6 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="select_ln32_4_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="2"/>
<pin id="1075" dir="0" index="1" bw="8" slack="0"/>
<pin id="1076" dir="0" index="2" bw="8" slack="1"/>
<pin id="1077" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="select_ln32_2_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="0" index="1" bw="8" slack="0"/>
<pin id="1082" dir="0" index="2" bw="8" slack="0"/>
<pin id="1083" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/6 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="out1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="0" index="2" bw="8" slack="1"/>
<pin id="1090" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out1/6 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="xor_ln33_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="xor_ln33_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33_1/6 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="select_ln33_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="0" index="1" bw="7" slack="1"/>
<pin id="1106" dir="0" index="2" bw="7" slack="0"/>
<pin id="1107" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="zext_ln33_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="7" slack="0"/>
<pin id="1111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/6 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="and_ln33_2_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="2"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_2/6 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="or_ln33_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33_1/6 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="select_ln33_4_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="2"/>
<pin id="1126" dir="0" index="1" bw="8" slack="0"/>
<pin id="1127" dir="0" index="2" bw="8" slack="1"/>
<pin id="1128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_4/6 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="select_ln33_2_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="0" index="1" bw="8" slack="0"/>
<pin id="1133" dir="0" index="2" bw="8" slack="0"/>
<pin id="1134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_2/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="out2_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="8" slack="0"/>
<pin id="1140" dir="0" index="2" bw="8" slack="1"/>
<pin id="1141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out2/6 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="xor_ln34_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/6 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="xor_ln34_1_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34_1/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="select_ln34_1_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="1"/>
<pin id="1156" dir="0" index="1" bw="7" slack="1"/>
<pin id="1157" dir="0" index="2" bw="7" slack="0"/>
<pin id="1158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/6 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="zext_ln34_2_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="7" slack="0"/>
<pin id="1162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/6 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="and_ln34_2_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="2"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_2/6 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="or_ln34_1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_1/6 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="select_ln34_4_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="2"/>
<pin id="1177" dir="0" index="1" bw="8" slack="0"/>
<pin id="1178" dir="0" index="2" bw="8" slack="1"/>
<pin id="1179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_4/6 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="select_ln34_2_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="1"/>
<pin id="1183" dir="0" index="1" bw="8" slack="0"/>
<pin id="1184" dir="0" index="2" bw="8" slack="0"/>
<pin id="1185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/6 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="out3_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="8" slack="0"/>
<pin id="1191" dir="0" index="2" bw="8" slack="1"/>
<pin id="1192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out3/6 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="curr_pixel_data_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="24" slack="0"/>
<pin id="1197" dir="0" index="1" bw="8" slack="0"/>
<pin id="1198" dir="0" index="2" bw="8" slack="0"/>
<pin id="1199" dir="0" index="3" bw="8" slack="0"/>
<pin id="1200" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="curr_pixel_data/6 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="curr_pixel_keep_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="3" slack="5"/>
<pin id="1208" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="curr_pixel_keep "/>
</bind>
</comp>

<comp id="1211" class="1005" name="curr_pixel_strb_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="3" slack="5"/>
<pin id="1213" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="curr_pixel_strb "/>
</bind>
</comp>

<comp id="1216" class="1005" name="curr_pixel_user_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="5"/>
<pin id="1218" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="curr_pixel_user "/>
</bind>
</comp>

<comp id="1221" class="1005" name="curr_pixel_last_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="5"/>
<pin id="1223" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="curr_pixel_last "/>
</bind>
</comp>

<comp id="1226" class="1005" name="v_p1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="1"/>
<pin id="1228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v_p1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="v_p2_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="1"/>
<pin id="1233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v_p2 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="v_p3_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="2"/>
<pin id="1238" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="v_p3 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="c1_c1_read_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="10" slack="1"/>
<pin id="1243" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c1_c1_read "/>
</bind>
</comp>

<comp id="1246" class="1005" name="c1_c2_read_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="10" slack="1"/>
<pin id="1248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c1_c2_read "/>
</bind>
</comp>

<comp id="1251" class="1005" name="c1_c3_read_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="10" slack="2"/>
<pin id="1253" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="c1_c3_read "/>
</bind>
</comp>

<comp id="1256" class="1005" name="bias_c1_read_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="10" slack="3"/>
<pin id="1258" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="bias_c1_read "/>
</bind>
</comp>

<comp id="1261" class="1005" name="trunc_ln32_5_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="3"/>
<pin id="1263" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln32_5 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="c2_c1_read_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="10" slack="1"/>
<pin id="1268" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c2_c1_read "/>
</bind>
</comp>

<comp id="1271" class="1005" name="c2_c2_read_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="1"/>
<pin id="1273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c2_c2_read "/>
</bind>
</comp>

<comp id="1276" class="1005" name="c2_c3_read_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="10" slack="2"/>
<pin id="1278" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="c2_c3_read "/>
</bind>
</comp>

<comp id="1281" class="1005" name="bias_c2_read_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="10" slack="3"/>
<pin id="1283" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="bias_c2_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="trunc_ln33_5_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="3"/>
<pin id="1288" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln33_5 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="c3_c1_read_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="10" slack="1"/>
<pin id="1293" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c3_c1_read "/>
</bind>
</comp>

<comp id="1296" class="1005" name="c3_c2_read_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="10" slack="1"/>
<pin id="1298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c3_c2_read "/>
</bind>
</comp>

<comp id="1301" class="1005" name="c3_c3_read_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="10" slack="2"/>
<pin id="1303" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="c3_c3_read "/>
</bind>
</comp>

<comp id="1306" class="1005" name="bias_c3_read_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="10" slack="3"/>
<pin id="1308" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="bias_c3_read "/>
</bind>
</comp>

<comp id="1311" class="1005" name="trunc_ln34_5_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="3"/>
<pin id="1313" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln34_5 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="mul_ln32_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="18" slack="1"/>
<pin id="1318" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="trunc_ln32_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="16" slack="1"/>
<pin id="1323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="mul_ln32_1_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="18" slack="1"/>
<pin id="1328" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32_1 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="trunc_ln32_1_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="1"/>
<pin id="1333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_1 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="mul_ln33_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="18" slack="1"/>
<pin id="1338" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="trunc_ln33_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="1"/>
<pin id="1343" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="mul_ln33_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="18" slack="1"/>
<pin id="1348" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="trunc_ln33_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="16" slack="1"/>
<pin id="1353" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="mul_ln34_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="18" slack="1"/>
<pin id="1358" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="trunc_ln34_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="16" slack="1"/>
<pin id="1363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="mul_ln34_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="18" slack="1"/>
<pin id="1368" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="trunc_ln34_1_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="16" slack="1"/>
<pin id="1373" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="add_ln32_8_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="16" slack="1"/>
<pin id="1378" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_8 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="add_ln32_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="19" slack="1"/>
<pin id="1383" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="mul_ln32_2_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="18" slack="1"/>
<pin id="1388" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32_2 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="trunc_ln32_2_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="1"/>
<pin id="1393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_2 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="trunc_ln32_3_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="1"/>
<pin id="1398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_3 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="trunc_ln32_4_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="16" slack="1"/>
<pin id="1403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_4 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="add_ln33_8_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="16" slack="1"/>
<pin id="1408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_8 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="add_ln33_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="19" slack="1"/>
<pin id="1413" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="mul_ln33_2_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="18" slack="1"/>
<pin id="1418" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_2 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="trunc_ln33_2_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="8" slack="1"/>
<pin id="1423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33_2 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="trunc_ln33_3_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="8" slack="1"/>
<pin id="1428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33_3 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="trunc_ln33_4_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="16" slack="1"/>
<pin id="1433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33_4 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="add_ln34_8_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="16" slack="1"/>
<pin id="1438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_8 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="add_ln34_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="19" slack="1"/>
<pin id="1443" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="mul_ln34_2_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="18" slack="1"/>
<pin id="1448" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_2 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="trunc_ln34_2_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="8" slack="1"/>
<pin id="1453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_2 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="trunc_ln34_3_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="1"/>
<pin id="1458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_3 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="trunc_ln34_4_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="16" slack="1"/>
<pin id="1463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_4 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_3_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="1"/>
<pin id="1468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="trunc_ln_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="8" slack="1"/>
<pin id="1475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp_4_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="1"/>
<pin id="1480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="tmp_5_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="1"/>
<pin id="1486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="trunc_ln32_7_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="7" slack="1"/>
<pin id="1492" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_7 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="tmp_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="4" slack="1"/>
<pin id="1497" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1501" class="1005" name="tmp_7_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="1"/>
<pin id="1503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="trunc_ln1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="8" slack="1"/>
<pin id="1510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="tmp_8_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="1"/>
<pin id="1515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="tmp_9_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="1" slack="1"/>
<pin id="1521" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="trunc_ln33_7_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="7" slack="1"/>
<pin id="1527" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33_7 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="tmp_1_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="4" slack="1"/>
<pin id="1532" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_11_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="1"/>
<pin id="1538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="trunc_ln2_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="8" slack="1"/>
<pin id="1545" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="tmp_12_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="1"/>
<pin id="1550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="tmp_13_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="1"/>
<pin id="1556" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="trunc_ln34_7_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="7" slack="1"/>
<pin id="1562" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_7 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="tmp_2_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="4" slack="1"/>
<pin id="1567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="add_ln32_3_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="8" slack="1"/>
<pin id="1573" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_3 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="add_ln32_7_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="7" slack="1"/>
<pin id="1579" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_7 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="or_ln32_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="1" slack="1"/>
<pin id="1584" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln32 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="and_ln32_1_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="1"/>
<pin id="1590" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln32_1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="add_ln33_3_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="1"/>
<pin id="1596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_3 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="add_ln33_7_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="7" slack="1"/>
<pin id="1602" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_7 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="or_ln33_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="1"/>
<pin id="1607" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln33 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="and_ln33_1_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="1"/>
<pin id="1613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln33_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="add_ln34_3_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="8" slack="1"/>
<pin id="1619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_3 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="add_ln34_7_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="7" slack="1"/>
<pin id="1625" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_7 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="or_ln34_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="1" slack="1"/>
<pin id="1630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln34 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="and_ln34_1_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="1"/>
<pin id="1636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34_1 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="curr_pixel_data_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="24" slack="1"/>
<pin id="1642" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="curr_pixel_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="257"><net_src comp="94" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="244" pin=5"/></net>

<net id="266"><net_src comp="158" pin="6"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="158" pin="6"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="158" pin="6"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="158" pin="6"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="158" pin="6"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="263" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="263" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="263" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="190" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="214" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="238" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="319" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="335" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="319" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="335" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="319" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="335" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="403" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="409" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="425" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="443" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="419" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="449" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="462" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="480" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="419" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="486" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="499" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="58" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="60" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="549"><net_src comp="62" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="60" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="536" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="523" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="565"><net_src comp="544" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="540" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="64" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="551" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="66" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="581"><net_src comp="68" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="561" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="48" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="50" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="70" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="561" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="50" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="72" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="557" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="74" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="607"><net_src comp="76" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="561" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="78" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="617"><net_src comp="80" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="551" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="52" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="66" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="60" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="643"><net_src comp="633" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="653"><net_src comp="62" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="60" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="640" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="627" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="669"><net_src comp="648" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="644" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="64" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="655" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="66" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="685"><net_src comp="68" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="665" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="48" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="50" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="694"><net_src comp="70" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="665" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="50" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="72" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="661" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="74" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="711"><net_src comp="76" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="665" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="48" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="78" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="721"><net_src comp="80" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="655" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="52" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="66" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="735"><net_src comp="725" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="728" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="58" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="60" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="747"><net_src comp="737" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="757"><net_src comp="62" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="60" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="763"><net_src comp="744" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="731" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="773"><net_src comp="752" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="748" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="64" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="759" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="66" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="789"><net_src comp="68" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="769" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="48" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="50" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="798"><net_src comp="70" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="769" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="50" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="806"><net_src comp="72" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="765" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="74" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="815"><net_src comp="76" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="769" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="48" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="78" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="825"><net_src comp="80" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="759" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="52" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="828"><net_src comp="66" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="839"><net_src comp="829" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="832" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="82" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="84" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="72" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="835" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="74" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="867"><net_src comp="855" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="86" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="874"><net_src comp="855" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="850" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="845" pin="2"/><net_sink comp="869" pin=2"/></net>

<net id="882"><net_src comp="869" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="883"><net_src comp="850" pin="2"/><net_sink comp="877" pin=2"/></net>

<net id="888"><net_src comp="877" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="845" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="863" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="910"><net_src comp="900" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="903" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="920"><net_src comp="82" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="84" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="72" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="906" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="74" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="938"><net_src comp="926" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="86" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="945"><net_src comp="926" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="921" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="916" pin="2"/><net_sink comp="940" pin=2"/></net>

<net id="953"><net_src comp="940" pin="3"/><net_sink comp="948" pin=1"/></net>

<net id="954"><net_src comp="921" pin="2"/><net_sink comp="948" pin=2"/></net>

<net id="959"><net_src comp="948" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="916" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="934" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="960" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="981"><net_src comp="971" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="974" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="82" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="84" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="72" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="977" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="74" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1009"><net_src comp="997" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="86" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1016"><net_src comp="997" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="992" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="987" pin="2"/><net_sink comp="1011" pin=2"/></net>

<net id="1024"><net_src comp="1011" pin="3"/><net_sink comp="1019" pin=1"/></net>

<net id="1025"><net_src comp="992" pin="2"/><net_sink comp="1019" pin=2"/></net>

<net id="1030"><net_src comp="1019" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1035"><net_src comp="987" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1005" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="86" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1051"><net_src comp="86" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="88" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1061"><net_src comp="1052" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="1047" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1062" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1042" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1078"><net_src comp="1058" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1084"><net_src comp="1073" pin="3"/><net_sink comp="1079" pin=1"/></net>

<net id="1085"><net_src comp="90" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1091"><net_src comp="1067" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="1079" pin="3"/><net_sink comp="1086" pin=1"/></net>

<net id="1097"><net_src comp="86" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1102"><net_src comp="86" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="88" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1112"><net_src comp="1103" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1098" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1122"><net_src comp="1113" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1093" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1129"><net_src comp="1109" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1135"><net_src comp="1124" pin="3"/><net_sink comp="1130" pin=1"/></net>

<net id="1136"><net_src comp="90" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1142"><net_src comp="1118" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="1130" pin="3"/><net_sink comp="1137" pin=1"/></net>

<net id="1148"><net_src comp="86" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="86" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="88" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1163"><net_src comp="1154" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1168"><net_src comp="1149" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1173"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1144" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1180"><net_src comp="1160" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1186"><net_src comp="1175" pin="3"/><net_sink comp="1181" pin=1"/></net>

<net id="1187"><net_src comp="90" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1193"><net_src comp="1169" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1194"><net_src comp="1181" pin="3"/><net_sink comp="1188" pin=1"/></net>

<net id="1201"><net_src comp="92" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1202"><net_src comp="1188" pin="3"/><net_sink comp="1195" pin=1"/></net>

<net id="1203"><net_src comp="1137" pin="3"/><net_sink comp="1195" pin=2"/></net>

<net id="1204"><net_src comp="1086" pin="3"/><net_sink comp="1195" pin=3"/></net>

<net id="1205"><net_src comp="1195" pin="4"/><net_sink comp="244" pin=6"/></net>

<net id="1209"><net_src comp="267" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="244" pin=7"/></net>

<net id="1214"><net_src comp="271" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="1219"><net_src comp="275" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="1224"><net_src comp="279" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="244" pin=10"/></net>

<net id="1229"><net_src comp="283" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1234"><net_src comp="287" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1239"><net_src comp="297" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1244"><net_src comp="172" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1249"><net_src comp="178" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1254"><net_src comp="184" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1259"><net_src comp="190" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1264"><net_src comp="307" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1269"><net_src comp="196" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1274"><net_src comp="202" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1279"><net_src comp="208" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1284"><net_src comp="214" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1289"><net_src comp="311" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1294"><net_src comp="220" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1299"><net_src comp="226" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1304"><net_src comp="232" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1309"><net_src comp="238" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1314"><net_src comp="315" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1319"><net_src comp="325" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1324"><net_src comp="331" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1329"><net_src comp="341" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1334"><net_src comp="347" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1339"><net_src comp="354" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1344"><net_src comp="360" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1349"><net_src comp="367" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1354"><net_src comp="373" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1359"><net_src comp="380" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1364"><net_src comp="386" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1369"><net_src comp="393" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1374"><net_src comp="399" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1379"><net_src comp="409" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1384"><net_src comp="413" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1389"><net_src comp="425" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1394"><net_src comp="431" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1399"><net_src comp="435" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1404"><net_src comp="439" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1409"><net_src comp="449" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1414"><net_src comp="453" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1419"><net_src comp="462" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1424"><net_src comp="468" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1429"><net_src comp="472" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1434"><net_src comp="476" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1439"><net_src comp="486" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1444"><net_src comp="490" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1449"><net_src comp="499" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1454"><net_src comp="505" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1459"><net_src comp="509" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1464"><net_src comp="513" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1469"><net_src comp="567" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1472"><net_src comp="1466" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1476"><net_src comp="575" pin="4"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1481"><net_src comp="585" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1487"><net_src comp="593" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1493"><net_src comp="601" pin="4"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1498"><net_src comp="611" pin="4"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1504"><net_src comp="671" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1507"><net_src comp="1501" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1511"><net_src comp="679" pin="4"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1516"><net_src comp="689" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1522"><net_src comp="697" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1524"><net_src comp="1519" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1528"><net_src comp="705" pin="4"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1533"><net_src comp="715" pin="4"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1535"><net_src comp="1530" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1539"><net_src comp="775" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1541"><net_src comp="1536" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1542"><net_src comp="1536" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1546"><net_src comp="783" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1551"><net_src comp="793" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1557"><net_src comp="801" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1563"><net_src comp="809" pin="4"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1568"><net_src comp="819" pin="4"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1570"><net_src comp="1565" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1574"><net_src comp="835" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="1073" pin=2"/></net>

<net id="1576"><net_src comp="1571" pin="1"/><net_sink comp="1086" pin=2"/></net>

<net id="1580"><net_src comp="840" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1585"><net_src comp="884" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1587"><net_src comp="1582" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1591"><net_src comp="895" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1597"><net_src comp="906" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1124" pin=2"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="1137" pin=2"/></net>

<net id="1603"><net_src comp="911" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1608"><net_src comp="955" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1614"><net_src comp="966" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1620"><net_src comp="977" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1175" pin=2"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1188" pin=2"/></net>

<net id="1626"><net_src comp="982" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1631"><net_src comp="1026" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1637"><net_src comp="1037" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1643"><net_src comp="1195" pin="4"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="244" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_24_V_data_V | {7 }
	Port: stream_out_24_V_keep_V | {7 }
	Port: stream_out_24_V_strb_V | {7 }
	Port: stream_out_24_V_user_V | {7 }
	Port: stream_out_24_V_last_V | {7 }
 - Input state : 
	Port: color_convert : stream_in_24_V_data_V | {1 }
	Port: color_convert : stream_in_24_V_keep_V | {1 }
	Port: color_convert : stream_in_24_V_strb_V | {1 }
	Port: color_convert : stream_in_24_V_user_V | {1 }
	Port: color_convert : stream_in_24_V_last_V | {1 }
	Port: color_convert : c1_c1 | {1 }
	Port: color_convert : c1_c2 | {1 }
	Port: color_convert : c1_c3 | {1 }
	Port: color_convert : c2_c1 | {1 }
	Port: color_convert : c2_c2 | {1 }
	Port: color_convert : c2_c3 | {1 }
	Port: color_convert : c3_c1 | {1 }
	Port: color_convert : c3_c2 | {1 }
	Port: color_convert : c3_c3 | {1 }
	Port: color_convert : bias_c1 | {1 }
	Port: color_convert : bias_c2 | {1 }
	Port: color_convert : bias_c3 | {1 }
  - Chain level:
	State 1
		v_p1 : 1
		v_p2 : 1
		v_p3 : 1
	State 2
		mul_ln32 : 1
		trunc_ln32 : 2
		mul_ln32_1 : 1
		trunc_ln32_1 : 2
		mul_ln33 : 1
		trunc_ln33 : 2
		mul_ln33_1 : 1
		trunc_ln33_1 : 2
		mul_ln34 : 1
		trunc_ln34 : 2
		mul_ln34_1 : 1
		trunc_ln34_1 : 2
	State 3
		add_ln32 : 1
		mul_ln32_2 : 1
		trunc_ln32_2 : 2
		trunc_ln32_3 : 1
		trunc_ln32_4 : 2
		add_ln33 : 1
		mul_ln33_2 : 1
		trunc_ln33_2 : 2
		trunc_ln33_3 : 1
		trunc_ln33_4 : 2
		add_ln34 : 1
		mul_ln34_2 : 1
		trunc_ln34_2 : 2
		trunc_ln34_3 : 1
		trunc_ln34_4 : 2
	State 4
		add_ln32_1 : 1
		sext_ln32_7 : 1
		add_ln32_2 : 2
		add_ln32_6 : 1
		tmp_3 : 3
		trunc_ln : 2
		tmp_4 : 2
		tmp_5 : 1
		trunc_ln32_7 : 2
		tmp : 3
		add_ln33_1 : 1
		sext_ln33_7 : 1
		add_ln33_2 : 2
		add_ln33_6 : 1
		tmp_7 : 3
		trunc_ln1 : 2
		tmp_8 : 2
		tmp_9 : 1
		trunc_ln33_7 : 2
		tmp_1 : 3
		add_ln34_1 : 1
		sext_ln34_7 : 1
		add_ln34_2 : 2
		add_ln34_6 : 1
		tmp_11 : 3
		trunc_ln2 : 2
		tmp_12 : 2
		tmp_13 : 1
		trunc_ln34_7 : 2
		tmp_2 : 3
	State 5
		add_ln32_3 : 1
		add_ln32_7 : 1
		tmp_6 : 2
		xor_ln32_2 : 3
		select_ln32 : 3
		select_ln32_3 : 4
		or_ln32 : 5
		and_ln32 : 3
		and_ln32_1 : 3
		add_ln33_3 : 1
		add_ln33_7 : 1
		tmp_10 : 2
		xor_ln33_2 : 3
		select_ln33 : 3
		select_ln33_3 : 4
		or_ln33 : 5
		and_ln33 : 3
		and_ln33_1 : 3
		add_ln34_3 : 1
		add_ln34_7 : 1
		tmp_14 : 2
		xor_ln34_2 : 3
		select_ln34 : 3
		select_ln34_3 : 4
		or_ln34 : 5
		and_ln34 : 3
		and_ln34_1 : 3
	State 6
		zext_ln32_5 : 1
		select_ln32_4 : 2
		select_ln32_2 : 3
		out1 : 4
		zext_ln33_2 : 1
		select_ln33_4 : 2
		select_ln33_2 : 3
		out2 : 4
		zext_ln34_2 : 1
		select_ln34_4 : 2
		select_ln34_2 : 3
		out3 : 4
		curr_pixel_data : 5
		write_ln38 : 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      mul_ln32_fu_325     |    0    |    0    |    63   |
|          |     mul_ln32_1_fu_341    |    0    |    0    |    63   |
|          |      mul_ln33_fu_354     |    0    |    0    |    63   |
|          |     mul_ln33_1_fu_367    |    0    |    0    |    63   |
|    mul   |      mul_ln34_fu_380     |    0    |    0    |    63   |
|          |     mul_ln34_1_fu_393    |    0    |    0    |    63   |
|          |     mul_ln32_2_fu_425    |    0    |    0    |    63   |
|          |     mul_ln33_2_fu_462    |    0    |    0    |    63   |
|          |     mul_ln34_2_fu_499    |    0    |    0    |    63   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln32_8_fu_409    |    0    |    0    |    23   |
|          |      add_ln32_fu_413     |    0    |    0    |    25   |
|          |     add_ln33_8_fu_449    |    0    |    0    |    23   |
|          |      add_ln33_fu_453     |    0    |    0    |    25   |
|          |     add_ln34_8_fu_486    |    0    |    0    |    23   |
|          |      add_ln34_fu_490     |    0    |    0    |    25   |
|          |     add_ln32_1_fu_523    |    0    |    0    |    19   |
|          |     add_ln32_4_fu_540    |    0    |    0    |    16   |
|          |     add_ln32_2_fu_551    |    0    |    0    |    20   |
|          |     add_ln32_5_fu_557    |    0    |    0    |    15   |
|          |     add_ln32_6_fu_561    |    0    |    0    |    16   |
|          |     add_ln33_1_fu_627    |    0    |    0    |    19   |
|          |     add_ln33_4_fu_644    |    0    |    0    |    16   |
|    add   |     add_ln33_2_fu_655    |    0    |    0    |    20   |
|          |     add_ln33_5_fu_661    |    0    |    0    |    15   |
|          |     add_ln33_6_fu_665    |    0    |    0    |    16   |
|          |     add_ln34_1_fu_731    |    0    |    0    |    19   |
|          |     add_ln34_4_fu_748    |    0    |    0    |    16   |
|          |     add_ln34_2_fu_759    |    0    |    0    |    20   |
|          |     add_ln34_5_fu_765    |    0    |    0    |    15   |
|          |     add_ln34_6_fu_769    |    0    |    0    |    16   |
|          |     add_ln32_3_fu_835    |    0    |    0    |    15   |
|          |     add_ln32_7_fu_840    |    0    |    0    |    14   |
|          |     add_ln33_3_fu_906    |    0    |    0    |    15   |
|          |     add_ln33_7_fu_911    |    0    |    0    |    14   |
|          |     add_ln34_3_fu_977    |    0    |    0    |    15   |
|          |     add_ln34_7_fu_982    |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln32_fu_869    |    0    |    0    |    2    |
|          |   select_ln32_3_fu_877   |    0    |    0    |    2    |
|          |    select_ln33_fu_940    |    0    |    0    |    2    |
|          |   select_ln33_3_fu_948   |    0    |    0    |    2    |
|          |    select_ln34_fu_1011   |    0    |    0    |    2    |
|          |   select_ln34_3_fu_1019  |    0    |    0    |    2    |
|          |   select_ln32_1_fu_1052  |    0    |    0    |    7    |
|          |   select_ln32_4_fu_1073  |    0    |    0    |    8    |
|  select  |   select_ln32_2_fu_1079  |    0    |    0    |    8    |
|          |       out1_fu_1086       |    0    |    0    |    8    |
|          |   select_ln33_1_fu_1103  |    0    |    0    |    7    |
|          |   select_ln33_4_fu_1124  |    0    |    0    |    8    |
|          |   select_ln33_2_fu_1130  |    0    |    0    |    8    |
|          |       out2_fu_1137       |    0    |    0    |    8    |
|          |   select_ln34_1_fu_1154  |    0    |    0    |    7    |
|          |   select_ln34_4_fu_1175  |    0    |    0    |    8    |
|          |   select_ln34_2_fu_1181  |    0    |    0    |    8    |
|          |       out3_fu_1188       |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln32_fu_845     |    0    |    0    |    13   |
|          |    icmp_ln32_1_fu_850    |    0    |    0    |    13   |
|   icmp   |     icmp_ln33_fu_916     |    0    |    0    |    13   |
|          |    icmp_ln33_1_fu_921    |    0    |    0    |    13   |
|          |     icmp_ln34_fu_987     |    0    |    0    |    13   |
|          |    icmp_ln34_1_fu_992    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln32_2_fu_863    |    0    |    0    |    2    |
|          |     xor_ln33_2_fu_934    |    0    |    0    |    2    |
|          |    xor_ln34_2_fu_1005    |    0    |    0    |    2    |
|          |     xor_ln32_fu_1042     |    0    |    0    |    2    |
|    xor   |    xor_ln32_1_fu_1047    |    0    |    0    |    2    |
|          |     xor_ln33_fu_1093     |    0    |    0    |    2    |
|          |    xor_ln33_1_fu_1098    |    0    |    0    |    2    |
|          |     xor_ln34_fu_1144     |    0    |    0    |    2    |
|          |    xor_ln34_1_fu_1149    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      and_ln32_fu_889     |    0    |    0    |    2    |
|          |     and_ln32_1_fu_895    |    0    |    0    |    2    |
|          |      and_ln33_fu_960     |    0    |    0    |    2    |
|          |     and_ln33_1_fu_966    |    0    |    0    |    2    |
|    and   |     and_ln34_fu_1031     |    0    |    0    |    2    |
|          |    and_ln34_1_fu_1037    |    0    |    0    |    2    |
|          |    and_ln32_2_fu_1062    |    0    |    0    |    2    |
|          |    and_ln33_2_fu_1113    |    0    |    0    |    2    |
|          |    and_ln34_2_fu_1164    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln32_fu_884      |    0    |    0    |    2    |
|          |      or_ln33_fu_955      |    0    |    0    |    2    |
|    or    |      or_ln34_fu_1026     |    0    |    0    |    2    |
|          |     or_ln32_1_fu_1067    |    0    |    0    |    2    |
|          |     or_ln33_1_fu_1118    |    0    |    0    |    2    |
|          |     or_ln34_1_fu_1169    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     empty_read_fu_158    |    0    |    0    |    0    |
|          |  c1_c1_read_read_fu_172  |    0    |    0    |    0    |
|          |  c1_c2_read_read_fu_178  |    0    |    0    |    0    |
|          |  c1_c3_read_read_fu_184  |    0    |    0    |    0    |
|          | bias_c1_read_read_fu_190 |    0    |    0    |    0    |
|          |  c2_c1_read_read_fu_196  |    0    |    0    |    0    |
|   read   |  c2_c2_read_read_fu_202  |    0    |    0    |    0    |
|          |  c2_c3_read_read_fu_208  |    0    |    0    |    0    |
|          | bias_c2_read_read_fu_214 |    0    |    0    |    0    |
|          |  c3_c1_read_read_fu_220  |    0    |    0    |    0    |
|          |  c3_c2_read_read_fu_226  |    0    |    0    |    0    |
|          |  c3_c3_read_read_fu_232  |    0    |    0    |    0    |
|          | bias_c3_read_read_fu_238 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |     grp_write_fu_244     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | curr_pixel_data_1_fu_263 |    0    |    0    |    0    |
|          |  curr_pixel_keep_fu_267  |    0    |    0    |    0    |
|extractvalue|  curr_pixel_strb_fu_271  |    0    |    0    |    0    |
|          |  curr_pixel_user_fu_275  |    0    |    0    |    0    |
|          |  curr_pixel_last_fu_279  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        v_p1_fu_283       |    0    |    0    |    0    |
|          |    trunc_ln32_5_fu_307   |    0    |    0    |    0    |
|          |    trunc_ln33_5_fu_311   |    0    |    0    |    0    |
|          |    trunc_ln34_5_fu_315   |    0    |    0    |    0    |
|          |     trunc_ln32_fu_331    |    0    |    0    |    0    |
|          |    trunc_ln32_1_fu_347   |    0    |    0    |    0    |
|          |     trunc_ln33_fu_360    |    0    |    0    |    0    |
|          |    trunc_ln33_1_fu_373   |    0    |    0    |    0    |
|          |     trunc_ln34_fu_386    |    0    |    0    |    0    |
|   trunc  |    trunc_ln34_1_fu_399   |    0    |    0    |    0    |
|          |    trunc_ln32_2_fu_431   |    0    |    0    |    0    |
|          |    trunc_ln32_3_fu_435   |    0    |    0    |    0    |
|          |    trunc_ln32_4_fu_439   |    0    |    0    |    0    |
|          |    trunc_ln33_2_fu_468   |    0    |    0    |    0    |
|          |    trunc_ln33_3_fu_472   |    0    |    0    |    0    |
|          |    trunc_ln33_4_fu_476   |    0    |    0    |    0    |
|          |    trunc_ln34_2_fu_505   |    0    |    0    |    0    |
|          |    trunc_ln34_3_fu_509   |    0    |    0    |    0    |
|          |    trunc_ln34_4_fu_513   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        v_p2_fu_287       |    0    |    0    |    0    |
|          |        v_p3_fu_297       |    0    |    0    |    0    |
|          |      trunc_ln_fu_575     |    0    |    0    |    0    |
|          |    trunc_ln32_7_fu_601   |    0    |    0    |    0    |
|          |        tmp_fu_611        |    0    |    0    |    0    |
|partselect|     trunc_ln1_fu_679     |    0    |    0    |    0    |
|          |    trunc_ln33_7_fu_705   |    0    |    0    |    0    |
|          |       tmp_1_fu_715       |    0    |    0    |    0    |
|          |     trunc_ln2_fu_783     |    0    |    0    |    0    |
|          |    trunc_ln34_7_fu_809   |    0    |    0    |    0    |
|          |       tmp_2_fu_819       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln32_fu_319     |    0    |    0    |    0    |
|          |    zext_ln32_1_fu_335    |    0    |    0    |    0    |
|          |    zext_ln32_2_fu_419    |    0    |    0    |    0    |
|          |    zext_ln32_3_fu_829    |    0    |    0    |    0    |
|          |    zext_ln32_4_fu_832    |    0    |    0    |    0    |
|   zext   |     zext_ln33_fu_900     |    0    |    0    |    0    |
|          |    zext_ln33_1_fu_903    |    0    |    0    |    0    |
|          |     zext_ln34_fu_971     |    0    |    0    |    0    |
|          |    zext_ln34_1_fu_974    |    0    |    0    |    0    |
|          |    zext_ln32_5_fu_1058   |    0    |    0    |    0    |
|          |    zext_ln33_2_fu_1109   |    0    |    0    |    0    |
|          |    zext_ln34_2_fu_1160   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln32_fu_322     |    0    |    0    |    0    |
|          |    sext_ln32_1_fu_338    |    0    |    0    |    0    |
|          |     sext_ln33_fu_351     |    0    |    0    |    0    |
|          |    sext_ln33_1_fu_364    |    0    |    0    |    0    |
|          |     sext_ln34_fu_377     |    0    |    0    |    0    |
|          |    sext_ln34_1_fu_390    |    0    |    0    |    0    |
|          |    sext_ln32_2_fu_403    |    0    |    0    |    0    |
|          |    sext_ln32_3_fu_406    |    0    |    0    |    0    |
|          |    sext_ln32_4_fu_422    |    0    |    0    |    0    |
|          |    sext_ln33_2_fu_443    |    0    |    0    |    0    |
|          |    sext_ln33_3_fu_446    |    0    |    0    |    0    |
|   sext   |    sext_ln33_4_fu_459    |    0    |    0    |    0    |
|          |    sext_ln34_2_fu_480    |    0    |    0    |    0    |
|          |    sext_ln34_3_fu_483    |    0    |    0    |    0    |
|          |    sext_ln34_4_fu_496    |    0    |    0    |    0    |
|          |    sext_ln32_5_fu_517    |    0    |    0    |    0    |
|          |    sext_ln32_6_fu_520    |    0    |    0    |    0    |
|          |    sext_ln32_7_fu_536    |    0    |    0    |    0    |
|          |    sext_ln33_5_fu_621    |    0    |    0    |    0    |
|          |    sext_ln33_6_fu_624    |    0    |    0    |    0    |
|          |    sext_ln33_7_fu_640    |    0    |    0    |    0    |
|          |    sext_ln34_5_fu_725    |    0    |    0    |    0    |
|          |    sext_ln34_6_fu_728    |    0    |    0    |    0    |
|          |    sext_ln34_7_fu_744    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       shl_ln_fu_529      |    0    |    0    |    0    |
|          |    trunc_ln32_6_fu_544   |    0    |    0    |    0    |
|          |      shl_ln1_fu_633      |    0    |    0    |    0    |
|bitconcatenate|    trunc_ln33_6_fu_648   |    0    |    0    |    0    |
|          |      shl_ln2_fu_737      |    0    |    0    |    0    |
|          |    trunc_ln34_6_fu_752   |    0    |    0    |    0    |
|          |  curr_pixel_data_fu_1195 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_3_fu_567       |    0    |    0    |    0    |
|          |       tmp_4_fu_585       |    0    |    0    |    0    |
|          |       tmp_5_fu_593       |    0    |    0    |    0    |
|          |       tmp_7_fu_671       |    0    |    0    |    0    |
|          |       tmp_8_fu_689       |    0    |    0    |    0    |
| bitselect|       tmp_9_fu_697       |    0    |    0    |    0    |
|          |       tmp_11_fu_775      |    0    |    0    |    0    |
|          |       tmp_12_fu_793      |    0    |    0    |    0    |
|          |       tmp_13_fu_801      |    0    |    0    |    0    |
|          |       tmp_6_fu_855       |    0    |    0    |    0    |
|          |       tmp_10_fu_926      |    0    |    0    |    0    |
|          |       tmp_14_fu_997      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   1287  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln32_3_reg_1571  |    8   |
|   add_ln32_7_reg_1577  |    7   |
|   add_ln32_8_reg_1376  |   16   |
|    add_ln32_reg_1381   |   19   |
|   add_ln33_3_reg_1594  |    8   |
|   add_ln33_7_reg_1600  |    7   |
|   add_ln33_8_reg_1406  |   16   |
|    add_ln33_reg_1411   |   19   |
|   add_ln34_3_reg_1617  |    8   |
|   add_ln34_7_reg_1623  |    7   |
|   add_ln34_8_reg_1436  |   16   |
|    add_ln34_reg_1441   |   19   |
|   and_ln32_1_reg_1588  |    1   |
|   and_ln33_1_reg_1611  |    1   |
|   and_ln34_1_reg_1634  |    1   |
|  bias_c1_read_reg_1256 |   10   |
|  bias_c2_read_reg_1281 |   10   |
|  bias_c3_read_reg_1306 |   10   |
|   c1_c1_read_reg_1241  |   10   |
|   c1_c2_read_reg_1246  |   10   |
|   c1_c3_read_reg_1251  |   10   |
|   c2_c1_read_reg_1266  |   10   |
|   c2_c2_read_reg_1271  |   10   |
|   c2_c3_read_reg_1276  |   10   |
|   c3_c1_read_reg_1291  |   10   |
|   c3_c2_read_reg_1296  |   10   |
|   c3_c3_read_reg_1301  |   10   |
|curr_pixel_data_reg_1640|   24   |
|curr_pixel_keep_reg_1206|    3   |
|curr_pixel_last_reg_1221|    1   |
|curr_pixel_strb_reg_1211|    3   |
|curr_pixel_user_reg_1216|    1   |
|   mul_ln32_1_reg_1326  |   18   |
|   mul_ln32_2_reg_1386  |   18   |
|    mul_ln32_reg_1316   |   18   |
|   mul_ln33_1_reg_1346  |   18   |
|   mul_ln33_2_reg_1416  |   18   |
|    mul_ln33_reg_1336   |   18   |
|   mul_ln34_1_reg_1366  |   18   |
|   mul_ln34_2_reg_1446  |   18   |
|    mul_ln34_reg_1356   |   18   |
|    or_ln32_reg_1582    |    1   |
|    or_ln33_reg_1605    |    1   |
|    or_ln34_reg_1628    |    1   |
|     tmp_11_reg_1536    |    1   |
|     tmp_12_reg_1548    |    1   |
|     tmp_13_reg_1554    |    1   |
|     tmp_1_reg_1530     |    4   |
|     tmp_2_reg_1565     |    4   |
|     tmp_3_reg_1466     |    1   |
|     tmp_4_reg_1478     |    1   |
|     tmp_5_reg_1484     |    1   |
|     tmp_7_reg_1501     |    1   |
|     tmp_8_reg_1513     |    1   |
|     tmp_9_reg_1519     |    1   |
|      tmp_reg_1495      |    4   |
|   trunc_ln1_reg_1508   |    8   |
|   trunc_ln2_reg_1543   |    8   |
|  trunc_ln32_1_reg_1331 |   16   |
|  trunc_ln32_2_reg_1391 |    8   |
|  trunc_ln32_3_reg_1396 |    8   |
|  trunc_ln32_4_reg_1401 |   16   |
|  trunc_ln32_5_reg_1261 |    8   |
|  trunc_ln32_7_reg_1490 |    7   |
|   trunc_ln32_reg_1321  |   16   |
|  trunc_ln33_1_reg_1351 |   16   |
|  trunc_ln33_2_reg_1421 |    8   |
|  trunc_ln33_3_reg_1426 |    8   |
|  trunc_ln33_4_reg_1431 |   16   |
|  trunc_ln33_5_reg_1286 |    8   |
|  trunc_ln33_7_reg_1525 |    7   |
|   trunc_ln33_reg_1341  |   16   |
|  trunc_ln34_1_reg_1371 |   16   |
|  trunc_ln34_2_reg_1451 |    8   |
|  trunc_ln34_3_reg_1456 |    8   |
|  trunc_ln34_4_reg_1461 |   16   |
|  trunc_ln34_5_reg_1311 |    8   |
|  trunc_ln34_7_reg_1560 |    7   |
|   trunc_ln34_reg_1361  |   16   |
|    trunc_ln_reg_1473   |    8   |
|      v_p1_reg_1226     |    8   |
|      v_p2_reg_1231     |    8   |
|      v_p3_reg_1236     |    8   |
+------------------------+--------+
|          Total         |   776  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_244 |  p6  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1287  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   776  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   776  |  1296  |
+-----------+--------+--------+--------+--------+
