<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MotorWare f2802x Driver API Documentation: pie.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MotorWare f2802x Driver API Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b90e81bed78767417e7c6f85089c6517.html">pie</a></li><li class="navelem"><a class="el" href="dir_c4a362876881048c147528bdbb2458ca.html">src</a></li><li class="navelem"><a class="el" href="dir_faecba5f4948ae2ede58e0540a885972.html">32b</a></li><li class="navelem"><a class="el" href="dir_e02f66e18b26d19a25bea3ee12aa6ab6.html">f28x</a></li><li class="navelem"><a class="el" href="dir_99632dd9e55ce64e1d3b502b364bc63c.html">f2802x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pie.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Contains public interface to various functions related to the peripheral interrupt expansion (PIE) object.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;sw/modules/types/src/types.h&quot;</code><br />
<code>#include &quot;<a class="el" href="adc_8h_source.html">sw/drivers/adc/src/32b/f28x/f2802x/adc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pwm_8h_source.html">sw/drivers/pwm/src/32b/f28x/f2802x/pwm.h</a>&quot;</code><br />
</div>
<p><a href="pie_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___p_i_e___i_e_r_i_f_r__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#struct___p_i_e___i_e_r_i_f_r__t">_PIE_IERIFR_t</a></td></tr>
<tr class="memdesc:struct___p_i_e___i_e_r_i_f_r__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the PIE_IERIFR_t data type.  <a href="group___p_i_e.html#struct___p_i_e___i_e_r_i_f_r__t">More...</a><br /></td></tr>
<tr class="separator:struct___p_i_e___i_e_r_i_f_r__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_i_e___obj__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#struct___p_i_e___obj__">_PIE_Obj_</a></td></tr>
<tr class="memdesc:struct___p_i_e___obj__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the peripheral interrupt expansion (PIE) object.  <a href="group___p_i_e.html#struct___p_i_e___obj__">More...</a><br /></td></tr>
<tr class="separator:struct___p_i_e___obj__"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab96c05c6f94b0e4c3a60b62e5c424409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gab96c05c6f94b0e4c3a60b62e5c424409">PIE_BASE_ADDR</a>&#160;&#160;&#160;(0x00000CE0)</td></tr>
<tr class="memdesc:gab96c05c6f94b0e4c3a60b62e5c424409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the peripheral interrupt expansion (PIE) registers.  <a href="group___p_i_e.html#gab96c05c6f94b0e4c3a60b62e5c424409">More...</a><br /></td></tr>
<tr class="separator:gab96c05c6f94b0e4c3a60b62e5c424409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36975c8836bbbf0938979fb0d6a94d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga36975c8836bbbf0938979fb0d6a94d86">PIE_DBGIER_INT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga36975c8836bbbf0938979fb0d6a94d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT1 bits in the DBGIER register.  <a href="group___p_i_e.html#ga36975c8836bbbf0938979fb0d6a94d86">More...</a><br /></td></tr>
<tr class="separator:ga36975c8836bbbf0938979fb0d6a94d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54d19491d0706cf9d1c52831e663198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gae54d19491d0706cf9d1c52831e663198">PIE_DBGIER_INT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gae54d19491d0706cf9d1c52831e663198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT2 bits in the DBGIER register.  <a href="group___p_i_e.html#gae54d19491d0706cf9d1c52831e663198">More...</a><br /></td></tr>
<tr class="separator:gae54d19491d0706cf9d1c52831e663198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ef5ba9eacb57567522b55993fb93fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga73ef5ba9eacb57567522b55993fb93fc">PIE_DBGIER_INT3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga73ef5ba9eacb57567522b55993fb93fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT3 bits in the DBGIER register.  <a href="group___p_i_e.html#ga73ef5ba9eacb57567522b55993fb93fc">More...</a><br /></td></tr>
<tr class="separator:ga73ef5ba9eacb57567522b55993fb93fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf812b378779f7d92d9aa74a13ab07647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaf812b378779f7d92d9aa74a13ab07647">PIE_DBGIER_INT4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaf812b378779f7d92d9aa74a13ab07647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT4 bits in the DBGIER register.  <a href="group___p_i_e.html#gaf812b378779f7d92d9aa74a13ab07647">More...</a><br /></td></tr>
<tr class="separator:gaf812b378779f7d92d9aa74a13ab07647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edd00ed8ccf0dfdf51be83996410f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga2edd00ed8ccf0dfdf51be83996410f43">PIE_DBGIER_INT5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga2edd00ed8ccf0dfdf51be83996410f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT5 bits in the DBGIER register.  <a href="group___p_i_e.html#ga2edd00ed8ccf0dfdf51be83996410f43">More...</a><br /></td></tr>
<tr class="separator:ga2edd00ed8ccf0dfdf51be83996410f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2907cf60725af1c9ed171ef8708c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaff2907cf60725af1c9ed171ef8708c8e">PIE_DBGIER_INT6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaff2907cf60725af1c9ed171ef8708c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT6 bits in the DBGIER register.  <a href="group___p_i_e.html#gaff2907cf60725af1c9ed171ef8708c8e">More...</a><br /></td></tr>
<tr class="separator:gaff2907cf60725af1c9ed171ef8708c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ca14b83513eaef9ba366a8cbc42932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad3ca14b83513eaef9ba366a8cbc42932">PIE_DBGIER_INT7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad3ca14b83513eaef9ba366a8cbc42932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT7 bits in the DBGIER register.  <a href="group___p_i_e.html#gad3ca14b83513eaef9ba366a8cbc42932">More...</a><br /></td></tr>
<tr class="separator:gad3ca14b83513eaef9ba366a8cbc42932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8b6182167e7d1fbdb32a137d99f39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga0a8b6182167e7d1fbdb32a137d99f39e">PIE_DBGIER_INT8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga0a8b6182167e7d1fbdb32a137d99f39e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT8 bits in the DBGIER register.  <a href="group___p_i_e.html#ga0a8b6182167e7d1fbdb32a137d99f39e">More...</a><br /></td></tr>
<tr class="separator:ga0a8b6182167e7d1fbdb32a137d99f39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d90d324c92eb7c829e4334a1b2c108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga09d90d324c92eb7c829e4334a1b2c108">PIE_DBGIER_INT9_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga09d90d324c92eb7c829e4334a1b2c108"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT9 bits in the DBGIER register.  <a href="group___p_i_e.html#ga09d90d324c92eb7c829e4334a1b2c108">More...</a><br /></td></tr>
<tr class="separator:ga09d90d324c92eb7c829e4334a1b2c108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171cf820f9e6713dac5f22f786fd388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga9171cf820f9e6713dac5f22f786fd388">PIE_DBGIER_INT10_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga9171cf820f9e6713dac5f22f786fd388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT10 bits in the DBGIER register.  <a href="group___p_i_e.html#ga9171cf820f9e6713dac5f22f786fd388">More...</a><br /></td></tr>
<tr class="separator:ga9171cf820f9e6713dac5f22f786fd388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8d565640541ed77dc2b3fa95fb718b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga0b8d565640541ed77dc2b3fa95fb718b">PIE_DBGIER_INT11_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga0b8d565640541ed77dc2b3fa95fb718b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT11 bits in the DBGIER register.  <a href="group___p_i_e.html#ga0b8d565640541ed77dc2b3fa95fb718b">More...</a><br /></td></tr>
<tr class="separator:ga0b8d565640541ed77dc2b3fa95fb718b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee2adc2ee1b573316f1d998ba6a6400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga4ee2adc2ee1b573316f1d998ba6a6400">PIE_DBGIER_INT12_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga4ee2adc2ee1b573316f1d998ba6a6400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT12 bits in the DBGIER register.  <a href="group___p_i_e.html#ga4ee2adc2ee1b573316f1d998ba6a6400">More...</a><br /></td></tr>
<tr class="separator:ga4ee2adc2ee1b573316f1d998ba6a6400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1eca6178f0e033d05f148db7136923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga3c1eca6178f0e033d05f148db7136923">PIE_DBGIER_INT13_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga3c1eca6178f0e033d05f148db7136923"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT13 bits in the DBGIER register.  <a href="group___p_i_e.html#ga3c1eca6178f0e033d05f148db7136923">More...</a><br /></td></tr>
<tr class="separator:ga3c1eca6178f0e033d05f148db7136923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf327ccf904fef6901163e23e82801b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gabf327ccf904fef6901163e23e82801b9">PIE_DBGIER_INT14_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:gabf327ccf904fef6901163e23e82801b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT14 bits in the DBGIER register.  <a href="group___p_i_e.html#gabf327ccf904fef6901163e23e82801b9">More...</a><br /></td></tr>
<tr class="separator:gabf327ccf904fef6901163e23e82801b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed2e0e3cbe49c0eb1b4bfcbba962cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gabed2e0e3cbe49c0eb1b4bfcbba962cc4">PIE_DBGIER_DLOGINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:gabed2e0e3cbe49c0eb1b4bfcbba962cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DLOGINT bits in the DBGIER register.  <a href="group___p_i_e.html#gabed2e0e3cbe49c0eb1b4bfcbba962cc4">More...</a><br /></td></tr>
<tr class="separator:gabed2e0e3cbe49c0eb1b4bfcbba962cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01dca772024ce95da22d67abfc6bbbe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga01dca772024ce95da22d67abfc6bbbe4">PIE_DBGIER_RTOSINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga01dca772024ce95da22d67abfc6bbbe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RTOSINT bits in the DBGIER register.  <a href="group___p_i_e.html#ga01dca772024ce95da22d67abfc6bbbe4">More...</a><br /></td></tr>
<tr class="separator:ga01dca772024ce95da22d67abfc6bbbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee2853bb4f99c9349c5dc6206ab07a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga2ee2853bb4f99c9349c5dc6206ab07a2">PIE_IER_INT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga2ee2853bb4f99c9349c5dc6206ab07a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT1 bits in the IER register.  <a href="group___p_i_e.html#ga2ee2853bb4f99c9349c5dc6206ab07a2">More...</a><br /></td></tr>
<tr class="separator:ga2ee2853bb4f99c9349c5dc6206ab07a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6722c993bdffcf9673b343cb4fa882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gadd6722c993bdffcf9673b343cb4fa882">PIE_IER_INT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gadd6722c993bdffcf9673b343cb4fa882"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT2 bits in the IER register.  <a href="group___p_i_e.html#gadd6722c993bdffcf9673b343cb4fa882">More...</a><br /></td></tr>
<tr class="separator:gadd6722c993bdffcf9673b343cb4fa882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaadcef44ea6ee8ff898ce000401fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gabaadcef44ea6ee8ff898ce000401fe08">PIE_IER_INT3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabaadcef44ea6ee8ff898ce000401fe08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT3 bits in the IER register.  <a href="group___p_i_e.html#gabaadcef44ea6ee8ff898ce000401fe08">More...</a><br /></td></tr>
<tr class="separator:gabaadcef44ea6ee8ff898ce000401fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c91febaee0c0fde51cf15a5e19321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga98c91febaee0c0fde51cf15a5e19321a">PIE_IER_INT4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga98c91febaee0c0fde51cf15a5e19321a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT4 bits in the IER register.  <a href="group___p_i_e.html#ga98c91febaee0c0fde51cf15a5e19321a">More...</a><br /></td></tr>
<tr class="separator:ga98c91febaee0c0fde51cf15a5e19321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fd7935ece3eccb2dc74e84259aee9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga69fd7935ece3eccb2dc74e84259aee9d">PIE_IER_INT5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga69fd7935ece3eccb2dc74e84259aee9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT5 bits in the IER register.  <a href="group___p_i_e.html#ga69fd7935ece3eccb2dc74e84259aee9d">More...</a><br /></td></tr>
<tr class="separator:ga69fd7935ece3eccb2dc74e84259aee9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405e34de60e56f5dcdec6773bb81de0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga405e34de60e56f5dcdec6773bb81de0b">PIE_IER_INT6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga405e34de60e56f5dcdec6773bb81de0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT6 bits in the IER register.  <a href="group___p_i_e.html#ga405e34de60e56f5dcdec6773bb81de0b">More...</a><br /></td></tr>
<tr class="separator:ga405e34de60e56f5dcdec6773bb81de0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36600b2622b595f6e79a576761b91980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga36600b2622b595f6e79a576761b91980">PIE_IER_INT7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga36600b2622b595f6e79a576761b91980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT7 bits in the IER register.  <a href="group___p_i_e.html#ga36600b2622b595f6e79a576761b91980">More...</a><br /></td></tr>
<tr class="separator:ga36600b2622b595f6e79a576761b91980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38377af5ace7cb62fbdade639ba354ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga38377af5ace7cb62fbdade639ba354ea">PIE_IER_INT8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga38377af5ace7cb62fbdade639ba354ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT8 bits in the IER register.  <a href="group___p_i_e.html#ga38377af5ace7cb62fbdade639ba354ea">More...</a><br /></td></tr>
<tr class="separator:ga38377af5ace7cb62fbdade639ba354ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b933fe07667332077320cb2acfe0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad7b933fe07667332077320cb2acfe0ae">PIE_IER_INT9_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad7b933fe07667332077320cb2acfe0ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT9 bits in the IER register.  <a href="group___p_i_e.html#gad7b933fe07667332077320cb2acfe0ae">More...</a><br /></td></tr>
<tr class="separator:gad7b933fe07667332077320cb2acfe0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c70007857d382484fc8c175b9a9e622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga4c70007857d382484fc8c175b9a9e622">PIE_IER_INT10_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga4c70007857d382484fc8c175b9a9e622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT10 bits in the IER register.  <a href="group___p_i_e.html#ga4c70007857d382484fc8c175b9a9e622">More...</a><br /></td></tr>
<tr class="separator:ga4c70007857d382484fc8c175b9a9e622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2c3f9d61ee9f49f65f9bae4877376a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaeb2c3f9d61ee9f49f65f9bae4877376a">PIE_IER_INT11_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaeb2c3f9d61ee9f49f65f9bae4877376a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT11 bits in the IER register.  <a href="group___p_i_e.html#gaeb2c3f9d61ee9f49f65f9bae4877376a">More...</a><br /></td></tr>
<tr class="separator:gaeb2c3f9d61ee9f49f65f9bae4877376a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0388480aab78b6390ec58b4271166127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga0388480aab78b6390ec58b4271166127">PIE_IER_INT12_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga0388480aab78b6390ec58b4271166127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT12 bits in the IER register.  <a href="group___p_i_e.html#ga0388480aab78b6390ec58b4271166127">More...</a><br /></td></tr>
<tr class="separator:ga0388480aab78b6390ec58b4271166127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c61eb6e8a65280718b8a3251674e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga67c61eb6e8a65280718b8a3251674e4e">PIE_IER_INT13_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga67c61eb6e8a65280718b8a3251674e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT13 bits in the IER register.  <a href="group___p_i_e.html#ga67c61eb6e8a65280718b8a3251674e4e">More...</a><br /></td></tr>
<tr class="separator:ga67c61eb6e8a65280718b8a3251674e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb87f13f62c9b7dad77649042d40378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaceb87f13f62c9b7dad77649042d40378">PIE_IER_INT14_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaceb87f13f62c9b7dad77649042d40378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT14 bits in the IER register.  <a href="group___p_i_e.html#gaceb87f13f62c9b7dad77649042d40378">More...</a><br /></td></tr>
<tr class="separator:gaceb87f13f62c9b7dad77649042d40378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb458a6a82d4417b4303288eb851ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga93cb458a6a82d4417b4303288eb851ec">PIE_IER_DLOGINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga93cb458a6a82d4417b4303288eb851ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DLOGINT bits in the IER register.  <a href="group___p_i_e.html#ga93cb458a6a82d4417b4303288eb851ec">More...</a><br /></td></tr>
<tr class="separator:ga93cb458a6a82d4417b4303288eb851ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fd1ca695a110aaeed41f7260ce9b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gae0fd1ca695a110aaeed41f7260ce9b1f">PIE_IER_RTOSINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:gae0fd1ca695a110aaeed41f7260ce9b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RTOSINT bits in the IER register.  <a href="group___p_i_e.html#gae0fd1ca695a110aaeed41f7260ce9b1f">More...</a><br /></td></tr>
<tr class="separator:gae0fd1ca695a110aaeed41f7260ce9b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e3d9243b09494860ea59e3e2137f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga77e3d9243b09494860ea59e3e2137f3d">PIE_IERx_INTx1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga77e3d9243b09494860ea59e3e2137f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx1 bits in the IERx register.  <a href="group___p_i_e.html#ga77e3d9243b09494860ea59e3e2137f3d">More...</a><br /></td></tr>
<tr class="separator:ga77e3d9243b09494860ea59e3e2137f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d30413ccdc2c80b49cc109d1d01abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga53d30413ccdc2c80b49cc109d1d01abe">PIE_IERx_INTx2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga53d30413ccdc2c80b49cc109d1d01abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx2 bits in the IERx register.  <a href="group___p_i_e.html#ga53d30413ccdc2c80b49cc109d1d01abe">More...</a><br /></td></tr>
<tr class="separator:ga53d30413ccdc2c80b49cc109d1d01abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5046cb11a7d882610225308ae8a81691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga5046cb11a7d882610225308ae8a81691">PIE_IERx_INTx3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5046cb11a7d882610225308ae8a81691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx3 bits in the IERx register.  <a href="group___p_i_e.html#ga5046cb11a7d882610225308ae8a81691">More...</a><br /></td></tr>
<tr class="separator:ga5046cb11a7d882610225308ae8a81691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cea1516434169f5473881f329357204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga9cea1516434169f5473881f329357204">PIE_IERx_INTx4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga9cea1516434169f5473881f329357204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx4 bits in the IERx register.  <a href="group___p_i_e.html#ga9cea1516434169f5473881f329357204">More...</a><br /></td></tr>
<tr class="separator:ga9cea1516434169f5473881f329357204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4b9546cb43413cf030c01845bfcf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga0e4b9546cb43413cf030c01845bfcf7c">PIE_IERx_INTx5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga0e4b9546cb43413cf030c01845bfcf7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx5 bits in the IERx register.  <a href="group___p_i_e.html#ga0e4b9546cb43413cf030c01845bfcf7c">More...</a><br /></td></tr>
<tr class="separator:ga0e4b9546cb43413cf030c01845bfcf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81458edb82dca291e8d1107f3768461d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga81458edb82dca291e8d1107f3768461d">PIE_IERx_INTx6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga81458edb82dca291e8d1107f3768461d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx6 bits in the IERx register.  <a href="group___p_i_e.html#ga81458edb82dca291e8d1107f3768461d">More...</a><br /></td></tr>
<tr class="separator:ga81458edb82dca291e8d1107f3768461d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c9adc0bf14c6dfc244aff242c9077f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad3c9adc0bf14c6dfc244aff242c9077f">PIE_IERx_INTx7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad3c9adc0bf14c6dfc244aff242c9077f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx7 bits in the IERx register.  <a href="group___p_i_e.html#gad3c9adc0bf14c6dfc244aff242c9077f">More...</a><br /></td></tr>
<tr class="separator:gad3c9adc0bf14c6dfc244aff242c9077f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae171df3ca72c3e37a307bad9253827b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gae171df3ca72c3e37a307bad9253827b7">PIE_IERx_INTx8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gae171df3ca72c3e37a307bad9253827b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx8 bits in the IERx register.  <a href="group___p_i_e.html#gae171df3ca72c3e37a307bad9253827b7">More...</a><br /></td></tr>
<tr class="separator:gae171df3ca72c3e37a307bad9253827b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd80133292117cb0b27ee5ace839b78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gacd80133292117cb0b27ee5ace839b78a">PIE_IFR_INT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacd80133292117cb0b27ee5ace839b78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT1 bits in the IFR register.  <a href="group___p_i_e.html#gacd80133292117cb0b27ee5ace839b78a">More...</a><br /></td></tr>
<tr class="separator:gacd80133292117cb0b27ee5ace839b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9ffc3dee1652fd0d8fc42e8e969484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga1f9ffc3dee1652fd0d8fc42e8e969484">PIE_IFR_INT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga1f9ffc3dee1652fd0d8fc42e8e969484"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT2 bits in the IFR register.  <a href="group___p_i_e.html#ga1f9ffc3dee1652fd0d8fc42e8e969484">More...</a><br /></td></tr>
<tr class="separator:ga1f9ffc3dee1652fd0d8fc42e8e969484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942caf61c60efe2612c1327174be20dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga942caf61c60efe2612c1327174be20dc">PIE_IFR_INT3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga942caf61c60efe2612c1327174be20dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT3 bits in the IFR register.  <a href="group___p_i_e.html#ga942caf61c60efe2612c1327174be20dc">More...</a><br /></td></tr>
<tr class="separator:ga942caf61c60efe2612c1327174be20dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c5666818b15c3b8f03529d36fdac46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gae1c5666818b15c3b8f03529d36fdac46">PIE_IFR_INT4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gae1c5666818b15c3b8f03529d36fdac46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT4 bits in the IFR register.  <a href="group___p_i_e.html#gae1c5666818b15c3b8f03529d36fdac46">More...</a><br /></td></tr>
<tr class="separator:gae1c5666818b15c3b8f03529d36fdac46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1958660bec5e268cb560bf2c50c08653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga1958660bec5e268cb560bf2c50c08653">PIE_IFR_INT5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga1958660bec5e268cb560bf2c50c08653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT5 bits in the IFR register.  <a href="group___p_i_e.html#ga1958660bec5e268cb560bf2c50c08653">More...</a><br /></td></tr>
<tr class="separator:ga1958660bec5e268cb560bf2c50c08653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cbd9a7f4e6c40d78a102696f9f5939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga86cbd9a7f4e6c40d78a102696f9f5939">PIE_IFR_INT6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga86cbd9a7f4e6c40d78a102696f9f5939"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT6 bits in the IFR register.  <a href="group___p_i_e.html#ga86cbd9a7f4e6c40d78a102696f9f5939">More...</a><br /></td></tr>
<tr class="separator:ga86cbd9a7f4e6c40d78a102696f9f5939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76e82a5d5c7d98178a64bfeb5ee4d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gab76e82a5d5c7d98178a64bfeb5ee4d1f">PIE_IFR_INT7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gab76e82a5d5c7d98178a64bfeb5ee4d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT7 bits in the IFR register.  <a href="group___p_i_e.html#gab76e82a5d5c7d98178a64bfeb5ee4d1f">More...</a><br /></td></tr>
<tr class="separator:gab76e82a5d5c7d98178a64bfeb5ee4d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d98c1ddd06db4ca962acfc859897113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga5d98c1ddd06db4ca962acfc859897113">PIE_IFR_INT8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga5d98c1ddd06db4ca962acfc859897113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT8 bits in the IFR register.  <a href="group___p_i_e.html#ga5d98c1ddd06db4ca962acfc859897113">More...</a><br /></td></tr>
<tr class="separator:ga5d98c1ddd06db4ca962acfc859897113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2db25e3ce57d44fdf219569e324f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga8c2db25e3ce57d44fdf219569e324f9c">PIE_IFR_INT9_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga8c2db25e3ce57d44fdf219569e324f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT9 bits in the IFR register.  <a href="group___p_i_e.html#ga8c2db25e3ce57d44fdf219569e324f9c">More...</a><br /></td></tr>
<tr class="separator:ga8c2db25e3ce57d44fdf219569e324f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f87ede2752bcd08f63f58adcb59f84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga1f87ede2752bcd08f63f58adcb59f84d">PIE_IFR_INT10_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga1f87ede2752bcd08f63f58adcb59f84d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT10 bits in the IFR register.  <a href="group___p_i_e.html#ga1f87ede2752bcd08f63f58adcb59f84d">More...</a><br /></td></tr>
<tr class="separator:ga1f87ede2752bcd08f63f58adcb59f84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f99077f9993057d58bd4c71a81101ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga3f99077f9993057d58bd4c71a81101ee">PIE_IFR_INT11_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga3f99077f9993057d58bd4c71a81101ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT11 bits in the IFR register.  <a href="group___p_i_e.html#ga3f99077f9993057d58bd4c71a81101ee">More...</a><br /></td></tr>
<tr class="separator:ga3f99077f9993057d58bd4c71a81101ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9266e03e3ab200624bf531ce366b23f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga9266e03e3ab200624bf531ce366b23f4">PIE_IFR_INT12_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga9266e03e3ab200624bf531ce366b23f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT12 bits in the IFR register.  <a href="group___p_i_e.html#ga9266e03e3ab200624bf531ce366b23f4">More...</a><br /></td></tr>
<tr class="separator:ga9266e03e3ab200624bf531ce366b23f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2745bb49d4ce3916855a9ae8fccd9192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga2745bb49d4ce3916855a9ae8fccd9192">PIE_IFR_INT13_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga2745bb49d4ce3916855a9ae8fccd9192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT13 bits in the IFR register.  <a href="group___p_i_e.html#ga2745bb49d4ce3916855a9ae8fccd9192">More...</a><br /></td></tr>
<tr class="separator:ga2745bb49d4ce3916855a9ae8fccd9192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07708700a2c4af9252b063c28cfa1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad07708700a2c4af9252b063c28cfa1f4">PIE_IFR_INT14_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:gad07708700a2c4af9252b063c28cfa1f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT14 bits in the IFR register.  <a href="group___p_i_e.html#gad07708700a2c4af9252b063c28cfa1f4">More...</a><br /></td></tr>
<tr class="separator:gad07708700a2c4af9252b063c28cfa1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2261a73166f67587ef5a928a682b5564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga2261a73166f67587ef5a928a682b5564">PIE_IFR_DLOGINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga2261a73166f67587ef5a928a682b5564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DLOGINT bits in the IFR register.  <a href="group___p_i_e.html#ga2261a73166f67587ef5a928a682b5564">More...</a><br /></td></tr>
<tr class="separator:ga2261a73166f67587ef5a928a682b5564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7570c5540b5628b25166aba9b282bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gae7570c5540b5628b25166aba9b282bba">PIE_IFR_RTOSINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:gae7570c5540b5628b25166aba9b282bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RTOSINT bits in the IFR register.  <a href="group___p_i_e.html#gae7570c5540b5628b25166aba9b282bba">More...</a><br /></td></tr>
<tr class="separator:gae7570c5540b5628b25166aba9b282bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77c2621026c9f453e359e01f9225b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaf77c2621026c9f453e359e01f9225b3a">PIE_IFRx_INTx1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf77c2621026c9f453e359e01f9225b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx1 bits in the IFRx register.  <a href="group___p_i_e.html#gaf77c2621026c9f453e359e01f9225b3a">More...</a><br /></td></tr>
<tr class="separator:gaf77c2621026c9f453e359e01f9225b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86abf18347c4bb17309777d01797b1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga86abf18347c4bb17309777d01797b1b1">PIE_IFRx_INTx2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga86abf18347c4bb17309777d01797b1b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx2 bits in the IFRx register.  <a href="group___p_i_e.html#ga86abf18347c4bb17309777d01797b1b1">More...</a><br /></td></tr>
<tr class="separator:ga86abf18347c4bb17309777d01797b1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab826538cad4a4bb811d9d7de9d1aeefe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gab826538cad4a4bb811d9d7de9d1aeefe">PIE_IFRx_INTx3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab826538cad4a4bb811d9d7de9d1aeefe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx3 bits in the IFRx register.  <a href="group___p_i_e.html#gab826538cad4a4bb811d9d7de9d1aeefe">More...</a><br /></td></tr>
<tr class="separator:gab826538cad4a4bb811d9d7de9d1aeefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cecbf42a2120e9cb256200efc998bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga52cecbf42a2120e9cb256200efc998bf">PIE_IFRx_INTx4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga52cecbf42a2120e9cb256200efc998bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx4 bits in the IFRx register.  <a href="group___p_i_e.html#ga52cecbf42a2120e9cb256200efc998bf">More...</a><br /></td></tr>
<tr class="separator:ga52cecbf42a2120e9cb256200efc998bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef37834823192a6e58666fe2784769ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaef37834823192a6e58666fe2784769ac">PIE_IFRx_INTx5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaef37834823192a6e58666fe2784769ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx5 bits in the IFRx register.  <a href="group___p_i_e.html#gaef37834823192a6e58666fe2784769ac">More...</a><br /></td></tr>
<tr class="separator:gaef37834823192a6e58666fe2784769ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b12b501548de581d76783acbcc816f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga8b12b501548de581d76783acbcc816f3">PIE_IFRx_INTx6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga8b12b501548de581d76783acbcc816f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx6 bits in the IFRx register.  <a href="group___p_i_e.html#ga8b12b501548de581d76783acbcc816f3">More...</a><br /></td></tr>
<tr class="separator:ga8b12b501548de581d76783acbcc816f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed62507675c34407619e0349f24ccb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga1ed62507675c34407619e0349f24ccb0">PIE_IFRx_INTx7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga1ed62507675c34407619e0349f24ccb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx7 bits in the IFRx register.  <a href="group___p_i_e.html#ga1ed62507675c34407619e0349f24ccb0">More...</a><br /></td></tr>
<tr class="separator:ga1ed62507675c34407619e0349f24ccb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383b9018f8962307ef3a583d04889feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga383b9018f8962307ef3a583d04889feb">PIE_IFRx_INTx8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga383b9018f8962307ef3a583d04889feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTx8 bits in the IFRx register.  <a href="group___p_i_e.html#ga383b9018f8962307ef3a583d04889feb">More...</a><br /></td></tr>
<tr class="separator:ga383b9018f8962307ef3a583d04889feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276b13d289760eaa2dab8a66a387e9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga276b13d289760eaa2dab8a66a387e9cf">PIE_PIECTRL_ENPIE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga276b13d289760eaa2dab8a66a387e9cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the ENPIE bits in the PIECTRL register.  <a href="group___p_i_e.html#ga276b13d289760eaa2dab8a66a387e9cf">More...</a><br /></td></tr>
<tr class="separator:ga276b13d289760eaa2dab8a66a387e9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca55afc51d11efb3e766360d7e8621c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaca55afc51d11efb3e766360d7e8621c9">PIE_PIECTRL_PIEVECT_BITS</a>&#160;&#160;&#160;(32767 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaca55afc51d11efb3e766360d7e8621c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PIEVECT bits in the PIECTRL register.  <a href="group___p_i_e.html#gaca55afc51d11efb3e766360d7e8621c9">More...</a><br /></td></tr>
<tr class="separator:gaca55afc51d11efb3e766360d7e8621c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9508c42ab589714a1e3a5e04586fa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad9508c42ab589714a1e3a5e04586fa0b">PIE_PIEACK_GROUP1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad9508c42ab589714a1e3a5e04586fa0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP1 bits in the PIEACK register.  <a href="group___p_i_e.html#gad9508c42ab589714a1e3a5e04586fa0b">More...</a><br /></td></tr>
<tr class="separator:gad9508c42ab589714a1e3a5e04586fa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28df503282dac94113be20b560edf32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad28df503282dac94113be20b560edf32">PIE_PIEACK_GROUP2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gad28df503282dac94113be20b560edf32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP2 bits in the PIEACK register.  <a href="group___p_i_e.html#gad28df503282dac94113be20b560edf32">More...</a><br /></td></tr>
<tr class="separator:gad28df503282dac94113be20b560edf32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b8ce506efa70b69c2830c8d48bcb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga38b8ce506efa70b69c2830c8d48bcb61">PIE_PIEACK_GROUP3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga38b8ce506efa70b69c2830c8d48bcb61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP3 bits in the PIEACK register.  <a href="group___p_i_e.html#ga38b8ce506efa70b69c2830c8d48bcb61">More...</a><br /></td></tr>
<tr class="separator:ga38b8ce506efa70b69c2830c8d48bcb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35752be3b0e677508a0da35c5e96db8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga35752be3b0e677508a0da35c5e96db8e">PIE_PIEACK_GROUP4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga35752be3b0e677508a0da35c5e96db8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP4 bits in the PIEACK register.  <a href="group___p_i_e.html#ga35752be3b0e677508a0da35c5e96db8e">More...</a><br /></td></tr>
<tr class="separator:ga35752be3b0e677508a0da35c5e96db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d3eea441d2b816d34ce8e15204fdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga68d3eea441d2b816d34ce8e15204fdd0">PIE_PIEACK_GROUP5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga68d3eea441d2b816d34ce8e15204fdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP5 bits in the PIEACK register.  <a href="group___p_i_e.html#ga68d3eea441d2b816d34ce8e15204fdd0">More...</a><br /></td></tr>
<tr class="separator:ga68d3eea441d2b816d34ce8e15204fdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa044401605f1eda5b28c7a048f6dd51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaa044401605f1eda5b28c7a048f6dd51e">PIE_PIEACK_GROUP6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa044401605f1eda5b28c7a048f6dd51e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP6 bits in the PIEACK register.  <a href="group___p_i_e.html#gaa044401605f1eda5b28c7a048f6dd51e">More...</a><br /></td></tr>
<tr class="separator:gaa044401605f1eda5b28c7a048f6dd51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3b7a406dc57765dc715155ab83bf70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga4f3b7a406dc57765dc715155ab83bf70">PIE_PIEACK_GROUP7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga4f3b7a406dc57765dc715155ab83bf70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP7 bits in the PIEACK register.  <a href="group___p_i_e.html#ga4f3b7a406dc57765dc715155ab83bf70">More...</a><br /></td></tr>
<tr class="separator:ga4f3b7a406dc57765dc715155ab83bf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8139d22043ea3823dd2de776183235b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga8139d22043ea3823dd2de776183235b8">PIE_PIEACK_GROUP8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga8139d22043ea3823dd2de776183235b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP8 bits in the PIEACK register.  <a href="group___p_i_e.html#ga8139d22043ea3823dd2de776183235b8">More...</a><br /></td></tr>
<tr class="separator:ga8139d22043ea3823dd2de776183235b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b253e052a985458446be2fe26193e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga15b253e052a985458446be2fe26193e5">PIE_PIEACK_GROUP9_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga15b253e052a985458446be2fe26193e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP9 bits in the PIEACK register.  <a href="group___p_i_e.html#ga15b253e052a985458446be2fe26193e5">More...</a><br /></td></tr>
<tr class="separator:ga15b253e052a985458446be2fe26193e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ff4351cafaaf7d3fe17bdc7067e1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga65ff4351cafaaf7d3fe17bdc7067e1d8">PIE_PIEACK_GROUP10_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga65ff4351cafaaf7d3fe17bdc7067e1d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP10 bits in the PIEACK register.  <a href="group___p_i_e.html#ga65ff4351cafaaf7d3fe17bdc7067e1d8">More...</a><br /></td></tr>
<tr class="separator:ga65ff4351cafaaf7d3fe17bdc7067e1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1698f51f3f2e8dc085fafbe2355b9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gac1698f51f3f2e8dc085fafbe2355b9fd">PIE_PIEACK_GROUP11_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gac1698f51f3f2e8dc085fafbe2355b9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP11 bits in the PIEACK register.  <a href="group___p_i_e.html#gac1698f51f3f2e8dc085fafbe2355b9fd">More...</a><br /></td></tr>
<tr class="separator:gac1698f51f3f2e8dc085fafbe2355b9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aed93a8f4bc9f454ef6a2037aa4aace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga5aed93a8f4bc9f454ef6a2037aa4aace">PIE_PIEACK_GROUP12_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga5aed93a8f4bc9f454ef6a2037aa4aace"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GROUP12 bits in the PIEACK register.  <a href="group___p_i_e.html#ga5aed93a8f4bc9f454ef6a2037aa4aace">More...</a><br /></td></tr>
<tr class="separator:ga5aed93a8f4bc9f454ef6a2037aa4aace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9a49f9b5115f0aa65da329b77037f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaff9a49f9b5115f0aa65da329b77037f7">PIE_XINTnCR_POLARITY_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="separator:gaff9a49f9b5115f0aa65da329b77037f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2c68009c1a45921d3a95c171168ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaac2c68009c1a45921d3a95c171168ddc">PIE_XINTnCR_ENABLE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaac2c68009c1a45921d3a95c171168ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga93081a06b7413b282d559bb76285873e"><td class="memItemLeft" align="right" valign="top">typedef interrupt void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga93081a06b7413b282d559bb76285873e">PIE_IntVec_t</a>) (void)</td></tr>
<tr class="memdesc:ga93081a06b7413b282d559bb76285873e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the type for an interrupt vector.  <a href="group___p_i_e.html#ga93081a06b7413b282d559bb76285873e">More...</a><br /></td></tr>
<tr class="separator:ga93081a06b7413b282d559bb76285873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c5209e9b62b6ac2ed4bb45fc9f1cbf"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___p_i_e.html#struct___p_i_e___i_e_r_i_f_r__t">_PIE_IERIFR_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga47c5209e9b62b6ac2ed4bb45fc9f1cbf">PIE_IERIFR_t</a></td></tr>
<tr class="memdesc:ga47c5209e9b62b6ac2ed4bb45fc9f1cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the PIE_IERIFR_t data type.  <a href="group___p_i_e.html#ga47c5209e9b62b6ac2ed4bb45fc9f1cbf">More...</a><br /></td></tr>
<tr class="separator:ga47c5209e9b62b6ac2ed4bb45fc9f1cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cef5b59a26ef2c48c399ffbe483c9c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___p_i_e.html#struct___p_i_e___obj__">_PIE_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad3cef5b59a26ef2c48c399ffbe483c9c">PIE_Obj</a></td></tr>
<tr class="memdesc:gad3cef5b59a26ef2c48c399ffbe483c9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the peripheral interrupt expansion (PIE) object.  <a href="group___p_i_e.html#gad3cef5b59a26ef2c48c399ffbe483c9c">More...</a><br /></td></tr>
<tr class="separator:gad3cef5b59a26ef2c48c399ffbe483c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195eeaff0e6b7f4a2c13231af3ea03df"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___p_i_e.html#struct___p_i_e___obj__">_PIE_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a></td></tr>
<tr class="memdesc:ga195eeaff0e6b7f4a2c13231af3ea03df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the peripheral interrupt expansion (PIE) handle.  <a href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">More...</a><br /></td></tr>
<tr class="separator:ga195eeaff0e6b7f4a2c13231af3ea03df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga297385eebb53d204f1565b185d685686"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga297385eebb53d204f1565b185d685686">PIE_ExtIntPolarity_e</a> { <a class="el" href="group___p_i_e.html#gga297385eebb53d204f1565b185d685686a95bc347897a262e9f4c7714adf9e715e">PIE_ExtIntPolarity_FallingEdge</a> =(0 &lt;&lt; 2), 
<a class="el" href="group___p_i_e.html#gga297385eebb53d204f1565b185d685686a68d2ea7039fc5ddf2c2ec30d700b90b8">PIE_ExtIntPolarity_RisingEdge</a> =(1 &lt;&lt; 2), 
<a class="el" href="group___p_i_e.html#gga297385eebb53d204f1565b185d685686a25cb576134dfee2b5b13eeec4b80fb25">PIE_ExtIntPolarity_RisingAndFallingEdge</a> =(3 &lt;&lt; 2)
 }</td></tr>
<tr class="memdesc:ga297385eebb53d204f1565b185d685686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the external interrupt polarity.  <a href="group___p_i_e.html#ga297385eebb53d204f1565b185d685686">More...</a><br /></td></tr>
<tr class="separator:ga297385eebb53d204f1565b185d685686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae931361abdcd0c378de4d5db91e25959"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959a689b339e74d30146fd600b8554a0c6e4">PIE_GroupNumber_1</a> = 0, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959abd4bcdb363bc4e8b766574b208a7f244">PIE_GroupNumber_2</a> = 1, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959a42bbc0f16f19f109c97d41b43ed2a8d3">PIE_GroupNumber_3</a> = 2, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959aa6cd8a2f49069a4292376cf567227c0c">PIE_GroupNumber_4</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959ac9f9974fa0ed426fd3e4eb656ce287b8">PIE_GroupNumber_5</a> = 4, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959ae7554decdf8f05c00bced3df95707355">PIE_GroupNumber_6</a> = 5, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959a24276e923acdcf773d2f9a3560598217">PIE_GroupNumber_7</a> = 6, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959a5c9dd5dc4607ead4bf99b54fc9eaaa31">PIE_GroupNumber_8</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959a3d711d46ef8d7a88111e01201a89572d">PIE_GroupNumber_9</a> = 8, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959aad7ef5ab919a1a09c32607f2cde5c668">PIE_GroupNumber_10</a> = 9, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959aa4525743a3642be09023c175fec2170f">PIE_GroupNumber_11</a> = 10, 
<a class="el" href="group___p_i_e.html#ggae931361abdcd0c378de4d5db91e25959a37f9afd9013a651315b438156094c4ff">PIE_GroupNumber_12</a> = 11
<br />
 }</td></tr>
<tr class="memdesc:gae931361abdcd0c378de4d5db91e25959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the peripheral interrupt expansion (PIE) group numbers.  <a href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">More...</a><br /></td></tr>
<tr class="separator:gae931361abdcd0c378de4d5db91e25959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae650859a052222b0da25d47fe1809d79"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gae650859a052222b0da25d47fe1809d79">PIE_SubGroupNumber_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggae650859a052222b0da25d47fe1809d79a0ad454d03ec58ee5ae6e194edd37a295">PIE_SubGroupNumber_1</a> = 0, 
<a class="el" href="group___p_i_e.html#ggae650859a052222b0da25d47fe1809d79aca242f21e116d5b04b17b8d5b5b7c672">PIE_SubGroupNumber_2</a> = 1, 
<a class="el" href="group___p_i_e.html#ggae650859a052222b0da25d47fe1809d79aa9c0b6ea10326ff6c48a6b5f16531b7f">PIE_SubGroupNumber_3</a> = 2, 
<a class="el" href="group___p_i_e.html#ggae650859a052222b0da25d47fe1809d79a1453bbb9e4024058653df6300f4e7995">PIE_SubGroupNumber_4</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggae650859a052222b0da25d47fe1809d79a5386b13fb4d684786d95e816c0d51b84">PIE_SubGroupNumber_5</a> = 4, 
<a class="el" href="group___p_i_e.html#ggae650859a052222b0da25d47fe1809d79a593262832ae250ca4d819a7f0153dede">PIE_SubGroupNumber_6</a> = 5, 
<a class="el" href="group___p_i_e.html#ggae650859a052222b0da25d47fe1809d79a86419eca11c751b7e4cf505857327118">PIE_SubGroupNumber_7</a> = 6, 
<a class="el" href="group___p_i_e.html#ggae650859a052222b0da25d47fe1809d79ae4e50cae19f3cb60451b2436cd9881c9">PIE_SubGroupNumber_8</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:gae650859a052222b0da25d47fe1809d79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the peripheral interrupt expansion (PIE) sub-group numbers.  <a href="group___p_i_e.html#gae650859a052222b0da25d47fe1809d79">More...</a><br /></td></tr>
<tr class="separator:gae650859a052222b0da25d47fe1809d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59540179f06dab059222430662ec340d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga59540179f06dab059222430662ec340d">PIE_SystemInterrupts_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dac70af832016518f6559a25c8ed1340c6">PIE_SystemInterrupts_Reset</a> = 0, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da67d945b02fbc1c73a07d6544e7b2666e">PIE_SystemInterrupts_INT1</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dac545d91e5c48ffd85cac192a82f33f6f">PIE_SystemInterrupts_INT2</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da145d4c723e9b85b4c40f5c433dd138d7">PIE_SystemInterrupts_INT3</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da5750a34ed3abe2da67fe6432c424754f">PIE_SystemInterrupts_INT4</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dacaccf07e5606e831caa93b7dfea83edc">PIE_SystemInterrupts_INT5</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340daccec1b679fa18adbbe8e25751229d215">PIE_SystemInterrupts_INT6</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da67c942576318b6bcb83ca860e8303e05">PIE_SystemInterrupts_INT7</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da9a76a7fe522f2f23d577e908f8ac4503">PIE_SystemInterrupts_INT8</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da9ed31e706f443831b71e84edd5aa74bb">PIE_SystemInterrupts_INT9</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da510823f264fe2876675cd8b4e7fcbd0e">PIE_SystemInterrupts_INT10</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da6c7b6c3d45ff66c12354237f73d7fcd8">PIE_SystemInterrupts_INT11</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da96f0b3f7dad757741a75e5877bae26f5">PIE_SystemInterrupts_INT12</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da3348ac0f28888edd14cf79c5826b4c49">PIE_SystemInterrupts_TINT1</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da21f725e2ac5877b4fc177e3264c72589">PIE_SystemInterrupts_TINT2</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da1aa65054844ac503b94addd89ee42dc3">PIE_SystemInterrupts_DATALOG</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340daa9bb7ca91361ab711b47cd3fcb6b6fcf">PIE_SystemInterrupts_RTOSINT</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dacea1167abb2d523f909e681cfc65dd5a">PIE_SystemInterrupts_EMUINT</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340daad686a74ba342d6d6a0a7a2125e0f5cb">PIE_SystemInterrupts_NMI</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dab891405c5b92254964da57d5f77f9fa7">PIE_SystemInterrupts_ILLEGAL</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dae4b9351e0e1da0bf5bb6a5fa16ef334a">PIE_SystemInterrupts_USER1</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da204479b709fa9380c68bb43d66dd2a9a">PIE_SystemInterrupts_USER2</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dada19d04bf38241f3fa50e49eda82d2dd">PIE_SystemInterrupts_USER3</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da6dc656e0fa775c3d49540e8f68293ceb">PIE_SystemInterrupts_USER4</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da3f44c4f0ee565b4ed87a266739116856">PIE_SystemInterrupts_USER5</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dac2aae48850a1b004f8157dcda0e150a2">PIE_SystemInterrupts_USER6</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da0f3ca0a8aa543f5e0ccbc43df52945de">PIE_SystemInterrupts_USER7</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340dab4c3a53ffff32e938ce56b0de54b59de">PIE_SystemInterrupts_USER8</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da8166327350834fa59356ea0b750127a6">PIE_SystemInterrupts_USER9</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da0205c99fb287433001ee9a80fdf0ad45">PIE_SystemInterrupts_USER10</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da46e6170cf583d71a1aebccf2e4bf1c69">PIE_SystemInterrupts_USER11</a>, 
<a class="el" href="group___p_i_e.html#gga59540179f06dab059222430662ec340da525f0e4a69a1af7dcb5a62e6b7c269c7">PIE_SystemInterrupts_USER12</a>
<br />
 }</td></tr>
<tr class="memdesc:ga59540179f06dab059222430662ec340d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the system interrupts.  <a href="group___p_i_e.html#ga59540179f06dab059222430662ec340d">More...</a><br /></td></tr>
<tr class="separator:ga59540179f06dab059222430662ec340d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f4ae99dabe60c4d474d0849203853a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad2f4ae99dabe60c4d474d0849203853a">PIE_InterruptSource_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa8aed57a99bba135402499eecbace9d43">PIE_InterruptSource_ADCINT_1_1</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa12efef7ee70040b776e3381e33918be7">PIE_InterruptSource_ADCINT_1_2</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aaff2daa0395ab1965803aae8b32a72530">PIE_InterruptSource_XINT_1</a> = (1 &lt;&lt; 3), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa506313a22efa509b00f39e61f3d32b48">PIE_InterruptSource_XINT_2</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa5c7e7b01ba1f3ff937dff9dc077b5465">PIE_InterruptSource_ADCINT_9</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aaa44faa6d14ff2ee46f32cdb3433cddfc">PIE_InterruptSource_TIMER_0</a> = (1 &lt;&lt; 6), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aab37300b117e968174e584131cfdddf3e">PIE_InterruptSource_WAKE</a> = (1 &lt;&lt; 7), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa6074d5835730063e91f0ef97fe6aa3b2">PIE_InterruptSource_TZ1</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aaca635c2b3279731a740e2e12e011c673">PIE_InterruptSource_TZ2</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aaf896de1c987190ecdbebb28337c9c04a">PIE_InterruptSource_TZ3</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aab6e6688c9bbabc8a6a7c5f374600f8cc">PIE_InterruptSource_TZ4</a> = (1 &lt;&lt; 3), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa2728cd1825275b6fa5005fc2a8b11b3a">PIE_InterruptSource_EPWM1</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa8278a0f5370e9d984e4059bd5ae3985d">PIE_InterruptSource_EPWM2</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aafb1fcc5d9e108a2a01fb360f6aa8cf18">PIE_InterruptSource_EPWM3</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa0f64c564bbeb5339bf115ff3da80903b">PIE_InterruptSource_EPWM4</a> = (1 &lt;&lt; 3), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa0767f9477161ff4af57a68b18c74c27c">PIE_InterruptSource_ECAP1</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa019524c80191efaa5633705be7f4bcda">PIE_InterruptSource_EQEP1</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa88fac8c0991328eb12b37a6498aa2b14">PIE_InterruptSource_SPIARX</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aad49d296fd616e0674faad34eb17e207f">PIE_InterruptSource_SPIATX</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa1d461362457ff4504e11755f572eecf8">PIE_InterruptSource_I2CA1</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa3a7a12aed777ed652513b55c065438b8">PIE_InterruptSource_I2CA2</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa3620f396a96f1bbf2b01aeee8bb9fa01">PIE_InterruptSource_SCIARX</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa51758462bc4ffa0e0d41a8ed92776b2d">PIE_InterruptSource_SCIATX</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa3cdafe22e44212769e4b85fc54d5c133">PIE_InterruptSource_ADCINT_10_1</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa020ec689d2a0e527a99ccce788109eab">PIE_InterruptSource_ADCINT_10_2</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa60601f2ddb1ecf44ebe0ee78684c8efb">PIE_InterruptSource_ADCINT_3</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aaa39fab1ec026106d894c9322268756a9">PIE_InterruptSource_ADCINT_4</a> = (1 &lt;&lt; 3), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa442c587dfb6afeffb24644c0da3e4cfe">PIE_InterruptSource_ADCINT_5</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa71d3b38a828d18233ff83513064210ff">PIE_InterruptSource_ADCINT_6</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa8b90bed9e0a0b6560ae41bf50819136a">PIE_InterruptSource_ADCINT_7</a> = (1 &lt;&lt; 6), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa67fa555c0914de697248420561faa891">PIE_InterruptSource_ADCINT_8</a> = (1 &lt;&lt; 7), 
<a class="el" href="group___p_i_e.html#ggad2f4ae99dabe60c4d474d0849203853aa5b53be331b3abe3c5cb7a528fc0a27d2">PIE_InterruptSource_XINT_3</a> = (1 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:gad2f4ae99dabe60c4d474d0849203853a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the peripheral interrupt expansion (PIE) individual interrupt sources.  <a href="group___p_i_e.html#gad2f4ae99dabe60c4d474d0849203853a">More...</a><br /></td></tr>
<tr class="separator:gad2f4ae99dabe60c4d474d0849203853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0847db197d0734280dec3798772a3e47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga0847db197d0734280dec3798772a3e47">PIE_clearAllInts</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:ga0847db197d0734280dec3798772a3e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears all the interrupts.  <a href="group___p_i_e.html#ga0847db197d0734280dec3798772a3e47">More...</a><br /></td></tr>
<tr class="separator:ga0847db197d0734280dec3798772a3e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49bc2d5923cdc64fe83840c0a0d519e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad49bc2d5923cdc64fe83840c0a0d519e">PIE_clearAllFlags</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:gad49bc2d5923cdc64fe83840c0a0d519e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears all the interrupt flags.  <a href="group___p_i_e.html#gad49bc2d5923cdc64fe83840c0a0d519e">More...</a><br /></td></tr>
<tr class="separator:gad49bc2d5923cdc64fe83840c0a0d519e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ed3009dfe4f14ec3b78e4f89767651"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga39ed3009dfe4f14ec3b78e4f89767651">PIE_clearInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> groupNumber)</td></tr>
<tr class="memdesc:ga39ed3009dfe4f14ec3b78e4f89767651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears an interrupt defined by group number.  <a href="group___p_i_e.html#ga39ed3009dfe4f14ec3b78e4f89767651">More...</a><br /></td></tr>
<tr class="separator:ga39ed3009dfe4f14ec3b78e4f89767651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a2664ed48b19cb777b2a5b6363c619"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaa6a2664ed48b19cb777b2a5b6363c619">PIE_disable</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:gaa6a2664ed48b19cb777b2a5b6363c619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the peripheral interrupt expansion (PIE)  <a href="group___p_i_e.html#gaa6a2664ed48b19cb777b2a5b6363c619">More...</a><br /></td></tr>
<tr class="separator:gaa6a2664ed48b19cb777b2a5b6363c619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ffbcb29d3a5962f6559b3a1be5e833"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga42ffbcb29d3a5962f6559b3a1be5e833">PIE_disableAllInts</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:ga42ffbcb29d3a5962f6559b3a1be5e833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables all of the interrupts.  <a href="group___p_i_e.html#ga42ffbcb29d3a5962f6559b3a1be5e833">More...</a><br /></td></tr>
<tr class="separator:ga42ffbcb29d3a5962f6559b3a1be5e833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70eaaf2fd1802d689e88c7f7abc56fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gac70eaaf2fd1802d689e88c7f7abc56fa">PIE_disableCaptureInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:gac70eaaf2fd1802d689e88c7f7abc56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the capture interrupt.  <a href="group___p_i_e.html#gac70eaaf2fd1802d689e88c7f7abc56fa">More...</a><br /></td></tr>
<tr class="separator:gac70eaaf2fd1802d689e88c7f7abc56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d2719642af27b5dae3ed4de42552ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga32d2719642af27b5dae3ed4de42552ec">PIE_disableInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> group, const <a class="el" href="group___p_i_e.html#gad2f4ae99dabe60c4d474d0849203853a">PIE_InterruptSource_e</a> intSource)</td></tr>
<tr class="memdesc:ga32d2719642af27b5dae3ed4de42552ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a specific PIE interrupt.  <a href="group___p_i_e.html#ga32d2719642af27b5dae3ed4de42552ec">More...</a><br /></td></tr>
<tr class="separator:ga32d2719642af27b5dae3ed4de42552ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69cccadc00a7469fad4ae04eed5ef9b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaf69cccadc00a7469fad4ae04eed5ef9b">PIE_enable</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:gaf69cccadc00a7469fad4ae04eed5ef9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the peripheral interrupt expansion (PIE)  <a href="group___p_i_e.html#gaf69cccadc00a7469fad4ae04eed5ef9b">More...</a><br /></td></tr>
<tr class="separator:gaf69cccadc00a7469fad4ae04eed5ef9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf76a95cc5282181e3ef29a0180b8821"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaaf76a95cc5282181e3ef29a0180b8821">PIE_enableAdcInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___a_d_c.html#gad62a76433f837bea18ddcd627e0cedad">ADC_IntNumber_e</a> intNumber)</td></tr>
<tr class="memdesc:gaaf76a95cc5282181e3ef29a0180b8821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the specified ADC interrupt.  <a href="group___p_i_e.html#gaaf76a95cc5282181e3ef29a0180b8821">More...</a><br /></td></tr>
<tr class="separator:gaaf76a95cc5282181e3ef29a0180b8821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c068164a4a812506ca43fe75be4506"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga19c068164a4a812506ca43fe75be4506">PIE_enableCaptureInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:ga19c068164a4a812506ca43fe75be4506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the capture interrupt.  <a href="group___p_i_e.html#ga19c068164a4a812506ca43fe75be4506">More...</a><br /></td></tr>
<tr class="separator:ga19c068164a4a812506ca43fe75be4506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c818b25cf1c881158e804899df480a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaa7c818b25cf1c881158e804899df480a">PIE_enableExtInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___c_p_u.html#ga992710be9c111ab4f8bc0e856e066c4b">CPU_ExtIntNumber_e</a> intNumber)</td></tr>
<tr class="memdesc:gaa7c818b25cf1c881158e804899df480a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the prescribed external interrupt.  <a href="group___p_i_e.html#gaa7c818b25cf1c881158e804899df480a">More...</a><br /></td></tr>
<tr class="separator:gaa7c818b25cf1c881158e804899df480a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab525f2a39b681aea1f0e4ff8d516fa2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gab525f2a39b681aea1f0e4ff8d516fa2c">PIE_enableInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> group, const <a class="el" href="group___p_i_e.html#gad2f4ae99dabe60c4d474d0849203853a">PIE_InterruptSource_e</a> intSource)</td></tr>
<tr class="memdesc:gab525f2a39b681aea1f0e4ff8d516fa2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a specific PIE interrupt.  <a href="group___p_i_e.html#gab525f2a39b681aea1f0e4ff8d516fa2c">More...</a><br /></td></tr>
<tr class="separator:gab525f2a39b681aea1f0e4ff8d516fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7ddeb50b59c951e02827a15fd8d46e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga6f7ddeb50b59c951e02827a15fd8d46e">PIE_enablePwmInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_w_m.html#ga5e89b41746f12f847863a008d1fe6a6b">PWM_Number_e</a> pwmNumber)</td></tr>
<tr class="memdesc:ga6f7ddeb50b59c951e02827a15fd8d46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PWM interrupt.  <a href="group___p_i_e.html#ga6f7ddeb50b59c951e02827a15fd8d46e">More...</a><br /></td></tr>
<tr class="separator:ga6f7ddeb50b59c951e02827a15fd8d46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3090df2c20bf3247efd58f0d4296f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga8e3090df2c20bf3247efd58f0d4296f1">PIE_enablePwmTzInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_w_m.html#ga5e89b41746f12f847863a008d1fe6a6b">PWM_Number_e</a> pwmNumber)</td></tr>
<tr class="memdesc:ga8e3090df2c20bf3247efd58f0d4296f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PWM Trip Zone interrupt.  <a href="group___p_i_e.html#ga8e3090df2c20bf3247efd58f0d4296f1">More...</a><br /></td></tr>
<tr class="separator:ga8e3090df2c20bf3247efd58f0d4296f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87406c85aea8d970f5a4ddb9f0eea0d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga87406c85aea8d970f5a4ddb9f0eea0d9">PIE_enableTimer0Int</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:ga87406c85aea8d970f5a4ddb9f0eea0d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Cpu Timer 0 interrupt.  <a href="group___p_i_e.html#ga87406c85aea8d970f5a4ddb9f0eea0d9">More...</a><br /></td></tr>
<tr class="separator:ga87406c85aea8d970f5a4ddb9f0eea0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbbced6ce44882b9e44034ee1bfbdd09"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gacbbced6ce44882b9e44034ee1bfbdd09">PIE_getExtIntCount</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___c_p_u.html#ga992710be9c111ab4f8bc0e856e066c4b">CPU_ExtIntNumber_e</a> intNumber)</td></tr>
<tr class="memdesc:gacbbced6ce44882b9e44034ee1bfbdd09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the external interrupt count value.  <a href="group___p_i_e.html#gacbbced6ce44882b9e44034ee1bfbdd09">More...</a><br /></td></tr>
<tr class="separator:gacbbced6ce44882b9e44034ee1bfbdd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7afe639254ebf3999902e88695b3050"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaa7afe639254ebf3999902e88695b3050">PIE_getIntEnables</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> group)</td></tr>
<tr class="memdesc:gaa7afe639254ebf3999902e88695b3050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets PIE interrupt enable values.  <a href="group___p_i_e.html#gaa7afe639254ebf3999902e88695b3050">More...</a><br /></td></tr>
<tr class="separator:gaa7afe639254ebf3999902e88695b3050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cae4520056b7d161f571297248e537b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga7cae4520056b7d161f571297248e537b">PIE_getIntFlags</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> group)</td></tr>
<tr class="memdesc:ga7cae4520056b7d161f571297248e537b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets PIE interrupt flag values.  <a href="group___p_i_e.html#ga7cae4520056b7d161f571297248e537b">More...</a><br /></td></tr>
<tr class="separator:ga7cae4520056b7d161f571297248e537b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a506921a234a72de0bdf098fdbbeb18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga1a506921a234a72de0bdf098fdbbeb18">PIE_forceInt</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> group, const <a class="el" href="group___p_i_e.html#gad2f4ae99dabe60c4d474d0849203853a">PIE_InterruptSource_e</a> intSource)</td></tr>
<tr class="memdesc:ga1a506921a234a72de0bdf098fdbbeb18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force a specific PIE interrupt.  <a href="group___p_i_e.html#ga1a506921a234a72de0bdf098fdbbeb18">More...</a><br /></td></tr>
<tr class="separator:ga1a506921a234a72de0bdf098fdbbeb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb724d248cecfe364ecff7ebc4ad150"><td class="memItemLeft" align="right" valign="top">interrupt void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaebb724d248cecfe364ecff7ebc4ad150">PIE_illegalIsr</a> (void)</td></tr>
<tr class="memdesc:gaebb724d248cecfe364ecff7ebc4ad150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines an illegal interrupt service routine - if the program pointer references this function, there is an incorrect mapping in the PIE interrupt table.  <a href="group___p_i_e.html#gaebb724d248cecfe364ecff7ebc4ad150">More...</a><br /></td></tr>
<tr class="separator:gaebb724d248cecfe364ecff7ebc4ad150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12feb523bf7daf73f28c20a994adfce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gad12feb523bf7daf73f28c20a994adfce">PIE_init</a> (void *pMemory, const size_t numBytes)</td></tr>
<tr class="memdesc:gad12feb523bf7daf73f28c20a994adfce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the peripheral interrupt expansion (PIE) object handle.  <a href="group___p_i_e.html#gad12feb523bf7daf73f28c20a994adfce">More...</a><br /></td></tr>
<tr class="separator:gad12feb523bf7daf73f28c20a994adfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fca7c2fa95e7b93daa06141e1387965"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga9fca7c2fa95e7b93daa06141e1387965">PIE_registerPieIntHandler</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> groupNumber, const <a class="el" href="group___p_i_e.html#gae650859a052222b0da25d47fe1809d79">PIE_SubGroupNumber_e</a> subGroupNumber, const <a class="el" href="group___p_i_e.html#ga93081a06b7413b282d559bb76285873e">PIE_IntVec_t</a> vector)</td></tr>
<tr class="memdesc:ga9fca7c2fa95e7b93daa06141e1387965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers a handler for a PIE interrupt.  <a href="group___p_i_e.html#ga9fca7c2fa95e7b93daa06141e1387965">More...</a><br /></td></tr>
<tr class="separator:ga9fca7c2fa95e7b93daa06141e1387965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69752418c6c7ae0cf8710ab071d6941c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga69752418c6c7ae0cf8710ab071d6941c">PIE_registerSystemIntHandler</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#ga59540179f06dab059222430662ec340d">PIE_SystemInterrupts_e</a> systemInt, const <a class="el" href="group___p_i_e.html#ga93081a06b7413b282d559bb76285873e">PIE_IntVec_t</a> vector)</td></tr>
<tr class="memdesc:ga69752418c6c7ae0cf8710ab071d6941c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers a handler for a PIE interrupt.  <a href="group___p_i_e.html#ga69752418c6c7ae0cf8710ab071d6941c">More...</a><br /></td></tr>
<tr class="separator:ga69752418c6c7ae0cf8710ab071d6941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b949ee0212f2c9379d716d31db0684"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gab1b949ee0212f2c9379d716d31db0684">PIE_setDefaultIntVectorTable</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle)</td></tr>
<tr class="memdesc:gab1b949ee0212f2c9379d716d31db0684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the vector table with illegal ISR handlers.  <a href="group___p_i_e.html#gab1b949ee0212f2c9379d716d31db0684">More...</a><br /></td></tr>
<tr class="separator:gab1b949ee0212f2c9379d716d31db0684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee38b25a5f06940b1a2c552301f5376"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#ga9ee38b25a5f06940b1a2c552301f5376">PIE_setExtIntPolarity</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___c_p_u.html#ga992710be9c111ab4f8bc0e856e066c4b">CPU_ExtIntNumber_e</a> intNumber, const <a class="el" href="group___p_i_e.html#ga297385eebb53d204f1565b185d685686">PIE_ExtIntPolarity_e</a> polarity)</td></tr>
<tr class="memdesc:ga9ee38b25a5f06940b1a2c552301f5376"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the external interrupt polarity.  <a href="group___p_i_e.html#ga9ee38b25a5f06940b1a2c552301f5376">More...</a><br /></td></tr>
<tr class="separator:ga9ee38b25a5f06940b1a2c552301f5376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0cf4026f4f82188f3ca5869800e779"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaab0cf4026f4f82188f3ca5869800e779">PIE_unregisterPieIntHandler</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#gae931361abdcd0c378de4d5db91e25959">PIE_GroupNumber_e</a> groupNumber, const <a class="el" href="group___p_i_e.html#gae650859a052222b0da25d47fe1809d79">PIE_SubGroupNumber_e</a> subGroupNumber)</td></tr>
<tr class="memdesc:gaab0cf4026f4f82188f3ca5869800e779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unregisters a handler for a PIE interrupt.  <a href="group___p_i_e.html#gaab0cf4026f4f82188f3ca5869800e779">More...</a><br /></td></tr>
<tr class="separator:gaab0cf4026f4f82188f3ca5869800e779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac01d58bfbd2ae55e94b3c44b7eb12fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_e.html#gaac01d58bfbd2ae55e94b3c44b7eb12fd">PIE_unregisterSystemIntHandler</a> (<a class="el" href="group___p_i_e.html#ga195eeaff0e6b7f4a2c13231af3ea03df">PIE_Handle</a> pieHandle, const <a class="el" href="group___p_i_e.html#ga59540179f06dab059222430662ec340d">PIE_SystemInterrupts_e</a> systemInt)</td></tr>
<tr class="memdesc:gaac01d58bfbd2ae55e94b3c44b7eb12fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unregisters a handler for a PIE interrupt.  <a href="group___p_i_e.html#gaac01d58bfbd2ae55e94b3c44b7eb12fd">More...</a><br /></td></tr>
<tr class="separator:gaac01d58bfbd2ae55e94b3c44b7eb12fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains public interface to various functions related to the peripheral interrupt expansion (PIE) object. </p>
<p>(C) Copyright 2015, Texas Instruments, Inc. </p>

<p>Definition in file <a class="el" href="pie_8h_source.html">pie.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 8 2015 14:14:54 for MotorWare f2802x Driver API Documentation by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
