INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/w5500StateMachine/w5500StateMachine.gen/sources_1/ip/axis_data_fifo_16_times_8bit/sim/axis_data_fifo_16_times_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_16_times_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/w5500StateMachine/w5500StateMachine.gen/sources_1/ip/axis_data_fifo_8bit_2/sim/axis_data_fifo_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_8bit
