
---------- Begin Simulation Statistics ----------
final_tick                                21640490000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    282                       # Simulator instruction rate (inst/s)
host_mem_usage                                8298500                       # Number of bytes of host memory used
host_op_rate                                      290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24933.90                       # Real time elapsed on the host
host_tick_rate                                 656392                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7041986                       # Number of instructions simulated
sim_ops                                       7238767                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016366                       # Number of seconds simulated
sim_ticks                                 16366412500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.173041                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   32256                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                42909                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                502                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3601                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             40771                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4680                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5635                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              955                       # Number of indirect misses.
system.cpu.branchPred.lookups                   71705                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11943                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          814                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      439307                       # Number of instructions committed
system.cpu.committedOps                        471246                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.597505                       # CPI: cycles per instruction
system.cpu.discardedOps                          9221                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             313137                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72475                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            34741                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          598731                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.384985                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.numCycles                          1141102                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  342384     72.66%     72.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                    872      0.19%     72.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                  76769     16.29%     89.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 51221     10.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   471246                       # Class of committed instruction
system.cpu.quiesceCycles                     25045158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          542371                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              121461                       # Transaction distribution
system.membus.trans_dist::ReadResp             121988                       # Transaction distribution
system.membus.trans_dist::WriteReq              51297                       # Transaction distribution
system.membus.trans_dist::WriteResp             51297                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          131                       # Transaction distribution
system.membus.trans_dist::CleanEvict              174                       # Transaction distribution
system.membus.trans_dist::ReadExReq               135                       # Transaction distribution
system.membus.trans_dist::ReadExResp              135                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           231                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       338490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       338490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 347145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        42170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10831340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10831340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10892454                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            173503                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000138                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011760                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  173479     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              173503                       # Request fanout histogram
system.membus.reqLayer6.occupancy           408505875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7135625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              637984                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1354500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5934335                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          723883425                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1486000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       148992                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       148992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       297794                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       297794                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2492                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       729088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       790528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       893572                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7610                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11665408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12648448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14214054                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1439919875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.8                       # Network utilization (%)
system.acctest.local_bus.numRequests           975546                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          775                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1215427456                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    745538000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4004298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20021492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3003224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4004298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31033313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4004298                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3003224                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7007522                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4004298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20021492                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7007522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7007522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38040835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3003224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7007522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10010746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3003224                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1032603                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4035826                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3003224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10010746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1032603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14046573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       121117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       121117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        48128                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        48128                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       333824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       338490                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10682368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10831340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199499                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199499    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199499                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    437375875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    653700000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32877376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8061648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1964784891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      4004298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40042984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2008832174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40042984                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40104085                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80147069                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2004827875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     44108384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40042984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2088979243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8716288                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3977216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       272384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2402304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36038686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    945014431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    180193430                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1161246547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    520558797                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    532571692                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1053130489                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36038686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1465573228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    712765122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2214377036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18944                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18944                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          296                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          319                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1157493                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        89940                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1247433                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1157493                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1157493                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1157493                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        89940                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1247433                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7733248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7773100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3088576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       120832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              121460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          131                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48259                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    472507216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1032603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1341284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             474942203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         512269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      4004298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    180193430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4004298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188714295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         512269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      4065399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    652700645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4004298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1032603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1341284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            663656498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    166723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380555500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          225                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          225                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              223337                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51185                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      121460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48259                       # Number of write requests accepted
system.mem_ctrls.readBursts                    121460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48259                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3028                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3947599430                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  606340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7130884430                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32552.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58802.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        78                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   113076                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44907                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                121459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  106124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    164                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.710961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.902744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.886018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          283      2.45%      2.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          307      2.66%      5.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          170      1.47%      6.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      1.18%      7.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          273      2.36%     10.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          140      1.21%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          144      1.25%     12.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          217      1.88%     14.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9889     85.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     539.066667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1336.355659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           178     79.11%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      1.78%     80.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      8.00%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.44%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.44%     89.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      3.11%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      3.56%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           225                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     214.551111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.624297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    381.706668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            154     68.44%     68.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      7.11%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.33%     76.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.33%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      2.22%     80.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.44%     80.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.89%     81.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.44%     82.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     17.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           225                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7761152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3089536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7773100                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3088576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       474.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    474.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16366364375                       # Total gap between requests
system.mem_ctrls.avgGap                      96432.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7721152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        10304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61100.745199963647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 471768141.002189695835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1032602.593879385618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1329552.215551208938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 629582.078540425398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 4004298.437424817588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 180134772.968724817038                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4004298.437424817588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       120832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          131                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       999055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7084053215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30139495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15692665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24629014875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    747066375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 314398679625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3691532375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     49952.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58627.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    113733.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45751.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 188007747.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    729557.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6822888.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3605012.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5705473.275000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3980919.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        220596187.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       67088791.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156682159.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     78681187.762490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     255156498.899997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       787891217.737517                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         48.140741                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13358925000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    885360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2124221000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47148663.027108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    235875647.934732                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       300250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5987133875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15653356125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       147772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           147772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       147772                       # number of overall hits
system.cpu.icache.overall_hits::total          147772                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          296                       # number of overall misses
system.cpu.icache.overall_misses::total           296                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12856875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12856875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12856875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12856875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       148068                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       148068                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       148068                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       148068                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001999                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001999                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43435.388514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43435.388514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43435.388514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43435.388514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          296                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          296                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          296                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12390125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12390125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12390125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12390125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.530405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.530405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.530405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.530405                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       147772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          147772                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           296                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12856875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12856875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       148068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       148068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43435.388514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43435.388514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12390125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12390125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.530405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.530405                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.016532                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              297646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                89                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3344.337079                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.016532                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.777376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.777376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            296432                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           296432                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       124846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           124846                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       124846                       # number of overall hits
system.cpu.dcache.overall_hits::total          124846                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          486                       # number of overall misses
system.cpu.dcache.overall_misses::total           486                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38292250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38292250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38292250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38292250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125332                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125332                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125332                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125332                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003878                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003878                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003878                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78790.637860                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78790.637860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78790.637860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78790.637860                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          131                       # number of writebacks
system.cpu.dcache.writebacks::total               131                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3513                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3513                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27821750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27821750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27821750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27821750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7491125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7491125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002920                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76015.710383                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76015.710383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76015.710383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76015.710383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2132.401082                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2132.401082                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    216                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        77426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           77426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16874625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16874625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        77658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        77658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72735.452586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72735.452586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          344                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          344                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16459250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16459250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7491125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7491125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71252.164502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71252.164502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21776.526163                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21776.526163                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21417625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21417625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84321.358268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84321.358268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11362500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11362500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84166.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84166.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           479.159464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135399                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               216                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            626.847222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   479.159464                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.935858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.935858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            501694                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           501694                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21640490000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                21640576250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    282                       # Simulator instruction rate (inst/s)
host_mem_usage                                8298500                       # Number of bytes of host memory used
host_op_rate                                      290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24934.06                       # Real time elapsed on the host
host_tick_rate                                 656391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7041995                       # Number of instructions simulated
sim_ops                                       7238782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016366                       # Number of seconds simulated
sim_ticks                                 16366498750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.170694                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   32258                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                42913                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                503                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3603                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             40771                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4680                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5635                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              955                       # Number of indirect misses.
system.cpu.branchPred.lookups                   71711                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11945                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          814                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      439316                       # Number of instructions committed
system.cpu.committedOps                        471261                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.597766                       # CPI: cycles per instruction
system.cpu.discardedOps                          9228                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             313154                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72475                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            34744                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          598825                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.384946                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.numCycles                          1141240                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  342392     72.65%     72.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                    872      0.19%     72.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                  76775     16.29%     89.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 51221     10.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   471261                       # Class of committed instruction
system.cpu.quiesceCycles                     25045158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          542415                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              121461                       # Transaction distribution
system.membus.trans_dist::ReadResp             121989                       # Transaction distribution
system.membus.trans_dist::WriteReq              51297                       # Transaction distribution
system.membus.trans_dist::WriteResp             51297                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          132                       # Transaction distribution
system.membus.trans_dist::CleanEvict              174                       # Transaction distribution
system.membus.trans_dist::ReadExReq               135                       # Transaction distribution
system.membus.trans_dist::ReadExResp              135                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           232                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       338490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       338490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 347148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        42298                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10831340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10831340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10892582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            173504                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000138                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011760                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  173480     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              173504                       # Request fanout histogram
system.membus.reqLayer6.occupancy           408513250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7135625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              637984                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1354500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5940085                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          723883425                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1486000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       148992                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       148992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       297794                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       297794                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2492                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       729088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       790528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       893572                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7610                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11665408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12648448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14214054                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1439919875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.8                       # Network utilization (%)
system.acctest.local_bus.numRequests           975546                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          775                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1215427456                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    745538000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4004277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20021387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3003208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4004277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31033149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4004277                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3003208                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7007485                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4004277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20021387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7007485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7007485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38040635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3003208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7007485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10010693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3003208                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1032597                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4035805                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3003208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10010693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1032597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14046498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       121117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       121117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        48128                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        48128                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       333824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       338490                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10682368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10831340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199499                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199499    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199499                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    437375875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    653700000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32877376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8061648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1964774537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      4004277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40042773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2008821587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40042773                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40103874                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80146647                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2004817310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     44108151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40042773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2088968235                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19005440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8716288                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3977216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       272384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2402304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36038496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    945009451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    180192480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1161240427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    520556054                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    532568886                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1053124939                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36038496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1465565505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    712761366                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2214365366                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18944                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18944                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          296                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          319                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1157486                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        89940                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1247426                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1157486                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1157486                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1157486                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        89940                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1247426                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7733248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7773164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3088640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       120832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              121461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    472504726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1032597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1345187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             474943610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         516176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      4004277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    180192480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4004277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188717211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         516176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      4065378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    652697206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4004277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1032597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1345187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            663660821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    166723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380555500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          225                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          225                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              223340                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51185                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      121461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48260                       # Number of write requests accepted
system.mem_ctrls.readBursts                    121461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3028                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3947599430                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  606345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7130910680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32552.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58802.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        78                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   113077                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44907                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                121460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  106124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    164                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.710961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.902744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.886018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          283      2.45%      2.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          307      2.66%      5.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          170      1.47%      6.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      1.18%      7.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          273      2.36%     10.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          140      1.21%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          144      1.25%     12.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          217      1.88%     14.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9889     85.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     539.066667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1336.355659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           178     79.11%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      1.78%     80.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      8.00%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.44%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.44%     89.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      3.11%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      3.56%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           225                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     214.551111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.624297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    381.706668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            154     68.44%     68.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      7.11%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.33%     76.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.33%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      2.22%     80.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.44%     80.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.89%     81.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.44%     82.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     17.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           225                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7761216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3089536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7773164                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3088640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       474.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    474.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16366619375                       # Total gap between requests
system.mem_ctrls.avgGap                      96432.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7721152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        10304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2948160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61100.423204443774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 471765654.825837433338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1032597.152155099786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1333455.636013780953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 629578.760698588681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 4004277.335126427002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 180133823.674412965775                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4004277.335126427002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       120832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       999055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7084053215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30139495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15718915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24629014875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    747066375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 314398679625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3691532375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     49952.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58627.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    113733.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45694.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 186583446.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    729557.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6822888.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3605012.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5705473.275000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3980919.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        220598006.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       67088791.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156682159.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     78683519.099990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     255156498.899997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       787895367.825017                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         48.140740                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13358925000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    885360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2124307250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47148663.027108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    235875647.934732                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       300250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5987220125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15653356125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       147784                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           147784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       147784                       # number of overall hits
system.cpu.icache.overall_hits::total          147784                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          296                       # number of overall misses
system.cpu.icache.overall_misses::total           296                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12856875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12856875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12856875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12856875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       148080                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       148080                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       148080                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       148080                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001999                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001999                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43435.388514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43435.388514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43435.388514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43435.388514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          296                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          296                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          296                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12390125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12390125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12390125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12390125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.530405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.530405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.530405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.530405                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       147784                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          147784                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           296                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12856875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12856875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       148080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       148080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43435.388514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43435.388514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12390125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12390125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.530405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.530405                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.016548                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2079512                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4243.902041                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.016548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.777376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.777376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            296456                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           296456                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       124850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           124850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       124850                       # number of overall hits
system.cpu.dcache.overall_hits::total          124850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          487                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            487                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          487                       # number of overall misses
system.cpu.dcache.overall_misses::total           487                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38352875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38352875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38352875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38352875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125337                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003886                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003886                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003886                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003886                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78753.336756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78753.336756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78753.336756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78753.336756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          132                       # number of writebacks
system.cpu.dcache.writebacks::total               132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3513                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3513                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27880875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27880875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27880875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27880875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7491125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7491125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002928                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002928                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002928                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002928                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75969.686649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75969.686649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75969.686649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75969.686649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2132.401082                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2132.401082                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        77430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           77430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16935250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16935250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        77663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        77663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72683.476395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72683.476395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          344                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          344                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16518375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16518375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7491125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7491125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71199.892241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71199.892241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21776.526163                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21776.526163                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21417625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21417625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84321.358268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84321.358268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11362500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11362500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84166.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84166.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           479.159527                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              258565                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               708                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            365.204802                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   479.159527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.935858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.935858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            501715                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           501715                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21640576250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
