m255
K3
13
cModel Technology
Z0 dD:\ZXOPEN2017\DE2\class\vga_clock\simulation\modelsim
vb2bcd_99
I6fMi7?]WjOGh5QEBJ1MaJ1
VmVV4H6a]3RQE`IkzQ?I7j1
w1480815262
8D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v
FD:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v
L0 1
Z1 OV;L;6.4a;39
r1
31
Z2 o-vlog01compat -work work +incdir+D:/ZXOPEN2017/DE2/class/vga_clock -O0
!s100 S>ImP@<zE:Ja>k@3;GOGm1
!s85 0
vclock_controller
IlUjK?>EaVk94m]?hMA<<G1
V^AniFgXWRJYYFFQWmzkH=1
w1490320066
8D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v
FD:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v
L0 1
R1
r1
31
R2
!s100 GbY41@on96FXb6=fKBDe]3
!s85 0
vpll
In[bGgli1IolIo8CD=dBa@3
VTzfl_z@ao?7lPCkHJWmU`0
w1490664110
8D:/ZXOPEN2017/DE2/class/vga_clock/pll.v
FD:/ZXOPEN2017/DE2/class/vga_clock/pll.v
L0 39
R1
r1
31
R2
!s100 ]k;9oeAjR@NdA2VW:1L;;2
!s85 0
vram256_data
ImF_did?HT1@;ID[3J^OU01
VYNK<?f?;ifP7CgdFI>1QS1
w1490758165
8D:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.v
FD:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.v
L0 39
R1
r1
31
R2
!s100 GSENlA8KEm:Pf<4TjznTQ3
!s85 0
vrgb
I8R:ohJ`Kamo:<I3aAX]c:3
VYnX0=jHnZ2dmHYY`AD9zQ1
w1490617759
8D:/ZXOPEN2017/DE2/class/vga_clock/rgb.v
FD:/ZXOPEN2017/DE2/class/vga_clock/rgb.v
L0 1
R1
r1
31
R2
!s100 NZneePS;^7dWUALlH[Dez3
!s85 0
vrom256_digits
IY8A;a2O@lmm52:ZUj8ZYN0
VRAB7;laB14e4eei1LnZGj3
w1490713315
8D:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.v
FD:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.v
L0 39
R1
r1
31
R2
!s100 =DTTZ<]PJcYS3[DT_0V]N3
!s85 0
vtop
IZ?6>VNAQgC[^OBlD_zbXT0
VUnh=bAa]_BBga=@PYcghO2
w1491362753
8D:/ZXOPEN2017/DE2/class/vga_clock/top.v
FD:/ZXOPEN2017/DE2/class/vga_clock/top.v
L0 1
R1
r1
31
R2
!s100 e:kbMgR_8>`@Vb@8<jA?V3
!s85 0
vtop_tb
!s100 ^zZfz?mmfLoBd];7L4eGi2
I2Q`JMR=b1=Ro;Rkck>gNA1
VN7^ihbmI9enFg9D=Qco243
!s101 -O0
w1491388139
8D:/ZXOPEN2017/DE2/class/vga_clock/top_tb.v
FD:/ZXOPEN2017/DE2/class/vga_clock/top_tb.v
L0 3
R1
r1
!s85 0
31
R2
vvga_data8
Ie2RD4L_==lQK7:A5MDd0^1
VDTVQYX[5>O9bfLDmkzjZf1
w1491387469
8D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v
FD:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v
L0 1
R1
r1
31
R2
!s100 a;PQH<LB2mQD3IL4NA>FC2
!s101 -O0
!s85 0
