Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  2 14:30:05 2025
| Host         : DESKTOP-J99RCCM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: u_tick_generator/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.318        0.000                      0                   35        0.290        0.000                      0                   35        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.318        0.000                      0                   35        0.290        0.000                      0                   35        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.704ns (20.691%)  route 2.699ns (79.309%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.669     8.552    u_tick_generator/r_tick_count_0
    SLICE_X3Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.850    u_tick_generator/tick_reg_0
    SLICE_X3Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[4]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.870    u_tick_generator/r_tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.704ns (20.793%)  route 2.682ns (79.207%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.652     8.535    u_tick_generator/r_tick_count_0
    SLICE_X1Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    u_tick_generator/tick_reg_0
    SLICE_X1Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[16]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.874    u_tick_generator/r_tick_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.704ns (20.643%)  route 2.706ns (79.357%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.676     8.560    u_tick_generator/r_tick_count_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    u_tick_generator/tick_reg_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[10]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Setup_fdce_C_CE)      -0.169    14.910    u_tick_generator/r_tick_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.704ns (20.643%)  route 2.706ns (79.357%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.676     8.560    u_tick_generator/r_tick_count_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    u_tick_generator/tick_reg_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[14]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Setup_fdce_C_CE)      -0.169    14.910    u_tick_generator/r_tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.704ns (20.643%)  route 2.706ns (79.357%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.676     8.560    u_tick_generator/r_tick_count_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    u_tick_generator/tick_reg_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Setup_fdce_C_CE)      -0.169    14.910    u_tick_generator/r_tick_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.704ns (20.643%)  route 2.706ns (79.357%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.676     8.560    u_tick_generator/r_tick_count_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    u_tick_generator/tick_reg_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[9]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Setup_fdce_C_CE)      -0.169    14.910    u_tick_generator/r_tick_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.764%)  route 2.686ns (79.236%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.657     8.540    u_tick_generator/r_tick_count_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
                         clock pessimism              0.297    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.909    u_tick_generator/r_tick_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.764%)  route 2.686ns (79.236%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.657     8.540    u_tick_generator/r_tick_count_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[12]/C
                         clock pessimism              0.297    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.909    u_tick_generator/r_tick_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.764%)  route 2.686ns (79.236%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.657     8.540    u_tick_generator/r_tick_count_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[13]/C
                         clock pessimism              0.297    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.909    u_tick_generator/r_tick_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.704ns (21.326%)  route 2.597ns (78.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  u_tick_generator/r_tick_count_reg[11]/Q
                         net (fo=2, routed)           0.815     6.420    u_tick_generator/r_tick_count[11]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          1.215     7.759    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.883 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=17, routed)          0.567     8.450    u_tick_generator/r_tick_count_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    u_tick_generator/tick_reg_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDCE (Setup_fdce_C_CE)      -0.169    14.909    u_tick_generator/r_tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  6.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.210ns (49.702%)  route 0.213ns (50.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    u_tick_generator/tick_reg_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  u_tick_generator/r_tick_count_reg[0]/Q
                         net (fo=3, routed)           0.213     1.850    u_tick_generator/r_tick_count[0]
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.046     1.896 r  u_tick_generator/r_tick_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    u_tick_generator/r_tick_count[0]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    u_tick_generator/tick_reg_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.133     1.606    u_tick_generator/r_tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.145%)  route 0.281ns (54.855%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    u_tick_generator/tick_reg_0
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  u_tick_generator/r_tick_count_reg[7]/Q
                         net (fo=2, routed)           0.107     1.721    u_tick_generator/r_tick_count[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.766 r  u_tick_generator/r_tick_count[16]_i_6/O
                         net (fo=18, routed)          0.173     1.940    u_tick_generator/r_tick_count[16]_i_6_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.985 r  u_tick_generator/r_tick_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.985    u_tick_generator/r_tick_count[6]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    u_tick_generator/tick_reg_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.121     1.608    u_tick_generator/r_tick_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.254ns (46.675%)  route 0.290ns (53.325%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    u_tick_generator/tick_reg_0
    SLICE_X2Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  u_tick_generator/r_tick_count_reg[2]/Q
                         net (fo=2, routed)           0.150     1.786    u_tick_generator/r_tick_count[2]
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.831 r  u_tick_generator/r_tick_count[16]_i_4/O
                         net (fo=18, routed)          0.140     1.971    u_tick_generator/r_tick_count[16]_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.045     2.016 r  u_tick_generator/r_tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.016    u_tick_generator/r_tick_count[5]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    u_tick_generator/tick_reg_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.121     1.608    u_tick_generator/r_tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.603%)  route 0.287ns (55.397%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    u_tick_generator/tick_reg_0
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  u_tick_generator/r_tick_count_reg[7]/Q
                         net (fo=2, routed)           0.107     1.721    u_tick_generator/r_tick_count[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.766 r  u_tick_generator/r_tick_count[16]_i_6/O
                         net (fo=18, routed)          0.180     1.946    u_tick_generator/r_tick_count[16]_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.045     1.991 r  u_tick_generator/r_tick_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.991    u_tick_generator/r_tick_count[16]_i_2_n_0
    SLICE_X1Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.987    u_tick_generator/tick_reg_0
    SLICE_X1Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[16]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y34          FDCE (Hold_fdce_C_D)         0.091     1.579    u_tick_generator/r_tick_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.016%)  route 0.306ns (56.984%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    u_tick_generator/tick_reg_0
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_tick_generator/r_tick_count_reg[7]/Q
                         net (fo=2, routed)           0.107     1.721    u_tick_generator/r_tick_count[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.766 f  u_tick_generator/r_tick_count[16]_i_6/O
                         net (fo=18, routed)          0.199     1.965    u_tick_generator/r_tick_count[16]_i_6_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.045     2.010 r  u_tick_generator/tick_i_1/O
                         net (fo=1, routed)           0.000     2.010    u_tick_generator/tick
    SLICE_X4Y33          FDCE                                         r  u_tick_generator/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    u_tick_generator/tick_reg_0
    SLICE_X4Y33          FDCE                                         r  u_tick_generator/tick_reg/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.091     1.597    u_tick_generator/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.283%)  route 0.279ns (54.717%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_tick_generator/r_tick_count_reg[13]/Q
                         net (fo=2, routed)           0.135     1.748    u_tick_generator/r_tick_count[13]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          0.144     1.937    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I2_O)        0.045     1.982 r  u_tick_generator/r_tick_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.982    u_tick_generator/r_tick_count[13]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[13]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.092     1.564    u_tick_generator/r_tick_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.967%)  route 0.347ns (60.033%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    u_tick_generator/tick_reg_0
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  u_tick_generator/r_tick_count_reg[7]/Q
                         net (fo=2, routed)           0.107     1.721    u_tick_generator/r_tick_count[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.766 r  u_tick_generator/r_tick_count[16]_i_6/O
                         net (fo=18, routed)          0.240     2.006    u_tick_generator/r_tick_count[16]_i_6_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.045     2.051 r  u_tick_generator/r_tick_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.051    u_tick_generator/r_tick_count[1]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    u_tick_generator/tick_reg_0
    SLICE_X2Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.120     1.606    u_tick_generator/r_tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.231ns (37.401%)  route 0.387ns (62.599%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_tick_generator/r_tick_count_reg[13]/Q
                         net (fo=2, routed)           0.135     1.748    u_tick_generator/r_tick_count[13]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  u_tick_generator/r_tick_count[16]_i_5/O
                         net (fo=18, routed)          0.252     2.045    u_tick_generator/r_tick_count[16]_i_5_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.045     2.090 r  u_tick_generator/r_tick_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.090    u_tick_generator/r_tick_count[9]_i_1_n_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.987    u_tick_generator/tick_reg_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[9]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.121     1.630    u_tick_generator/r_tick_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.491%)  route 0.369ns (61.509%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    u_tick_generator/tick_reg_0
    SLICE_X1Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  u_tick_generator/r_tick_count_reg[7]/Q
                         net (fo=2, routed)           0.107     1.721    u_tick_generator/r_tick_count[7]
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.766 r  u_tick_generator/r_tick_count[16]_i_6/O
                         net (fo=18, routed)          0.262     2.028    u_tick_generator/r_tick_count[16]_i_6_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I3_O)        0.045     2.073 r  u_tick_generator/r_tick_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.073    u_tick_generator/r_tick_count[12]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    u_tick_generator/tick_reg_0
    SLICE_X4Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[12]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.092     1.599    u_tick_generator/r_tick_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.254ns (40.027%)  route 0.381ns (59.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    u_tick_generator/tick_reg_0
    SLICE_X2Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_tick_generator/r_tick_count_reg[6]/Q
                         net (fo=2, routed)           0.148     1.785    u_tick_generator/r_tick_count[6]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.830 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=18, routed)          0.232     2.063    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I0_O)        0.045     2.108 r  u_tick_generator/r_tick_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.108    u_tick_generator/r_tick_count[14]_i_1_n_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.987    u_tick_generator/tick_reg_0
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_count_reg[14]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.120     1.608    u_tick_generator/r_tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    u_tick_generator/r_tick_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    u_tick_generator/r_tick_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    u_tick_generator/r_tick_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    u_tick_generator/r_tick_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    u_tick_generator/r_tick_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    u_tick_generator/r_tick_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    u_tick_generator/r_tick_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    u_tick_generator/r_tick_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    u_tick_generator/r_tick_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    u_tick_generator/r_tick_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    u_tick_generator/r_tick_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    u_tick_generator/r_tick_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    u_tick_generator/r_tick_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    u_tick_generator/r_tick_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    u_tick_generator/r_tick_count_reg[13]/C



