{
  "Fusion":{
    "mram_total" : "0x600000",
    "mram_base"  : "0x80000000",
    "revisions": ["B4"],
    "rev_package_ext": {"B4":"rev-b4"},  
    "rev_baud_rate": {"B4":55000},
    "seram_banks" : 2
  },
  "Eagle":{
    "mram_total" : "0x600000",
    "mram_base"  : "0x80000000",
    "revisions": ["A0","FPGA_A0","A1","FPGA_A1"],
    "rev_package_ext": {"A0":"rev-a0","FPGA_A0":"rev-a0-fpga","A1":"rev-a1","FPGA_A1":"rev-a1-fpga"},
    "rev_baud_rate": {"A0":57600, "FPGA_A0":14800,"A1":57600, "FPGA_A1":14800},
    "seram_banks" : 2
  },
  "Spark":{
    "mram_total" : "0x200000",
    "mram_base"  : "0x80000000",
    "revisions": ["A0", "A5"],
    "rev_package_ext": {"A0":"rev-a0", "A5":"rev-a5"},    
    "rev_baud_rate": {"A0":56500, "A5":57600},
    "seram_banks" : 2
  }
}
