Determining the location of the ModelSim executable...

Using: d:/intelfpga/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off EV22G5 -c EV22G5 --vector_source="D:/intelFPGA/Projects/EV22G5/Waveform.vwf" --testbench_file="D:/intelFPGA/Projects/EV22G5/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jun 30 17:19:54 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off EV22G5 -c EV22G5 --vector_source=D:/intelFPGA/Projects/EV22G5/Waveform.vwf --testbench_file=D:/intelFPGA/Projects/EV22G5/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

e file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/intelFPGA/Projects/EV22G5/simulation/qsim/" EV22G5 -c EV22G5

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jun 30 17:19:55 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/intelFPGA/Projects/EV22G5/simulation/qsim/ EV22G5 -c EV22G5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file EV22G5.vo in folder "D:/intelFPGA/Projects/EV22G5/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4647 megabytes
    Info: Processing ended: Thu Jun 30 17:19:56 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/intelFPGA/Projects/EV22G5/simulation/qsim/EV22G5.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/intelfpga/20.1/modelsim_ase/win32aloem//vsim -c -do EV22G5.do

Reading pref.tcl

# ** Warning: (vish-3) System call 'mkstemp C:/Users/FACUMO~1/AppData/Local/Temp/VSOUTf7ffaf' failed.
# Permission denied. (errno = EACCES)
# ** Warning: (vsim-3) System call 'mkstemp C:/Users/FACUMO~1/AppData/Local/Temp/questatmp.2hj65j' failed.
# Permission denied. (errno = EACCES)

# 2020.1


# do EV22G5.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:58 on Jun 30,2022
# vlog -work work EV22G5.vo 
# ** Warning: (vlog-3) System call 'mkstemp C:/Users/FACUMO~1/AppData/Local/Temp/questatmp.aw8z7t' failed.
# Permission denied. (errno = EACCES)

# -- Compiling module EV22G5

# 
# Top level modules:
# 	EV22G5
# End time: 17:19:58 on Jun 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:59 on Jun 30,2022
# vlog -work work Waveform.vwf.vt 
# ** Warning: (vlog-3) System call 'mkstemp C:/Users/FACUMO~1/AppData/Local/Temp/questatmp.z46q7m' failed.
# Permission denied. (errno = EACCES)

# -- Compiling module EV22G5_vlg_vec_tst
# 
# Top level modules:
# 	EV22G5_vlg_vec_tst
# End time: 17:19:59 on Jun 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.EV22G5_vlg_vec_tst 
# Start time: 17:19:59 on Jun 30,2022
# ** Warning: (vsim-3) System call 'mkstemp C:/Users/FACUMO~1/AppData/Local/Temp/questatmp.gfhyts' failed.
# Permission denied. (errno = EACCES)
# Loading work.EV22G5_vlg_vec_tst
# Loading work.EV22G5
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#30

# ** Note: $finish    : Waveform.vwf.vt(77)
#    Time: 50 us  Iteration: 0  Instance: /EV22G5_vlg_vec_tst
# End time: 17:20:00 on Jun 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/intelFPGA/Projects/EV22G5/Waveform.vwf...

Reading D:/intelFPGA/Projects/EV22G5/simulation/qsim/EV22G5.msim.vcd...

Processing channel transitions... 

Warning: MIR_output[32] - signal not found in VCD.

Warning: MIR_output[31] - signal not found in VCD.

Warning: MIR_output[30] - signal not found in VCD.

Warning: MIR_output[29] - signal not found in VCD.

Warning: MIR_output[28] - signal not found in VCD.

Warning: MIR_output[27] - signal not found in VCD.

Warning: MIR_output[26] - signal not found in VCD.

Warning: MIR_output[25] - signal not found in VCD.

Warning: MIR_output[24] - signal not found in VCD.

Warning: MIR_output[23] - signal not found in VCD.

Warning: MIR_output[22] - signal not found in VCD.

Warning: MIR_output[21] - signal not found in VCD.

Warning: MIR_output[20] - signal not found in VCD.

Warning: MIR_output[19] - signal not found in VCD.

Warning: MIR_output[18] - signal not found in VCD.

Warning: MIR_output[17] - signal not found in VCD.

Warning: MIR_output[16] - signal not found in VCD.

Warning: MIR_output[15] - signal not found in VCD.

Warning: MIR_output[14] - signal not found in VCD.

Warning: MIR_output[13] - signal not found in VCD.

Warning: MIR_output[12] - signal not found in VCD.

Warning: MIR_output[11] - signal not found in VCD.

Warning: MIR_output[10] - signal not found in VCD.

Warning: MIR_output[9] - signal not found in VCD.

Warning: MIR_output[8] - signal not found in VCD.

Warning: MIR_output[7] - signal not found in VCD.

Warning: MIR_output[6] - signal not found in VCD.

Warning: MIR_output[5] - signal not found in VCD.

Warning: MIR_output[4] - signal not found in VCD.

Warning: MIR_output[3] - signal not found in VCD.

Warning: MIR_output[2] - signal not found in VCD.

Warning: MIR_output[1] - signal not found in VCD.

Warning: MIR_output[0] - signal not found in VCD.

Writing the resulting VWF to D:/intelFPGA/Projects/EV22G5/simulation/qsim/EV22G5_20220630172000.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.