
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 330.414 ; gain = 100.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:22]
INFO: [Synth 8-638] synthesizing module 'keyboard_driver' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:127]
WARNING: [Synth 8-6014] Unused sequential element column_debounce_d_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:43]
WARNING: [Synth 8-6014] Unused sequential element cnt_scan_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:56]
WARNING: [Synth 8-5788] Register restart_reg in module keyboard_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:59]
WARNING: [Synth 8-5788] Register sign_reg in module keyboard_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:98]
INFO: [Synth 8-256] done synthesizing module 'keyboard_driver' (1#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider.v:23]
	Parameter period bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider_enable' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_enable.v:23]
	Parameter period bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider_enable' (3#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_enable.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider_debounce' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_debounce.v:22]
	Parameter period bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider_debounce' (4#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_debounce.v:22]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:43]
INFO: [Synth 8-256] done synthesizing module 'timer' (5#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:43]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:1]
WARNING: [Synth 8-3848] Net an in module/entity seven_segment_display does not have driver. [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:7]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (6#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:1]
INFO: [Synth 8-638] synthesizing module 'state_machine' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:21]
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter wait_period_S3 bound to: 1000 - type: integer 
	Parameter wait_period_clean bound to: 800 - type: integer 
	Parameter DEBOUNCE_THRESHOLD bound to: 4'b0001 
WARNING: [Synth 8-6014] Unused sequential element time_count_S3_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:139]
WARNING: [Synth 8-6014] Unused sequential element time_count_clean_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:140]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (7#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:21]
INFO: [Synth 8-638] synthesizing module 'lighting_function' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lighting_function.v:23]
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lighting_function' (8#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lighting_function.v:23]
INFO: [Synth 8-638] synthesizing module 'search_function' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/search_function.v:23]
	Parameter show_current_time bound to: 2'b00 
	Parameter show_work_time bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'search_function' (9#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/search_function.v:23]
INFO: [Synth 8-638] synthesizing module 'smart_reminder' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'smart_reminder' (10#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:23]
INFO: [Synth 8-638] synthesizing module 'lcd1602_display' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:23]
	Parameter Mode_Set bound to: 8'b00110001 
	Parameter Cursor_Set bound to: 8'b00001100 
	Parameter Address_Set bound to: 8'b00000110 
	Parameter Clear_Set bound to: 8'b00000001 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'lcd1602_display' (11#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:23]
INFO: [Synth 8-256] done synthesizing module 'top_module' (12#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:22]
WARNING: [Synth 8-3331] design lcd1602_display has unconnected port state_03
WARNING: [Synth 8-3331] design state_machine has unconnected port clk
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[7]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[6]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[5]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[4]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[3]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 382.895 ; gain = 153.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 382.895 ; gain = 153.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 716.562 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 716.562 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 716.562 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 716.562 ; gain = 486.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "column_debounce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "restart" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scan_key" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:41]
WARNING: [Synth 8-6014] Unused sequential element row_debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:78]
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hour" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'state_machine'
INFO: [Synth 8-5546] ROM "sec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hour" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "display" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_entered_S3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_01_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:83]
WARNING: [Synth 8-6014] Unused sequential element state_02_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:84]
WARNING: [Synth 8-6014] Unused sequential element state_03_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:85]
WARNING: [Synth 8-6014] Unused sequential element state_clean_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:86]
INFO: [Synth 8-5545] ROM "cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lcd_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element time_count_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:64]
INFO: [Synth 8-5544] ROM "power_flag_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "power_flag_right" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element scan_key_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:255]
WARNING: [Synth 8-327] inferring latch for variable 'seg1_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S6 |                              001 |                              110
                      S3 |                              010 |                              011
                      S2 |                              011 |                              010
                      S1 |                              100 |                              001
                      S4 |                              101 |                              100
                      S5 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'display_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'cleaned_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:161]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 716.562 ; gain = 486.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	  11 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	  27 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 12    
	   7 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	  28 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	  27 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 4     
Module keyboard_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider_enable 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module seven_segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 9     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	  28 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   7 Input      1 Bit        Muxes := 7     
Module search_function 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module smart_reminder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lcd1602_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  27 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "column_debounce" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:41]
WARNING: [Synth 8-6014] Unused sequential element row_debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:78]
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element state_02_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:84]
WARNING: [Synth 8-6014] Unused sequential element state_01_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:83]
WARNING: [Synth 8-6014] Unused sequential element state_03_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:85]
WARNING: [Synth 8-6014] Unused sequential element state_clean_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:86]
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lcd_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element time_count_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:64]
WARNING: [Synth 8-6014] Unused sequential element scan_key_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:255]
WARNING: [Synth 8-3331] design lcd1602_display has unconnected port state_03
WARNING: [Synth 8-3331] design state_machine has unconnected port clk
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[7]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[6]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[5]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[4]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[3]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_inst/seg2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_inst/seg1_reg[0] )
WARNING: [Synth 8-3332] Sequential element (display_inst/seg1_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (display_inst/seg2_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (select_reg[3]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 716.562 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|lcd1602_display | state      | 32x5          | LUT            | 
|lcd1602_display | lcd_rs     | 32x1          | LUT            | 
|lcd1602_display | lcd_rs     | 32x1          | LUT            | 
|lcd1602_display | lcd_en     | 32x1          | LUT            | 
|lcd1602_display | state      | 32x5          | LUT            | 
|lcd1602_display | lcd_rs     | 32x1          | LUT            | 
|lcd1602_display | lcd_en     | 32x1          | LUT            | 
+----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 738.465 ; gain = 508.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 739.906 ; gain = 510.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   219|
|3     |LUT1   |    58|
|4     |LUT2   |   390|
|5     |LUT3   |   261|
|6     |LUT4   |   369|
|7     |LUT5   |   145|
|8     |LUT6   |   170|
|9     |MUXF7  |     2|
|10    |FDCE   |   233|
|11    |FDPE   |    30|
|12    |FDRE   |    99|
|13    |LD     |    20|
|14    |IBUF   |    16|
|15    |OBUF   |    50|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-----------------------+------+
|      |Instance        |Module                 |Cells |
+------+----------------+-----------------------+------+
|1     |top             |                       |  2064|
|2     |  clk_de_inst   |clock_divider_debounce |    64|
|3     |  clk_div_inst  |clock_divider          |    72|
|4     |  clk_en_inst   |clock_divider_enable   |    64|
|5     |  display_inst  |seven_segment_display  |    18|
|6     |  key_dri_inst  |keyboard_driver        |   128|
|7     |  lcd_inst      |lcd1602_display        |   400|
|8     |  reminder_inst |smart_reminder         |     5|
|9     |  state_dut     |state_machine          |   243|
|10    |  timer_inst    |timer                  |    40|
+------+----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 776.934 ; gain = 213.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 776.934 ; gain = 547.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 13 instances
  LD => LDCE (inverted pins: G): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 776.934 ; gain = 551.203
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/DigitalProject/DigitalProject.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 776.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 14:55:36 2024...
