Generating dependencies for HLS config VIVADO_DSP of vv_add.cc
/opt/cadence/STRATUS152/bin/bdw_wrapgen -project project.tcl -module vv_add "-Ibdw_work/wrappers   -DCLOCK_PERIOD=10 "
/opt/cadence/STRATUS152/bin/bdw_tracegen -module vv_add -vcd 
BDW_HLS_CONFIG=VIVADO_DSP BDW_CYNTH_CONFIG=VIVADO_DSP \
	bdw_exec -jobproject project.tcl -job hls.vv_add.VIVADO_DSP.s \
	/opt/cadence/STRATUS152/bin/stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/opt/cadence/STRATUS152/share/stratus/include  --tl=/opt/cadence/STRATUS152/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib -DCLOCK_PERIOD=10 --clock_period=10.000 --default_input_delay=0.000 --dpopt_auto=all --message_detail=3 -DVIVADO_DSP=1 -DBDW_RTL_vv_add_VIVADO_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP --fpga_part=xc7vx485tffg1158-2 --fpga_tool=Vivado --fpga_use_dsp=on  \
		-d bdw_work/modules/vv_add/VIVADO_DSP -o vv_add_rtl.cc \
		--hls_module=vv_add --hls_config=VIVADO_DSP --project=project.tcl \
		 \
		 \
		 \
		 \
		 vv_add.cc

stratus_hls 15.21-p100  (11111647)
Copyright (c) 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "STRATUS=1, STRATUS_HLS=1, CYNTHESIZER, CYNTHHL,
        00481.   CLOCK_PERIOD=10, VIVADO_DSP=1, BDW_RTL_vv_add_VIVADO_DSP=1,
        00481.   ioConfig_PIN, _p_ioConfig_PIN, ioConfig=PIN,
        00481.   _wrap_ioConfig=PIN, USE_DSP".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /opt/cadence/STRATUS152/share/stratus/include,
        00481.   /opt/cadence/STRATUS152/share/stratus/include/std,
        00481.   /opt/cadence/STRATUS152/share/stratus/include,
        00481.   /opt/cadence/STRATUS152/tools.lnx86/stratus/systemc/2.3/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --chain is set to "on".
        00481: --clock_period is set to "10.000".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.000".
        00481: --default_protocol is set to "off".
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "all".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_part is set to "xc7vx485tffg1158-2".
        00481: --fpga_tool is set to "Vivado".
        00481: --fpga_use_dsp is set to "on".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "VIVADO_DSP".
        00481: --hls_module is set to "vv_add".
        00481: --ignore_cells is not set.
        00481: --inline_partial_constants is set to "off".
        00481: --logfile is set to "bdw_work/modules/vv_add/VIVADO_DSP/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --method_processing is set to "synthesize".
        00481: --output is set to "vv_add_rtl.cc".
        00481: --output_dir is set to "bdw_work/modules/vv_add/VIVADO_DSP".
        00481: --output_style_div_parts is set to "rtl".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_mod_parts is set to "rtl".
        00481: --output_style_multi_cycle_parts is set to "generic".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.3.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "off".
        00481: --path_delay_limit_unshare_regs is set to "off".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --register_fsm_mux_selects is set to "on".
        00481: --retimed_parts is set to "default".
        00481: --sched_aggressive_1 is set to "off".
        00481: --sched_aggressive_2 is set to "off".
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --src_file is set to "vv_add.cc".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/opt/cadence/STRATUS152/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping has been enabled

WARNING 03071:  Setting output_style_multi_cycle_parts=generic for resources is
WARNING 03071.   incompatible with --fpga_use_dsp=on, ignoring output_style
WARNING 03071.   option.

   NOTE 01483: Using cmdesigner 2015.1.01.7904 (07141913).
   HINT 01797: Environment variable for fetching vivado license
   HINT 01797.   XILINXD_LICENSE_FILE is not set. Vivado may take longer time
   HINT 01797.   to fetch the license. Set XILINXD_LICENSE_FILE variable to
   HINT 01797.   point to vivado license server and unset LM_LICENCE_FILE
   HINT 01797.   variable(if set).
   NOTE 01763: Using VIVADO(XILINX) FPGA Tool version 2014.2.

        01425: Loading design and library files:
   NOTE 00251: Using FPGA tool Vivado and part xc7vx485tffg1158-2.
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 10.000.

WARNING 02847: Ignoring contents of file
WARNING 02847.   '</opt/cadence/STRATUS152/tools.lnx86/stratus/systemc/2.3/include/systemc>'.

WARNING 00608: at vv_add.cc line 24
WARNING 00608.   variable "Addr" was set but never used.

        02788:       Using cached results for cyn_reg_estimate
        01472:       Register Metrics:
        01702:          Register Type   Area        Delay
        01702.         --------------   ----   ---------------
        01702.         EN SS SC AS AC   LUTs     Prop    Setup
        01702.         -- -- -- -- --   ----   ------   ------
        01703:          0  0  0  0  0     1     0.249    0.537
        01703:          0  0  0  0  1     1     0.249    0.537
        01703:          0  0  0  1  0     1     0.249    0.537
        01703:          0  0  0  1  1     5     0.799    0.537
        01703:          0  0  1  0  0     2     0.249    0.537
        01703:          0  0  1  0  1     2     0.249    0.580
        01703:          0  0  1  1  0     2     0.249    0.580
        01703:          0  0  1  1  1     4     0.799    0.580
        01703:          0  1  0  0  0     2     0.249    0.537
        01703:          0  1  0  0  1     2     0.249    0.580
        01703:          0  1  0  1  0     2     0.249    0.580
        01703:          0  1  0  1  1     4     0.799    0.580
        01703:          0  1  1  0  0     2     0.249    0.537
        01703:          0  1  1  0  1     2     0.249    0.580
        01703:          0  1  1  1  0     2     0.249    0.580
        01703:          0  1  1  1  1     4     0.799    0.580
        01703:          1  0  0  0  0     2     0.249    0.537
        01703:          1  0  0  0  1     2     0.249    0.580
        01703:          1  0  0  1  0     2     0.249    0.580
        01703:          1  0  0  1  1     5     0.810    0.580
        01703:          1  0  1  0  0     2     0.249    0.537
        01703:          1  0  1  0  1     2     0.249    0.580
        01703:          1  0  1  1  0     2     0.249    0.580
        01703:          1  0  1  1  1     5     0.810    0.580
        01703:          1  1  0  0  0     2     0.249    0.537
        01703:          1  1  0  0  1     2     0.249    0.580
        01703:          1  1  0  1  0     2     0.249    0.580
        01703:          1  1  0  1  1     5     0.810    0.580
        01703:          1  1  1  0  0     2     0.249    0.537
        01703:          1  1  1  0  1     2     0.249    0.580
        01703:          1  1  1  1  0     2     0.249    0.580
        01703:          1  1  1  1  1     5     0.810    0.580

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 176 function calls.
        01351:   at vv_add.cc line 18
        01351.     Preprocessing thread vv_add::vv_addThread
        00116:   at vv_add.cc line 18
        00116.     Optimizing thread vv_add::vv_addThread
        00305:     445 nodes
        00306:     Optimize: pass 1.
        00305:     445 nodes
        00306:     Optimize: pass 2..
        00305:     445 nodes
        00306:     Optimize: pass 3.
        00305:     445 nodes
        00306:     Optimize: pass 4.
        00305:     445 nodes
        00306:     Optimize: pass 5.
        02831:       at vv_add.cc line 177
        02831.         Converting control branching to datapath elements
        02831.         because zipping is enabled. (0 bits multiplexed)
        00305:     478 nodes
        00306:     Optimize: pass 6...
        00305:     442 nodes
        00306:     Optimize: pass 7.
        00305:     480 nodes
        00306:     Optimize: pass 8.
        00305:     480 nodes
        00306:     Optimize: pass 9.
        00305:     480 nodes
        00306:     Optimize: pass 10.
        00289:       at vv_add.cc line 67
        00289.         This loop is not being unrolled because we can not
        00289.         determine the number of iterations.
        00289:       at vv_add.cc line 119
        00289.         This loop is not being unrolled because we can not
        00289.         determine the number of iterations.
        00289:       at vv_add.cc line 126
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at vv_add.cc line 150
        00289.         This loop is not being unrolled because we can not
        00289.         determine the number of iterations.
        00289:       at vv_add.cc line 157
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at vv_add.cc line 184
        00289.         This loop is not being unrolled because we can not
        00289.         determine the number of iterations.
        00289:       at vv_add.cc line 59
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        02835:       at vv_add.cc line 67
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        02835:       at vv_add.cc line 98
        02835.         Not converting control branching to datapath elements
        02835.         because a directive is preventing statement movement.
        02835:       at vv_add.cc line 126
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        02835:       at vv_add.cc line 157
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        02835:       at vv_add.cc line 177
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        01352:   at vv_add.cc line 18
        01352.     Postprocessing thread vv_add::vv_addThread
   NOTE 00486: Creating custom parts for this design
   NOTE 00487: Created 4 parts
   NOTE 00488:     dpopt_auto: Suggesting 2 parts

WARNING 00408: at vv_add.cc line 28
WARNING 00408.   result_64 may be read before it is written.

        00182: Initial resource mapping:
        00967:   Processing library
   NOTE 01037:     Characterizing multiplexors up to 64 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area      Delay
        01430:             1            2          1.00      0.580
        01430:             1            3          1.00      0.580
        01430:             1            4          1.00      0.580
        01430:             1            5          1.00      0.580
        01430:             1            8          2.00      0.702
        01430:             1            9          2.00      0.702
        01430:             1           16          3.00      0.747
        01430:             1           17          3.00      0.747
        01430:             1           32          3.00      1.356
        01430:             1           33          3.00      1.356
        01430:             2            2          2.00      0.580
        01430:             2            3          2.00      0.580
        01430:             2            4          2.00      0.580
        01430:             2            5          2.00      0.580
        01430:             2            8          4.00      0.702
        01430:             2            9          4.00      0.702
        01430:             2           16          6.00      0.747
        01430:             2           17          6.00      0.747
        01430:             2           32          6.00      1.356
        01430:             2           33          6.00      1.356
        01430:             4            2          4.00      0.580
        01430:             4            3          4.00      0.580
        01430:             4            4          4.00      0.580
        01430:             4            5          4.00      0.580
        01430:             4            8          8.00      0.702
        01430:             4            9          8.00      0.702
        01430:             4           16         12.00      0.747
        01430:             4           17         12.00      0.747
        01430:             4           32         12.00      1.356
        01430:             4           33         12.00      1.356
        01430:             8            2          8.00      0.580
        01430:             8            3          8.00      0.580
        01430:             8            4          8.00      0.580
        01430:             8            5          8.00      0.580
        01430:             8            8         16.00      0.702
        01430:             8            9         16.00      0.702
        01430:             8           16         24.00      0.747
        01430:             8           17         24.00      0.747
        01430:             8           32         24.00      1.356
        01430:             8           33         24.00      1.356
        01430:            16            2         16.00      0.580
        01430:            16            3         16.00      0.580
        01430:            16            4         16.00      0.580
        01430:            16            5         16.00      0.580
        01430:            16            8         32.00      0.702
        01430:            16            9         32.00      0.702
        01430:            16           16         48.00      0.747
        01430:            16           17         48.00      0.747
        01430:            16           32         48.00      1.356
        01430:            16           33         48.00      1.356
        01430:            32            2         32.00      0.580
        01430:            32            3         32.00      0.580
        01430:            32            4         32.00      0.580
        01430:            32            5         32.00      0.580
        01430:            32            8         64.00      0.702
        01430:            32            9         64.00      0.702
        01430:            32           16         96.00      0.747
        01430:            32           17         96.00      0.747
        01430:            32           32         96.00      1.356
        01430:            32           33         96.00      1.356
        01430:            64            2         64.00      0.580
        01430:            64            3         64.00      0.580
        01430:            64            4         64.00      0.580
        01430:            64            5         64.00      0.580
        01430:            64            8        128.00      0.702
        01430:            64            9        128.00      0.702
        01430:            64           16        192.00      0.747
        01430:            64           17        192.00      0.747
        01430:            64           32        192.00      1.356
        01430:            64           33        192.00      1.356
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area      Delay
        01430:             1            2          1.00      0.580
        01430:             1            3          1.00      0.580
        01430:             1            4          1.00      0.580
        01430:             1            5          1.00      0.580
        01430:             1            8          2.00      0.702
        01430:             1            9          2.00      0.702
        01430:             1           16          3.00      0.747
        01430:             1           17          3.00      0.747
        01430:             1           32          3.00      1.356
        01430:             1           33          3.00      1.356
        01430:             2            2          2.00      0.580
        01430:             2            3          2.00      0.580
        01430:             2            4          2.00      0.580
        01430:             2            5          2.00      0.580
        01430:             2            8          4.00      0.702
        01430:             2            9          4.00      0.702
        01430:             2           16          6.00      0.747
        01430:             2           17          6.00      0.747
        01430:             2           32          6.00      1.356
        01430:             2           33          6.00      1.356
        01430:             4            2          4.00      0.580
        01430:             4            3          4.00      0.580
        01430:             4            4          4.00      0.580
        01430:             4            5          4.00      0.580
        01430:             4            8          8.00      0.702
        01430:             4            9          8.00      0.702
        01430:             4           16         12.00      0.747
        01430:             4           17         12.00      0.747
        01430:             4           32         12.00      1.356
        01430:             4           33         12.00      1.356
        01430:             8            2          8.00      0.580
        01430:             8            3          8.00      0.580
        01430:             8            4          8.00      0.580
        01430:             8            5          8.00      0.580
        01430:             8            8         16.00      0.702
        01430:             8            9         16.00      0.702
        01430:             8           16         24.00      0.747
        01430:             8           17         24.00      0.747
        01430:             8           32         24.00      1.356
        01430:             8           33         24.00      1.356
        01430:            16            2         16.00      0.580
        01430:            16            3         16.00      0.580
        01430:            16            4         16.00      0.580
        01430:            16            5         16.00      0.580
        01430:            16            8         32.00      0.702
        01430:            16            9         32.00      0.702
        01430:            16           16         48.00      0.747
        01430:            16           17         48.00      0.747
        01430:            16           32         48.00      1.356
        01430:            16           33         48.00      1.356
        01430:            32            2         32.00      0.580
        01430:            32            3         32.00      0.580
        01430:            32            4         32.00      0.580
        01430:            32            5         32.00      0.580
        01430:            32            8         64.00      0.702
        01430:            32            9         64.00      0.702
        01430:            32           16         96.00      0.747
        01430:            32           17         96.00      0.747
        01430:            32           32         96.00      1.356
        01430:            32           33         96.00      1.356
        01430:            64            2         64.00      0.580
        01430:            64            3         64.00      0.580
        01430:            64            4         64.00      0.580
        01430:            64            5         64.00      0.580
        01430:            64            8        128.00      0.702
        01430:            64            9        128.00      0.702
        01430:            64           16        192.00      0.747
        01430:            64           17        192.00      0.747
        01430:            64           32        192.00      1.356
        01430:            64           33        192.00      1.356
        00968:   Matching resources
        02788:       Using cached results for vv_add_Add_64U_3_4
        00304:       Comb. LUTs =  64  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  1.769
        02723:       Synthesizing vv_add_Equal_10Ux2U_1U_4...
        00304:       Comb. LUTs =   4  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.847
        02723:       Synthesizing vv_add_And_1U_0_4...
        00304:       Comb. LUTs =   1  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.580
        02723:       Synthesizing vv_add_Eqi3u10_4...
        00304:       Comb. LUTs =   2  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.893
        02723:       Synthesizing vv_add_Eqi2u10_4...
        00304:       Comb. LUTs =   2  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.893

        00969: Scheduling:
   NOTE 01437:   at vv_add.cc line 18
   NOTE 01437.     Using global default input delay value of  0.000.
               .
        01171:   Scheduling thread vv_add::vv_addThread
        00907: ...................................................................
        00907: . Loop carried dependencies report for loop:     vv_add.cc:59,3   .
        00907: .                                                                 .
        00907: . Loop carried variables                                          .
        00907: . -------------------------                                       .
        00907: . result_64                                                       .
        00907: .                                                                 .
        00907: . Total loop carried dependencies: 1                              .
        00907: ...................................................................
        00907: ....................................................................
        00907: . Loop carried dependencies report for loop:     vv_add.cc:67,11   .
        00907: .                                                                  .
        00907: . <No loop carried dependencies found>                             .
        00907: ....................................................................
        00907: .....................................................................
        00907: . Loop carried dependencies report for loop:     vv_add.cc:119,13   .
        00907: .                                                                   .
        00907: . <No loop carried dependencies found>                              .
        00907: .....................................................................
        00907: .....................................................................
        00907: . Loop carried dependencies report for loop:     vv_add.cc:126,13   .
        00907: .                                                                   .
        00907: . <No loop carried dependencies found>                              .
        00907: .....................................................................
        00907: .....................................................................
        00907: . Loop carried dependencies report for loop:     vv_add.cc:150,13   .
        00907: .                                                                   .
        00907: . <No loop carried dependencies found>                              .
        00907: .....................................................................
        00907: .....................................................................
        00907: . Loop carried dependencies report for loop:     vv_add.cc:157,13   .
        00907: .                                                                   .
        00907: . <No loop carried dependencies found>                              .
        00907: .....................................................................
        00907: .....................................................................
        00907: . Loop carried dependencies report for loop:     vv_add.cc:184,15   .
        00907: .                                                                   .
        00907: . <No loop carried dependencies found>                              .
        00907: .....................................................................
        01169:     Op count: 9
        00356:     Estimated intrinsic mux LUTs: 64
        01167:     at vv_add.cc line 182 estimated mux area: 64
        01168:     Symbol:result_64 Mux inputs: 4 Width: 64 Mux area: 64
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:             vv_add_Add_64U_3_4        1
        01220:              vv_add_And_1U_0_4        1
        01220:       vv_add_Equal_10Ux2U_1U_4        1

        02918: RTL Generation & Optimization:
        02917:   Preparing thread vv_add::vv_addThread for final RTL output
        01006:     States: 13
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2
        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations.......................................................................................
        00144:     Global optimizations..............................
        02788:       Using cached results for vv_add_NotBit_1U_7_4
        00304:       Comb. LUTs =   1  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.580
        02788:       Using cached results for vv_add_Or_1U_4_4
        00304:       Comb. LUTs =   1  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.580
        02723:       Synthesizing vv_add_DECODE_128U_9_4...
        00304:       Comb. LUTs = 136  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.947
        02723:       Synthesizing vv_add_DECODE_16U_8_4...
        00304:       Comb. LUTs =  16  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.580
        02723:       Synthesizing vv_add_Add_4U_6_4...
        00304:       Comb. LUTs =   6  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  1.030
        02723:       Synthesizing vv_add_Equal_1U_5_4...
        00304:       Comb. LUTs =   3  Seq. LUTs =   0  Dedicated Mults = 0
        00304.         Latency =  0  Delay =  0.893

               +-------------------------------------------------------+
               |                                                       |
        00804: | Allocation Report:                                    |
        00805: |                             per Instance     Total    |
        00805: |                             ------------  ----------- |
        00805: |            Resource  Count   LUTs  Mults  LUTs  Mults |
        00805: | -------------------  -----  -----  -----  ----  ----- |
        00402: |  vv_add_Add_64U_3_4      1     64      0    64      0 |
        00402: |    vv_add_Eqi2u10_4      1      2      0     2      0 |
        00402: |   vv_add_And_1U_0_4      2      1      0     2      0 |
        00402: |    vv_add_Eqi3u10_4      1      2      0     2      0 |
        00808: |           registers     19                            |
        01442: |   Reg bits by type:                                   |
        01442. |      EN SS SC AS AC                                   |
        00809: |       0  0  1  0  0      4      2            8        |
        00809: |       1  0  0  0  0    269      2          538        |
        00809: |       1  0  1  0  0    181      2          362        |
        00404: |   all register bits    454      2          908        |
        01434: | Impl muxes by type:                                   |
        01434. |            WID  INP                                   |
        00810: |              1    2      5      1            5        |
        00810: |              2    2      1      2            2        |
        00810: |              4   11      1      8            8        |
        00810: |             64    2      2     64          128        |
        00810: |             64    4      1     60           60        |
        00405: |   implicit mux LUTs                        203        |
        02604: |     estimated cntrl                         70        |
        00811: | ----------------------------------------------------- |
        00403: |    Total LUTs/Mults                       1251      0 |
               |                                                       |
               +-------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/vv_add/VIVADO_DSP/vv_add_rtl.h
        01767:   bdw_work/modules/vv_add/VIVADO_DSP/vv_add_rtl.cc

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 00408   1
        01198:    WARNING 00608   1
        01198:    WARNING 02847   1
        01198:    WARNING 03071   1

stratus_hls succeeded with 0 errors and 4 warnings.

/opt/cadence/STRATUS152/bin/stratus_vlg --project project.tcl -I./ -Ibdw_work/modules/vv_add/VIVADO_DSP -Ibdw_work/modules/vv_add/VIVADO_DSP/c_parts   -DVIVADO_DSP=1 -DBDW_RTL_vv_add_VIVADO_DSP=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN -DUSE_DSP -DBDW_RTL=1 -Ibdw_work/wrappers  \
		--hls_module=vv_add --hls_config=VIVADO_DSP -o bdw_work/modules/vv_add/VIVADO_DSP/vv_add_rtl.v --logfile=bdw_work/modules/vv_add/VIVADO_DSP/stratus_vlg.log \
		bdw_work/wrappers/vv_add_wrap.cc

stratus_vlg 15.21-p100  (11111646)
Copyright (c) 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

/opt/cadence/STRATUS152/bin/bdw_makegen project.tcl -scsim builtin -lib bdw_work/modules/vv_add/VIVADO_DSP -o bdw_work/modules/vv_add/VIVADO_DSP/Makefile -module vv_add -cynthconfig VIVADO_DSP 
