Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 02:23:22 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_35_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.874ns (26.736%)  route 2.395ns (73.264%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 6.385 - 4.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 0.711ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.646ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=11308, routed)       1.981     2.932    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X134Y302       FDCE                                         r  Delay1No16_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y302       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.011 r  Delay1No16_instance/Y_reg[23]/Q
                         net (fo=10, routed)          0.800     3.811    Delay1No16_instance/Q[23]
    SLICE_X126Y268       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     3.934 r  Delay1No16_instance/shiftedFracY_d1[33]_i_5__1/O
                         net (fo=4, routed)           0.093     4.027    Delay1No16_instance/shiftedFracY_d1[33]_i_5__1_n_0
    SLICE_X126Y268       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.078 r  Delay1No16_instance/shiftedFracY_d1[49]_i_13__1/O
                         net (fo=3, routed)           0.330     4.408    Delay1No16_instance/shiftedFracY_d1[49]_i_13__1_n_0
    SLICE_X127Y269       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.443 r  Delay1No16_instance/shiftedFracY_d1[32]_i_13__1/O
                         net (fo=2, routed)           0.089     4.532    Delay1No16_instance/shiftedFracY_d1[32]_i_13__1_n_0
    SLICE_X127Y269       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     4.630 r  Delay1No16_instance/shiftedFracY_d1[32]_i_7__1/O
                         net (fo=4, routed)           0.373     5.003    Delay1No16_instance/shiftedFracY_d1[32]_i_7__1_n_0
    SLICE_X126Y267       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.126 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.322     5.448    Delay1No17_instance/shiftVal__5[0]
    SLICE_X123Y265       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.538 r  Delay1No17_instance/shiftedFracY_d1[38]_i_2__1/O
                         net (fo=4, routed)           0.273     5.811    Delay1No17_instance/Sum10_2_impl_instance/level2[15]
    SLICE_X121Y263       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     5.961 r  Delay1No17_instance/shiftedFracY_d1[10]_i_2__1/O
                         net (fo=2, routed)           0.056     6.017    Delay1No17_instance/level4__0[6]
    SLICE_X121Y263       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     6.142 r  Delay1No17_instance/shiftedFracY_d1[26]_i_1__1/O
                         net (fo=1, routed)           0.059     6.201    Sum10_2_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X121Y263       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=11308, routed)       1.725     6.385    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X121Y263       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.377     6.762    
                         clock uncertainty           -0.035     6.727    
    SLICE_X121Y263       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.752    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  0.551    




